// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "11/14/2020 01:57:17"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cache_t (
	clk,
	clr,
	BUS_addr_o,
	BUS_data_o,
	BUS_req_o,
	BUS_ready_o,
	BUS_RW_o,
	DMA_o,
	grant_o,
	CPU_stall_o,
	CPU_addr_o,
	CPU_data_o,
	CPU_ready_o,
	CPU_stall_in,
	next_pc_o);
input 	clk;
input 	clr;
output 	[31:0] BUS_addr_o;
output 	[31:0] BUS_data_o;
output 	BUS_req_o;
output 	BUS_ready_o;
output 	BUS_RW_o;
output 	[7:0] DMA_o;
output 	[7:0] grant_o;
output 	CPU_stall_o;
output 	[31:0] CPU_addr_o;
output 	[31:0] CPU_data_o;
output 	CPU_ready_o;
input 	CPU_stall_in;
output 	[31:0] next_pc_o;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CPU_stall_in~input_o ;
wire \clk~input_o ;
wire \address.raddr_a[0]~0_combout ;
wire \address.raddr_a[0]~1 ;
wire \address.raddr_a[1]~2_combout ;
wire \address.raddr_a[1]~3 ;
wire \address.raddr_a[2]~4_combout ;
wire \address~2_combout ;
wire \clr~input_o ;
wire \I_cache|addr_reg~3_combout ;
wire \address~3_combout ;
wire \I_cache|addr_reg~4_combout ;
wire \I_cache|Decoder0~96_combout ;
wire \address~0_combout ;
wire \I_cache|addr_reg~2_combout ;
wire \address~1_combout ;
wire \I_cache|addr_reg~5_combout ;
wire \I_cache|Decoder0~154_combout ;
wire \~GND~combout ;
wire \I_cache|RAM_B.raddr_a[0]~2_combout ;
wire \I_cache|RAM_B.raddr_a[1]~3_combout ;
wire \I_cache|RAM_B.raddr_a[3]~0_combout ;
wire \I_cache|RAM_B.raddr_a[3]~1_combout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \I_cache|Equal0~0_combout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \I_cache|Equal0~1_combout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \I_cache|Equal0~2_combout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \I_cache|Equal0~3_combout ;
wire \I_cache|Equal0~4_combout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \I_cache|Equal0~5_combout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \I_cache|Equal0~6_combout ;
wire \I_cache|Equal0~7_combout ;
wire \memory|state~11_combout ;
wire \memory|state.000~q ;
wire \memory|always1~1_combout ;
wire \memory|state.001~q ;
wire \memory|state.010~q ;
wire \memory|state.011~q ;
wire \memory|ready~0_combout ;
wire \memory|ready~q ;
wire \memory|state.100~q ;
wire \memory|selected_reg~1_combout ;
wire \memory|selected_reg~q ;
wire \I_cache|ready_in~0_combout ;
wire \I_cache|VALID_B~0_combout ;
wire \I_cache|Decoder0~37_combout ;
wire \I_cache|Decoder0~149_combout ;
wire \I_cache|VALID_B~1_combout ;
wire \I_cache|Decoder0~143_combout ;
wire \I_cache|Decoder0~129_combout ;
wire \I_cache|Decoder0~160_combout ;
wire \I_cache|Decoder0~161_combout ;
wire \I_cache|VALID_B~2_combout ;
wire \I_cache|Mux1~0_combout ;
wire \I_cache|Decoder0~155_combout ;
wire \I_cache|VALID_B~3_combout ;
wire \I_cache|Mux1~1_combout ;
wire \I_cache|Decoder0~19_combout ;
wire \I_cache|Decoder0~145_combout ;
wire \I_cache|VALID_B~4_combout ;
wire \I_cache|Decoder0~150_combout ;
wire \I_cache|Decoder0~159_combout ;
wire \I_cache|Decoder0~139_combout ;
wire \I_cache|VALID_B~5_combout ;
wire \I_cache|Decoder0~28_combout ;
wire \I_cache|Decoder0~146_combout ;
wire \I_cache|VALID_B~6_combout ;
wire \I_cache|Mux1~2_combout ;
wire \I_cache|Decoder0~114_combout ;
wire \I_cache|Decoder0~156_combout ;
wire \I_cache|VALID_B~7_combout ;
wire \I_cache|Mux1~3_combout ;
wire \I_cache|Decoder0~151_combout ;
wire \I_cache|RAM_B.raddr_a[3]~4_combout ;
wire \I_cache|Decoder0~130_combout ;
wire \I_cache|Decoder0~131_combout ;
wire \I_cache|Decoder0~132_combout ;
wire \I_cache|VALID_B~8_combout ;
wire \I_cache|Decoder0~133_combout ;
wire \I_cache|Decoder0~134_combout ;
wire \I_cache|Decoder0~144_combout ;
wire \I_cache|Decoder0~135_combout ;
wire \I_cache|Decoder0~136_combout ;
wire \I_cache|Decoder0~140_combout ;
wire \I_cache|VALID_B~9_combout ;
wire \I_cache|Decoder0~152_combout ;
wire \I_cache|Decoder0~137_combout ;
wire \I_cache|VALID_B~10_combout ;
wire \I_cache|Mux1~4_combout ;
wire \I_cache|Decoder0~138_combout ;
wire \I_cache|Decoder0~141_combout ;
wire \I_cache|VALID_B~11_combout ;
wire \I_cache|Mux1~5_combout ;
wire \I_cache|Mux1~6_combout ;
wire \I_cache|Decoder0~153_combout ;
wire \I_cache|Decoder0~158_combout ;
wire \I_cache|Decoder0~142_combout ;
wire \I_cache|VALID_B~12_combout ;
wire \I_cache|Decoder0~147_combout ;
wire \I_cache|VALID_B~13_combout ;
wire \I_cache|Decoder0~46_combout ;
wire \I_cache|Decoder0~148_combout ;
wire \I_cache|VALID_B~14_combout ;
wire \I_cache|Mux1~7_combout ;
wire \I_cache|Decoder0~123_combout ;
wire \I_cache|Decoder0~157_combout ;
wire \I_cache|VALID_B~15_combout ;
wire \I_cache|Mux1~8_combout ;
wire \I_cache|Mux1~9_combout ;
wire \I_cache|random~0_combout ;
wire \I_cache|random~q ;
wire \I_cache|WE_B~2_combout ;
wire \I_cache|WE_B~4_combout ;
wire \I_cache|WE_B~3_combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \I_cache|Equal1~0_combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \I_cache|Equal1~1_combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \I_cache|Equal1~2_combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \I_cache|Equal1~3_combout ;
wire \I_cache|Equal1~4_combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \I_cache|Equal1~5_combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \I_cache|Equal1~6_combout ;
wire \I_cache|Equal1~7_combout ;
wire \I_cache|WE_A~0_combout ;
wire \I_cache|WE_A~1_combout ;
wire \I_cache|VALID_A~0_combout ;
wire \I_cache|VALID_A~1_combout ;
wire \I_cache|VALID_A~2_combout ;
wire \I_cache|Mux0~0_combout ;
wire \I_cache|VALID_A~3_combout ;
wire \I_cache|Mux0~1_combout ;
wire \I_cache|VALID_A~4_combout ;
wire \I_cache|VALID_A~5_combout ;
wire \I_cache|VALID_A~6_combout ;
wire \I_cache|Mux0~2_combout ;
wire \I_cache|VALID_A~7_combout ;
wire \I_cache|Mux0~3_combout ;
wire \I_cache|VALID_A~8_combout ;
wire \I_cache|VALID_A~9_combout ;
wire \I_cache|VALID_A~10_combout ;
wire \I_cache|Mux0~4_combout ;
wire \I_cache|VALID_A~11_combout ;
wire \I_cache|Mux0~5_combout ;
wire \I_cache|Mux0~6_combout ;
wire \I_cache|VALID_A~12_combout ;
wire \I_cache|VALID_A~13_combout ;
wire \I_cache|VALID_A~14_combout ;
wire \I_cache|Mux0~7_combout ;
wire \I_cache|VALID_A~15_combout ;
wire \I_cache|Mux0~8_combout ;
wire \I_cache|Mux0~9_combout ;
wire \I_cache|comb~0_combout ;
wire \CPU_stall~2_combout ;
wire \I_cache|CPU_req_reg~q ;
wire \CPU_stall~0_combout ;
wire \CPU_stall~1_combout ;
wire \CPU_stall~q ;
wire \I_cache|BUS_req~3_combout ;
wire \memory|ready_out~1_combout ;
wire \bus_control_0|state~0_combout ;
wire \bus_control_0|state~q ;
wire \I_cache|BUS_req~2_combout ;
wire \bus_control_0|grant[0]~0_combout ;
wire \memory|data~32_combout ;
wire \memory|data[0]~33_combout ;
wire \memory|data_reg~2_combout ;
wire \memory|data_reg~34_combout ;
wire \memory|addr_reg~8_combout ;
wire \memory|addr_reg~4_combout ;
wire \memory|addr_reg~5_combout ;
wire \memory|addr_reg~6_combout ;
wire \memory|addr_reg~9_combout ;
wire \memory|addr_reg~7_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \memory|mem~0_combout ;
wire \memory|data[1]~34_combout ;
wire \memory|data_reg~3_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \memory|mem~1_combout ;
wire \memory|data[2]~35_combout ;
wire \memory|data_reg~4_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \memory|mem~2_combout ;
wire \memory|data[3]~36_combout ;
wire \memory|data_reg~5_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \memory|mem~3_combout ;
wire \memory|data[4]~37_combout ;
wire \memory|data_reg~6_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \memory|mem~4_combout ;
wire \memory|data[5]~38_combout ;
wire \memory|data_reg~7_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \memory|mem~5_combout ;
wire \memory|data[6]~39_combout ;
wire \memory|data_reg~8_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \memory|mem~6_combout ;
wire \memory|data[7]~40_combout ;
wire \memory|data_reg~9_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \memory|mem~7_combout ;
wire \memory|data[8]~41_combout ;
wire \memory|data_reg~10_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \memory|mem~8_combout ;
wire \memory|data[9]~42_combout ;
wire \memory|data_reg~11_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \memory|mem~9_combout ;
wire \memory|data[10]~43_combout ;
wire \memory|data_reg~12_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \memory|mem~10_combout ;
wire \memory|data[11]~44_combout ;
wire \memory|data_reg~13_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \memory|mem~11_combout ;
wire \memory|data[12]~45_combout ;
wire \memory|data_reg~14_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \memory|mem~12_combout ;
wire \memory|data[13]~46_combout ;
wire \memory|data_reg~15_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \memory|mem~13_combout ;
wire \memory|data[14]~47_combout ;
wire \memory|data_reg~16_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \memory|mem~14_combout ;
wire \memory|data[15]~48_combout ;
wire \memory|data_reg~17_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \memory|mem~15_combout ;
wire \memory|data[16]~49_combout ;
wire \memory|data_reg~18_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \memory|mem~16_combout ;
wire \memory|data[17]~50_combout ;
wire \memory|data_reg~19_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \memory|mem~17_combout ;
wire \memory|data[18]~51_combout ;
wire \memory|data_reg~20_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \memory|mem~18_combout ;
wire \memory|data[19]~52_combout ;
wire \memory|data_reg~21_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \memory|mem~19_combout ;
wire \memory|data[20]~53_combout ;
wire \memory|data_reg~22_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \memory|mem~20_combout ;
wire \memory|data[21]~54_combout ;
wire \memory|data_reg~23_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \memory|mem~21_combout ;
wire \memory|data[22]~55_combout ;
wire \memory|data_reg~24_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \memory|mem~22_combout ;
wire \memory|data[23]~56_combout ;
wire \memory|data_reg~25_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \memory|mem~23_combout ;
wire \memory|data[24]~57_combout ;
wire \memory|data_reg~26_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \memory|mem~24_combout ;
wire \memory|data[25]~58_combout ;
wire \memory|data_reg~27_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \memory|mem~25_combout ;
wire \memory|data[26]~59_combout ;
wire \memory|data_reg~28_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \memory|mem~26_combout ;
wire \memory|data[27]~60_combout ;
wire \memory|data_reg~29_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \memory|mem~27_combout ;
wire \memory|data[28]~61_combout ;
wire \memory|data_reg~30_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \memory|mem~28_combout ;
wire \memory|data[29]~62_combout ;
wire \memory|data_reg~31_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \memory|mem~29_combout ;
wire \memory|data[30]~63_combout ;
wire \memory|data_reg~32_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \memory|mem~30_combout ;
wire \memory|data[31]~64_combout ;
wire \memory|data_reg~33_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \memory|mem~31_combout ;
wire \I_cache|data_o~0_combout ;
wire \I_cache|data_o~1_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \I_cache|HIT_A~combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \I_cache|data_o~2_combout ;
wire \I_cache|data_o~3_combout ;
wire \I_cache|data_o~4_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \I_cache|data_o~5_combout ;
wire \I_cache|data_o~6_combout ;
wire \I_cache|data_o~7_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \I_cache|data_o~8_combout ;
wire \I_cache|data_o~9_combout ;
wire \I_cache|data_o~10_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \I_cache|data_o~11_combout ;
wire \I_cache|data_o~12_combout ;
wire \I_cache|data_o~13_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \I_cache|data_o~14_combout ;
wire \I_cache|data_o~15_combout ;
wire \I_cache|data_o~16_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \I_cache|data_o~17_combout ;
wire \I_cache|data_o~18_combout ;
wire \I_cache|data_o~19_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \I_cache|data_o~20_combout ;
wire \I_cache|data_o~21_combout ;
wire \I_cache|data_o~22_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \I_cache|data_o~23_combout ;
wire \I_cache|data_o~24_combout ;
wire \I_cache|data_o~25_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \I_cache|data_o~26_combout ;
wire \I_cache|data_o~27_combout ;
wire \I_cache|data_o~28_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \I_cache|data_o~29_combout ;
wire \I_cache|data_o~30_combout ;
wire \I_cache|data_o~31_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \I_cache|data_o~32_combout ;
wire \I_cache|data_o~33_combout ;
wire \I_cache|data_o~34_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \I_cache|data_o~35_combout ;
wire \I_cache|data_o~36_combout ;
wire \I_cache|data_o~37_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \I_cache|data_o~38_combout ;
wire \I_cache|data_o~39_combout ;
wire \I_cache|data_o~40_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \I_cache|data_o~41_combout ;
wire \I_cache|data_o~42_combout ;
wire \I_cache|data_o~43_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \I_cache|data_o~44_combout ;
wire \I_cache|data_o~45_combout ;
wire \I_cache|data_o~46_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \I_cache|data_o~47_combout ;
wire \I_cache|data_o~48_combout ;
wire \I_cache|data_o~49_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \I_cache|data_o~50_combout ;
wire \I_cache|data_o~51_combout ;
wire \I_cache|data_o~52_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \I_cache|data_o~53_combout ;
wire \I_cache|data_o~54_combout ;
wire \I_cache|data_o~55_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \I_cache|data_o~56_combout ;
wire \I_cache|data_o~57_combout ;
wire \I_cache|data_o~58_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \I_cache|data_o~59_combout ;
wire \I_cache|data_o~60_combout ;
wire \I_cache|data_o~61_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \I_cache|data_o~62_combout ;
wire \I_cache|data_o~63_combout ;
wire \I_cache|data_o~64_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \I_cache|data_o~65_combout ;
wire \I_cache|data_o~66_combout ;
wire \I_cache|data_o~67_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \I_cache|data_o~68_combout ;
wire \I_cache|data_o~69_combout ;
wire \I_cache|data_o~70_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \I_cache|data_o~71_combout ;
wire \I_cache|data_o~72_combout ;
wire \I_cache|data_o~73_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \I_cache|data_o~74_combout ;
wire \I_cache|data_o~75_combout ;
wire \I_cache|data_o~76_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \I_cache|data_o~77_combout ;
wire \I_cache|data_o~78_combout ;
wire \I_cache|data_o~79_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \I_cache|data_o~80_combout ;
wire \I_cache|data_o~81_combout ;
wire \I_cache|data_o~82_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \I_cache|data_o~83_combout ;
wire \I_cache|data_o~84_combout ;
wire \I_cache|data_o~85_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \I_cache|data_o~86_combout ;
wire \I_cache|data_o~87_combout ;
wire \I_cache|data_o~88_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \I_cache|data_o~89_combout ;
wire \I_cache|data_o~90_combout ;
wire \I_cache|data_o~91_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \I_cache|data_o~92_combout ;
wire \I_cache|data_o~93_combout ;
wire \I_cache|data_o~94_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \I_cache|data_o~95_combout ;
wire \I_cache|data_o~96_combout ;
wire \I_cache|data_o~97_combout ;
wire \I_cache|ready_o~0_combout ;
wire [31:0] i;
wire [127:0] \I_cache|VALID_A ;
wire [0:78] \memory|mem_rtl_0_bypass ;
wire [0:23] \I_cache|TAG_A_rtl_0_bypass ;
wire [127:0] \I_cache|VALID_B ;
wire [0:23] \I_cache|TAG_B_rtl_0_bypass ;
wire [7:0] \bus_control_0|grant_reg ;
wire [31:0] \I_cache|addr_reg ;
wire [0:32] \I_cache|RAM_B_rtl_0_bypass ;
wire [0:32] \I_cache|RAM_A_rtl_0_bypass ;
wire [31:0] \memory|data_reg ;
wire [31:0] \memory|addr_reg ;

wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \memory|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22~portbdataout  = \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22~portbdataout  = \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \memory|mem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

cycloneive_io_obuf \BUS_addr_o[0]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[0]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[0]~output .bus_hold = "false";
defparam \BUS_addr_o[0]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[1]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[1]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[1]~output .bus_hold = "false";
defparam \BUS_addr_o[1]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[2]~output (
	.i(\I_cache|RAM_B.raddr_a[0]~2_combout ),
	.oe(\bus_control_0|grant[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[2]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[2]~output .bus_hold = "false";
defparam \BUS_addr_o[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[3]~output (
	.i(\I_cache|RAM_B.raddr_a[1]~3_combout ),
	.oe(\bus_control_0|grant[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[3]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[3]~output .bus_hold = "false";
defparam \BUS_addr_o[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[4]~output (
	.i(\I_cache|RAM_B.raddr_a[3]~0_combout ),
	.oe(\bus_control_0|grant[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[4]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[4]~output .bus_hold = "false";
defparam \BUS_addr_o[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[5]~output (
	.i(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.oe(\bus_control_0|grant[0]~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[5]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[5]~output .bus_hold = "false";
defparam \BUS_addr_o[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[6]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[6]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[6]~output .bus_hold = "false";
defparam \BUS_addr_o[6]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[7]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[7]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[7]~output .bus_hold = "false";
defparam \BUS_addr_o[7]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[8]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[8]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[8]~output .bus_hold = "false";
defparam \BUS_addr_o[8]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[9]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[9]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[9]~output .bus_hold = "false";
defparam \BUS_addr_o[9]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[10]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[10]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[10]~output .bus_hold = "false";
defparam \BUS_addr_o[10]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[11]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[11]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[11]~output .bus_hold = "false";
defparam \BUS_addr_o[11]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[12]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[12]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[12]~output .bus_hold = "false";
defparam \BUS_addr_o[12]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[13]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[13]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[13]~output .bus_hold = "false";
defparam \BUS_addr_o[13]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[14]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[14]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[14]~output .bus_hold = "false";
defparam \BUS_addr_o[14]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[15]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[15]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[15]~output .bus_hold = "false";
defparam \BUS_addr_o[15]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[16]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[16]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[16]~output .bus_hold = "false";
defparam \BUS_addr_o[16]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[17]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[17]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[17]~output .bus_hold = "false";
defparam \BUS_addr_o[17]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[18]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[18]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[18]~output .bus_hold = "false";
defparam \BUS_addr_o[18]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[19]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[19]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[19]~output .bus_hold = "false";
defparam \BUS_addr_o[19]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[20]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[20]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[20]~output .bus_hold = "false";
defparam \BUS_addr_o[20]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[21]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[21]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[21]~output .bus_hold = "false";
defparam \BUS_addr_o[21]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[22]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[22]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[22]~output .bus_hold = "false";
defparam \BUS_addr_o[22]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[23]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[23]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[23]~output .bus_hold = "false";
defparam \BUS_addr_o[23]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[24]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[24]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[24]~output .bus_hold = "false";
defparam \BUS_addr_o[24]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[25]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[25]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[25]~output .bus_hold = "false";
defparam \BUS_addr_o[25]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[26]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[26]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[26]~output .bus_hold = "false";
defparam \BUS_addr_o[26]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[27]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[27]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[27]~output .bus_hold = "false";
defparam \BUS_addr_o[27]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[28]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[28]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[28]~output .bus_hold = "false";
defparam \BUS_addr_o[28]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[29]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[29]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[29]~output .bus_hold = "false";
defparam \BUS_addr_o[29]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[30]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[30]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[30]~output .bus_hold = "false";
defparam \BUS_addr_o[30]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_addr_o[31]~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_addr_o[31]),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[31]~output .bus_hold = "false";
defparam \BUS_addr_o[31]~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[0]~output (
	.i(\memory|mem~0_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[0]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[0]~output .bus_hold = "false";
defparam \BUS_data_o[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[1]~output (
	.i(\memory|mem~1_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[1]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[1]~output .bus_hold = "false";
defparam \BUS_data_o[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[2]~output (
	.i(\memory|mem~2_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[2]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[2]~output .bus_hold = "false";
defparam \BUS_data_o[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[3]~output (
	.i(\memory|mem~3_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[3]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[3]~output .bus_hold = "false";
defparam \BUS_data_o[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[4]~output (
	.i(\memory|mem~4_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[4]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[4]~output .bus_hold = "false";
defparam \BUS_data_o[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[5]~output (
	.i(\memory|mem~5_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[5]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[5]~output .bus_hold = "false";
defparam \BUS_data_o[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[6]~output (
	.i(\memory|mem~6_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[6]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[6]~output .bus_hold = "false";
defparam \BUS_data_o[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[7]~output (
	.i(\memory|mem~7_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[7]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[7]~output .bus_hold = "false";
defparam \BUS_data_o[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[8]~output (
	.i(\memory|mem~8_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[8]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[8]~output .bus_hold = "false";
defparam \BUS_data_o[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[9]~output (
	.i(\memory|mem~9_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[9]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[9]~output .bus_hold = "false";
defparam \BUS_data_o[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[10]~output (
	.i(\memory|mem~10_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[10]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[10]~output .bus_hold = "false";
defparam \BUS_data_o[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[11]~output (
	.i(\memory|mem~11_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[11]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[11]~output .bus_hold = "false";
defparam \BUS_data_o[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[12]~output (
	.i(\memory|mem~12_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[12]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[12]~output .bus_hold = "false";
defparam \BUS_data_o[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[13]~output (
	.i(\memory|mem~13_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[13]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[13]~output .bus_hold = "false";
defparam \BUS_data_o[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[14]~output (
	.i(\memory|mem~14_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[14]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[14]~output .bus_hold = "false";
defparam \BUS_data_o[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[15]~output (
	.i(\memory|mem~15_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[15]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[15]~output .bus_hold = "false";
defparam \BUS_data_o[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[16]~output (
	.i(\memory|mem~16_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[16]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[16]~output .bus_hold = "false";
defparam \BUS_data_o[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[17]~output (
	.i(\memory|mem~17_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[17]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[17]~output .bus_hold = "false";
defparam \BUS_data_o[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[18]~output (
	.i(\memory|mem~18_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[18]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[18]~output .bus_hold = "false";
defparam \BUS_data_o[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[19]~output (
	.i(\memory|mem~19_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[19]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[19]~output .bus_hold = "false";
defparam \BUS_data_o[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[20]~output (
	.i(\memory|mem~20_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[20]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[20]~output .bus_hold = "false";
defparam \BUS_data_o[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[21]~output (
	.i(\memory|mem~21_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[21]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[21]~output .bus_hold = "false";
defparam \BUS_data_o[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[22]~output (
	.i(\memory|mem~22_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[22]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[22]~output .bus_hold = "false";
defparam \BUS_data_o[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[23]~output (
	.i(\memory|mem~23_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[23]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[23]~output .bus_hold = "false";
defparam \BUS_data_o[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[24]~output (
	.i(\memory|mem~24_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[24]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[24]~output .bus_hold = "false";
defparam \BUS_data_o[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[25]~output (
	.i(\memory|mem~25_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[25]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[25]~output .bus_hold = "false";
defparam \BUS_data_o[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[26]~output (
	.i(\memory|mem~26_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[26]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[26]~output .bus_hold = "false";
defparam \BUS_data_o[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[27]~output (
	.i(\memory|mem~27_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[27]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[27]~output .bus_hold = "false";
defparam \BUS_data_o[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[28]~output (
	.i(\memory|mem~28_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[28]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[28]~output .bus_hold = "false";
defparam \BUS_data_o[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[29]~output (
	.i(\memory|mem~29_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[29]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[29]~output .bus_hold = "false";
defparam \BUS_data_o[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[30]~output (
	.i(\memory|mem~30_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[30]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[30]~output .bus_hold = "false";
defparam \BUS_data_o[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_data_o[31]~output (
	.i(\memory|mem~31_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_data_o[31]),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[31]~output .bus_hold = "false";
defparam \BUS_data_o[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_ready_o~output (
	.i(\memory|ready~q ),
	.oe(\memory|ready_out~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_ready_o),
	.obar());
// synopsys translate_off
defparam \BUS_ready_o~output .bus_hold = "false";
defparam \BUS_ready_o~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \BUS_RW_o~output (
	.i(!\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_RW_o),
	.obar());
// synopsys translate_off
defparam \BUS_RW_o~output .bus_hold = "false";
defparam \BUS_RW_o~output .open_drain_output = "true";
// synopsys translate_on

cycloneive_io_obuf \BUS_req_o~output (
	.i(\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BUS_req_o),
	.obar());
// synopsys translate_off
defparam \BUS_req_o~output .bus_hold = "false";
defparam \BUS_req_o~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DMA_o[0]~output (
	.i(\I_cache|BUS_req~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DMA_o[0]),
	.obar());
// synopsys translate_off
defparam \DMA_o[0]~output .bus_hold = "false";
defparam \DMA_o[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DMA_o[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DMA_o[1]),
	.obar());
// synopsys translate_off
defparam \DMA_o[1]~output .bus_hold = "false";
defparam \DMA_o[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DMA_o[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DMA_o[2]),
	.obar());
// synopsys translate_off
defparam \DMA_o[2]~output .bus_hold = "false";
defparam \DMA_o[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DMA_o[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DMA_o[3]),
	.obar());
// synopsys translate_off
defparam \DMA_o[3]~output .bus_hold = "false";
defparam \DMA_o[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DMA_o[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DMA_o[4]),
	.obar());
// synopsys translate_off
defparam \DMA_o[4]~output .bus_hold = "false";
defparam \DMA_o[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DMA_o[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DMA_o[5]),
	.obar());
// synopsys translate_off
defparam \DMA_o[5]~output .bus_hold = "false";
defparam \DMA_o[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DMA_o[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DMA_o[6]),
	.obar());
// synopsys translate_off
defparam \DMA_o[6]~output .bus_hold = "false";
defparam \DMA_o[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \DMA_o[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DMA_o[7]),
	.obar());
// synopsys translate_off
defparam \DMA_o[7]~output .bus_hold = "false";
defparam \DMA_o[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \grant_o[0]~output (
	.i(\bus_control_0|grant[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grant_o[0]),
	.obar());
// synopsys translate_off
defparam \grant_o[0]~output .bus_hold = "false";
defparam \grant_o[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \grant_o[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grant_o[1]),
	.obar());
// synopsys translate_off
defparam \grant_o[1]~output .bus_hold = "false";
defparam \grant_o[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \grant_o[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grant_o[2]),
	.obar());
// synopsys translate_off
defparam \grant_o[2]~output .bus_hold = "false";
defparam \grant_o[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \grant_o[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grant_o[3]),
	.obar());
// synopsys translate_off
defparam \grant_o[3]~output .bus_hold = "false";
defparam \grant_o[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \grant_o[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grant_o[4]),
	.obar());
// synopsys translate_off
defparam \grant_o[4]~output .bus_hold = "false";
defparam \grant_o[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \grant_o[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grant_o[5]),
	.obar());
// synopsys translate_off
defparam \grant_o[5]~output .bus_hold = "false";
defparam \grant_o[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \grant_o[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grant_o[6]),
	.obar());
// synopsys translate_off
defparam \grant_o[6]~output .bus_hold = "false";
defparam \grant_o[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \grant_o[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(grant_o[7]),
	.obar());
// synopsys translate_off
defparam \grant_o[7]~output .bus_hold = "false";
defparam \grant_o[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_stall_o~output (
	.i(\CPU_stall~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_stall_o),
	.obar());
// synopsys translate_off
defparam \CPU_stall_o~output .bus_hold = "false";
defparam \CPU_stall_o~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[0]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[0]~output .bus_hold = "false";
defparam \CPU_addr_o[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[1]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[1]~output .bus_hold = "false";
defparam \CPU_addr_o[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[2]~output (
	.i(\I_cache|addr_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[2]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[2]~output .bus_hold = "false";
defparam \CPU_addr_o[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[3]~output (
	.i(\I_cache|addr_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[3]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[3]~output .bus_hold = "false";
defparam \CPU_addr_o[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[4]~output (
	.i(\I_cache|addr_reg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[4]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[4]~output .bus_hold = "false";
defparam \CPU_addr_o[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[5]~output (
	.i(\I_cache|addr_reg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[5]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[5]~output .bus_hold = "false";
defparam \CPU_addr_o[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[6]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[6]~output .bus_hold = "false";
defparam \CPU_addr_o[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[7]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[7]~output .bus_hold = "false";
defparam \CPU_addr_o[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[8]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[8]~output .bus_hold = "false";
defparam \CPU_addr_o[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[9]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[9]~output .bus_hold = "false";
defparam \CPU_addr_o[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[10]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[10]~output .bus_hold = "false";
defparam \CPU_addr_o[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[11]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[11]~output .bus_hold = "false";
defparam \CPU_addr_o[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[12]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[12]~output .bus_hold = "false";
defparam \CPU_addr_o[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[13]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[13]~output .bus_hold = "false";
defparam \CPU_addr_o[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[14]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[14]~output .bus_hold = "false";
defparam \CPU_addr_o[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[15]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[15]~output .bus_hold = "false";
defparam \CPU_addr_o[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[16]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[16]~output .bus_hold = "false";
defparam \CPU_addr_o[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[17]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[17]~output .bus_hold = "false";
defparam \CPU_addr_o[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[18]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[18]~output .bus_hold = "false";
defparam \CPU_addr_o[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[19]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[19]~output .bus_hold = "false";
defparam \CPU_addr_o[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[20]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[20]~output .bus_hold = "false";
defparam \CPU_addr_o[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[21]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[21]~output .bus_hold = "false";
defparam \CPU_addr_o[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[22]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[22]~output .bus_hold = "false";
defparam \CPU_addr_o[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[23]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[23]~output .bus_hold = "false";
defparam \CPU_addr_o[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[24]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[24]~output .bus_hold = "false";
defparam \CPU_addr_o[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[25]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[25]~output .bus_hold = "false";
defparam \CPU_addr_o[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[26]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[26]~output .bus_hold = "false";
defparam \CPU_addr_o[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[27]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[27]~output .bus_hold = "false";
defparam \CPU_addr_o[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[28]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[28]~output .bus_hold = "false";
defparam \CPU_addr_o[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[29]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[29]~output .bus_hold = "false";
defparam \CPU_addr_o[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[30]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[30]~output .bus_hold = "false";
defparam \CPU_addr_o[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_addr_o[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_addr_o[31]),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[31]~output .bus_hold = "false";
defparam \CPU_addr_o[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[0]~output (
	.i(\I_cache|data_o~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[0]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[0]~output .bus_hold = "false";
defparam \CPU_data_o[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[1]~output (
	.i(\I_cache|data_o~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[1]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[1]~output .bus_hold = "false";
defparam \CPU_data_o[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[2]~output (
	.i(\I_cache|data_o~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[2]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[2]~output .bus_hold = "false";
defparam \CPU_data_o[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[3]~output (
	.i(\I_cache|data_o~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[3]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[3]~output .bus_hold = "false";
defparam \CPU_data_o[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[4]~output (
	.i(\I_cache|data_o~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[4]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[4]~output .bus_hold = "false";
defparam \CPU_data_o[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[5]~output (
	.i(\I_cache|data_o~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[5]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[5]~output .bus_hold = "false";
defparam \CPU_data_o[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[6]~output (
	.i(\I_cache|data_o~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[6]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[6]~output .bus_hold = "false";
defparam \CPU_data_o[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[7]~output (
	.i(\I_cache|data_o~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[7]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[7]~output .bus_hold = "false";
defparam \CPU_data_o[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[8]~output (
	.i(\I_cache|data_o~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[8]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[8]~output .bus_hold = "false";
defparam \CPU_data_o[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[9]~output (
	.i(\I_cache|data_o~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[9]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[9]~output .bus_hold = "false";
defparam \CPU_data_o[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[10]~output (
	.i(\I_cache|data_o~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[10]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[10]~output .bus_hold = "false";
defparam \CPU_data_o[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[11]~output (
	.i(\I_cache|data_o~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[11]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[11]~output .bus_hold = "false";
defparam \CPU_data_o[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[12]~output (
	.i(\I_cache|data_o~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[12]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[12]~output .bus_hold = "false";
defparam \CPU_data_o[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[13]~output (
	.i(\I_cache|data_o~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[13]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[13]~output .bus_hold = "false";
defparam \CPU_data_o[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[14]~output (
	.i(\I_cache|data_o~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[14]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[14]~output .bus_hold = "false";
defparam \CPU_data_o[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[15]~output (
	.i(\I_cache|data_o~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[15]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[15]~output .bus_hold = "false";
defparam \CPU_data_o[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[16]~output (
	.i(\I_cache|data_o~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[16]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[16]~output .bus_hold = "false";
defparam \CPU_data_o[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[17]~output (
	.i(\I_cache|data_o~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[17]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[17]~output .bus_hold = "false";
defparam \CPU_data_o[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[18]~output (
	.i(\I_cache|data_o~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[18]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[18]~output .bus_hold = "false";
defparam \CPU_data_o[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[19]~output (
	.i(\I_cache|data_o~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[19]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[19]~output .bus_hold = "false";
defparam \CPU_data_o[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[20]~output (
	.i(\I_cache|data_o~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[20]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[20]~output .bus_hold = "false";
defparam \CPU_data_o[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[21]~output (
	.i(\I_cache|data_o~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[21]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[21]~output .bus_hold = "false";
defparam \CPU_data_o[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[22]~output (
	.i(\I_cache|data_o~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[22]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[22]~output .bus_hold = "false";
defparam \CPU_data_o[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[23]~output (
	.i(\I_cache|data_o~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[23]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[23]~output .bus_hold = "false";
defparam \CPU_data_o[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[24]~output (
	.i(\I_cache|data_o~76_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[24]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[24]~output .bus_hold = "false";
defparam \CPU_data_o[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[25]~output (
	.i(\I_cache|data_o~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[25]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[25]~output .bus_hold = "false";
defparam \CPU_data_o[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[26]~output (
	.i(\I_cache|data_o~82_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[26]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[26]~output .bus_hold = "false";
defparam \CPU_data_o[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[27]~output (
	.i(\I_cache|data_o~85_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[27]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[27]~output .bus_hold = "false";
defparam \CPU_data_o[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[28]~output (
	.i(\I_cache|data_o~88_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[28]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[28]~output .bus_hold = "false";
defparam \CPU_data_o[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[29]~output (
	.i(\I_cache|data_o~91_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[29]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[29]~output .bus_hold = "false";
defparam \CPU_data_o[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[30]~output (
	.i(\I_cache|data_o~94_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[30]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[30]~output .bus_hold = "false";
defparam \CPU_data_o[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_data_o[31]~output (
	.i(\I_cache|data_o~97_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_data_o[31]),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[31]~output .bus_hold = "false";
defparam \CPU_data_o[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CPU_ready_o~output (
	.i(\I_cache|ready_o~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CPU_ready_o),
	.obar());
// synopsys translate_off
defparam \CPU_ready_o~output .bus_hold = "false";
defparam \CPU_ready_o~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[0]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[0]~output .bus_hold = "false";
defparam \next_pc_o[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[1]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[1]~output .bus_hold = "false";
defparam \next_pc_o[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[2]~output (
	.i(\address~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[2]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[2]~output .bus_hold = "false";
defparam \next_pc_o[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[3]~output (
	.i(\address~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[3]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[3]~output .bus_hold = "false";
defparam \next_pc_o[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[4]~output (
	.i(\address~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[4]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[4]~output .bus_hold = "false";
defparam \next_pc_o[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[5]~output (
	.i(\address~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[5]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[5]~output .bus_hold = "false";
defparam \next_pc_o[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[6]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[6]~output .bus_hold = "false";
defparam \next_pc_o[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[7]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[7]~output .bus_hold = "false";
defparam \next_pc_o[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[8]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[8]~output .bus_hold = "false";
defparam \next_pc_o[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[9]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[9]~output .bus_hold = "false";
defparam \next_pc_o[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[10]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[10]~output .bus_hold = "false";
defparam \next_pc_o[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[11]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[11]~output .bus_hold = "false";
defparam \next_pc_o[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[12]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[12]~output .bus_hold = "false";
defparam \next_pc_o[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[13]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[13]~output .bus_hold = "false";
defparam \next_pc_o[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[14]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[14]~output .bus_hold = "false";
defparam \next_pc_o[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[15]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[15]~output .bus_hold = "false";
defparam \next_pc_o[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[16]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[16]~output .bus_hold = "false";
defparam \next_pc_o[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[17]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[17]~output .bus_hold = "false";
defparam \next_pc_o[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[18]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[18]~output .bus_hold = "false";
defparam \next_pc_o[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[19]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[19]~output .bus_hold = "false";
defparam \next_pc_o[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[20]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[20]~output .bus_hold = "false";
defparam \next_pc_o[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[21]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[21]~output .bus_hold = "false";
defparam \next_pc_o[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[22]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[22]~output .bus_hold = "false";
defparam \next_pc_o[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[23]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[23]~output .bus_hold = "false";
defparam \next_pc_o[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[24]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[24]~output .bus_hold = "false";
defparam \next_pc_o[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[25]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[25]~output .bus_hold = "false";
defparam \next_pc_o[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[26]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[26]~output .bus_hold = "false";
defparam \next_pc_o[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[27]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[27]~output .bus_hold = "false";
defparam \next_pc_o[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[28]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[28]~output .bus_hold = "false";
defparam \next_pc_o[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[29]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[29]~output .bus_hold = "false";
defparam \next_pc_o[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[30]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[30]~output .bus_hold = "false";
defparam \next_pc_o[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \next_pc_o[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(next_pc_o[31]),
	.obar());
// synopsys translate_off
defparam \next_pc_o[31]~output .bus_hold = "false";
defparam \next_pc_o[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \bus_control_0|grant_reg[0] (
	.clk(\clk~input_o ),
	.d(\bus_control_0|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_control_0|grant_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_control_0|grant_reg[0] .is_wysiwyg = "true";
defparam \bus_control_0|grant_reg[0] .power_up = "low";
// synopsys translate_on

dffeas \i[1] (
	.clk(\clk~input_o ),
	.d(\address.raddr_a[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i[1] .is_wysiwyg = "true";
defparam \i[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \address.raddr_a[0]~0 (
// Equation(s):
// \address.raddr_a[0]~0_combout  = i[0] $ (VCC)
// \address.raddr_a[0]~1  = CARRY(i[0])

	.dataa(i[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\address.raddr_a[0]~0_combout ),
	.cout(\address.raddr_a[0]~1 ));
// synopsys translate_off
defparam \address.raddr_a[0]~0 .lut_mask = 16'h55AA;
defparam \address.raddr_a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \i[0] (
	.clk(\clk~input_o ),
	.d(\address.raddr_a[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i[0] .is_wysiwyg = "true";
defparam \i[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \address.raddr_a[1]~2 (
// Equation(s):
// \address.raddr_a[1]~2_combout  = (i[1] & (!\address.raddr_a[0]~1 )) # (!i[1] & ((\address.raddr_a[0]~1 ) # (GND)))
// \address.raddr_a[1]~3  = CARRY((!\address.raddr_a[0]~1 ) # (!i[1]))

	.dataa(i[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address.raddr_a[0]~1 ),
	.combout(\address.raddr_a[1]~2_combout ),
	.cout(\address.raddr_a[1]~3 ));
// synopsys translate_off
defparam \address.raddr_a[1]~2 .lut_mask = 16'h5A5F;
defparam \address.raddr_a[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \i[2] (
	.clk(\clk~input_o ),
	.d(\address.raddr_a[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i[2] .is_wysiwyg = "true";
defparam \i[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \address.raddr_a[2]~4 (
// Equation(s):
// \address.raddr_a[2]~4_combout  = i[2] $ (!\address.raddr_a[1]~3 )

	.dataa(i[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\address.raddr_a[1]~3 ),
	.combout(\address.raddr_a[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \address.raddr_a[2]~4 .lut_mask = 16'hA5A5;
defparam \address.raddr_a[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \address~2 (
// Equation(s):
// \address~2_combout  = \address.raddr_a[0]~0_combout  $ (((\address.raddr_a[1]~2_combout ) # (\address.raddr_a[2]~4_combout )))

	.dataa(gnd),
	.datab(\address.raddr_a[1]~2_combout ),
	.datac(\address.raddr_a[2]~4_combout ),
	.datad(\address.raddr_a[0]~0_combout ),
	.cin(gnd),
	.combout(\address~2_combout ),
	.cout());
// synopsys translate_off
defparam \address~2 .lut_mask = 16'h03FC;
defparam \address~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \clr~input (
	.i(clr),
	.ibar(gnd),
	.o(\clr~input_o ));
// synopsys translate_off
defparam \clr~input .bus_hold = "false";
defparam \clr~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|addr_reg~3 (
// Equation(s):
// \I_cache|addr_reg~3_combout  = (!\clr~input_o  & ((\CPU_stall~q  & (\I_cache|addr_reg [2])) # (!\CPU_stall~q  & ((\address~2_combout )))))

	.dataa(\I_cache|addr_reg [2]),
	.datab(\address~2_combout ),
	.datac(\CPU_stall~q ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|addr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|addr_reg~3 .lut_mask = 16'h00AC;
defparam \I_cache|addr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|addr_reg[2] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|addr_reg[2] .is_wysiwyg = "true";
defparam \I_cache|addr_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \address~3 (
// Equation(s):
// \address~3_combout  = (\address.raddr_a[2]~4_combout  & (\address.raddr_a[0]~0_combout  $ (\address.raddr_a[1]~2_combout )))

	.dataa(\address.raddr_a[2]~4_combout ),
	.datab(gnd),
	.datac(\address.raddr_a[0]~0_combout ),
	.datad(\address.raddr_a[1]~2_combout ),
	.cin(gnd),
	.combout(\address~3_combout ),
	.cout());
// synopsys translate_off
defparam \address~3 .lut_mask = 16'h0AA0;
defparam \address~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|addr_reg~4 (
// Equation(s):
// \I_cache|addr_reg~4_combout  = (!\clr~input_o  & ((\CPU_stall~q  & (\I_cache|addr_reg [3])) # (!\CPU_stall~q  & ((\address~3_combout )))))

	.dataa(\I_cache|addr_reg [3]),
	.datab(\address~3_combout ),
	.datac(\CPU_stall~q ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|addr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|addr_reg~4 .lut_mask = 16'h00AC;
defparam \I_cache|addr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|addr_reg[3] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|addr_reg[3] .is_wysiwyg = "true";
defparam \I_cache|addr_reg[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~96 (
// Equation(s):
// \I_cache|Decoder0~96_combout  = (\I_cache|addr_reg [2] & !\I_cache|addr_reg [3])

	.dataa(\I_cache|addr_reg [2]),
	.datab(\I_cache|addr_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|Decoder0~96_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~96 .lut_mask = 16'h2222;
defparam \I_cache|Decoder0~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \address~0 (
// Equation(s):
// \address~0_combout  = (\address.raddr_a[0]~0_combout  & (\address.raddr_a[1]~2_combout  $ (\address.raddr_a[2]~4_combout ))) # (!\address.raddr_a[0]~0_combout  & (\address.raddr_a[1]~2_combout  & \address.raddr_a[2]~4_combout ))

	.dataa(gnd),
	.datab(\address.raddr_a[0]~0_combout ),
	.datac(\address.raddr_a[1]~2_combout ),
	.datad(\address.raddr_a[2]~4_combout ),
	.cin(gnd),
	.combout(\address~0_combout ),
	.cout());
// synopsys translate_off
defparam \address~0 .lut_mask = 16'h3CC0;
defparam \address~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|addr_reg~2 (
// Equation(s):
// \I_cache|addr_reg~2_combout  = (!\clr~input_o  & ((\CPU_stall~q  & (\I_cache|addr_reg [4])) # (!\CPU_stall~q  & ((\address~0_combout )))))

	.dataa(\I_cache|addr_reg [4]),
	.datab(\address~0_combout ),
	.datac(\CPU_stall~q ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|addr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|addr_reg~2 .lut_mask = 16'h00AC;
defparam \I_cache|addr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|addr_reg[4] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|addr_reg[4] .is_wysiwyg = "true";
defparam \I_cache|addr_reg[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \address~1 (
// Equation(s):
// \address~1_combout  = (\address.raddr_a[0]~0_combout  & (\address.raddr_a[1]~2_combout  & \address.raddr_a[2]~4_combout ))

	.dataa(\address.raddr_a[0]~0_combout ),
	.datab(\address.raddr_a[1]~2_combout ),
	.datac(\address.raddr_a[2]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\address~1_combout ),
	.cout());
// synopsys translate_off
defparam \address~1 .lut_mask = 16'h8080;
defparam \address~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|addr_reg~5 (
// Equation(s):
// \I_cache|addr_reg~5_combout  = (!\clr~input_o  & ((\CPU_stall~q  & (\I_cache|addr_reg [5])) # (!\CPU_stall~q  & ((\address~1_combout )))))

	.dataa(\CPU_stall~q ),
	.datab(\I_cache|addr_reg [5]),
	.datac(\address~1_combout ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\I_cache|addr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|addr_reg~5 .lut_mask = 16'h00D8;
defparam \I_cache|addr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|addr_reg[5] (
	.clk(\clk~input_o ),
	.d(\I_cache|addr_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|addr_reg[5] .is_wysiwyg = "true";
defparam \I_cache|addr_reg[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~154 (
// Equation(s):
// \I_cache|Decoder0~154_combout  = (\I_cache|Decoder0~96_combout  & (\I_cache|addr_reg [4] & (!\I_cache|addr_reg [5] & \CPU_stall~q )))

	.dataa(\I_cache|Decoder0~96_combout ),
	.datab(\I_cache|addr_reg [4]),
	.datac(\I_cache|addr_reg [5]),
	.datad(\CPU_stall~q ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~154_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~154 .lut_mask = 16'h0800;
defparam \I_cache|Decoder0~154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_B.raddr_a[0]~2 (
// Equation(s):
// \I_cache|RAM_B.raddr_a[0]~2_combout  = (\CPU_stall~q  & (\I_cache|addr_reg [2])) # (!\CPU_stall~q  & ((\address~2_combout )))

	.dataa(\I_cache|addr_reg [2]),
	.datab(\address~2_combout ),
	.datac(gnd),
	.datad(\CPU_stall~q ),
	.cin(gnd),
	.combout(\I_cache|RAM_B.raddr_a[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_B.raddr_a[0]~2 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_B.raddr_a[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_B.raddr_a[1]~3 (
// Equation(s):
// \I_cache|RAM_B.raddr_a[1]~3_combout  = (\CPU_stall~q  & (\I_cache|addr_reg [3])) # (!\CPU_stall~q  & ((\address~3_combout )))

	.dataa(\I_cache|addr_reg [3]),
	.datab(\address~3_combout ),
	.datac(gnd),
	.datad(\CPU_stall~q ),
	.cin(gnd),
	.combout(\I_cache|RAM_B.raddr_a[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_B.raddr_a[1]~3 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_B.raddr_a[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_B.raddr_a[3]~0 (
// Equation(s):
// \I_cache|RAM_B.raddr_a[3]~0_combout  = (\CPU_stall~q  & (\I_cache|addr_reg [4])) # (!\CPU_stall~q  & ((\address~0_combout )))

	.dataa(\I_cache|addr_reg [4]),
	.datab(\address~0_combout ),
	.datac(gnd),
	.datad(\CPU_stall~q ),
	.cin(gnd),
	.combout(\I_cache|RAM_B.raddr_a[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_B.raddr_a[3]~0 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_B.raddr_a[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_B.raddr_a[3]~1 (
// Equation(s):
// \I_cache|RAM_B.raddr_a[3]~1_combout  = (\CPU_stall~q  & (\I_cache|addr_reg [5])) # (!\CPU_stall~q  & ((\address~1_combout )))

	.dataa(\I_cache|addr_reg [5]),
	.datab(\address~1_combout ),
	.datac(gnd),
	.datad(\CPU_stall~q ),
	.cin(gnd),
	.combout(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_B.raddr_a[3]~1 .lut_mask = 16'hAACC;
defparam \I_cache|RAM_B.raddr_a[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal0~0 (
// Equation(s):
// \I_cache|Equal0~0_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2~portbdataout ) # 
// (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3~portbdataout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~0 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal0~1 (
// Equation(s):
// \I_cache|Equal0~1_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6~portbdataout ) # 
// (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7~portbdataout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datad(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~1 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal0~2 (
// Equation(s):
// \I_cache|Equal0~2_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10~portbdataout ) # 
// (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11~portbdataout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datad(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~2 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal0~3 (
// Equation(s):
// \I_cache|Equal0~3_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14~portbdataout ) # 
// (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15~portbdataout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~3 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal0~4 (
// Equation(s):
// \I_cache|Equal0~4_combout  = (\I_cache|Equal0~0_combout ) # ((\I_cache|Equal0~1_combout ) # ((\I_cache|Equal0~2_combout ) # (\I_cache|Equal0~3_combout )))

	.dataa(\I_cache|Equal0~0_combout ),
	.datab(\I_cache|Equal0~1_combout ),
	.datac(\I_cache|Equal0~2_combout ),
	.datad(\I_cache|Equal0~3_combout ),
	.cin(gnd),
	.combout(\I_cache|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~4 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal0~5 (
// Equation(s):
// \I_cache|Equal0~5_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18~portbdataout ) # 
// (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19~portbdataout )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~5 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "cache:I_cache|altsyncram:TAG_A_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 4;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 15;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal0~6 (
// Equation(s):
// \I_cache|Equal0~6_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20~portbdataout ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21~portbdataout ) # (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22~portbdataout ))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~6 .lut_mask = 16'hFEFE;
defparam \I_cache|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|TAG_A_rtl_0_bypass[0] (
	.clk(\clk~input_o ),
	.d(\I_cache|WE_A~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_A_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \I_cache|TAG_A_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal0~7 (
// Equation(s):
// \I_cache|Equal0~7_combout  = (!\I_cache|TAG_A_rtl_0_bypass [0] & ((\I_cache|Equal0~4_combout ) # ((\I_cache|Equal0~5_combout ) # (\I_cache|Equal0~6_combout ))))

	.dataa(\I_cache|Equal0~4_combout ),
	.datab(\I_cache|Equal0~5_combout ),
	.datac(\I_cache|Equal0~6_combout ),
	.datad(\I_cache|TAG_A_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\I_cache|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~7 .lut_mask = 16'h00FE;
defparam \I_cache|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|state~11 (
// Equation(s):
// \memory|state~11_combout  = (\memory|always1~1_combout ) # ((\memory|state.011~q ) # ((\memory|state.001~q ) # (\memory|state.010~q )))

	.dataa(\memory|always1~1_combout ),
	.datab(\memory|state.011~q ),
	.datac(\memory|state.001~q ),
	.datad(\memory|state.010~q ),
	.cin(gnd),
	.combout(\memory|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|state~11 .lut_mask = 16'hFFFE;
defparam \memory|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|state.000 (
	.clk(\clk~input_o ),
	.d(\memory|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|state.000 .is_wysiwyg = "true";
defparam \memory|state.000 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|always1~1 (
// Equation(s):
// \memory|always1~1_combout  = (\bus_control_0|grant[0]~0_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q ))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(gnd),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|always1~1 .lut_mask = 16'h000A;
defparam \memory|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|state.001 (
	.clk(\clk~input_o ),
	.d(\memory|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|state.001 .is_wysiwyg = "true";
defparam \memory|state.001 .power_up = "low";
// synopsys translate_on

dffeas \memory|state.010 (
	.clk(\clk~input_o ),
	.d(\memory|state.001~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|state.010 .is_wysiwyg = "true";
defparam \memory|state.010 .power_up = "low";
// synopsys translate_on

dffeas \memory|state.011 (
	.clk(\clk~input_o ),
	.d(\memory|state.010~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|state.011 .is_wysiwyg = "true";
defparam \memory|state.011 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|ready~0 (
// Equation(s):
// \memory|ready~0_combout  = (\memory|state.001~q  & (\memory|ready~q )) # (!\memory|state.001~q  & ((\memory|state.010~q  & (\memory|ready~q )) # (!\memory|state.010~q  & ((\memory|state.011~q )))))

	.dataa(\memory|ready~q ),
	.datab(\memory|state.011~q ),
	.datac(\memory|state.001~q ),
	.datad(\memory|state.010~q ),
	.cin(gnd),
	.combout(\memory|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|ready~0 .lut_mask = 16'hAAAC;
defparam \memory|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|ready (
	.clk(\clk~input_o ),
	.d(\memory|ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ready .is_wysiwyg = "true";
defparam \memory|ready .power_up = "low";
// synopsys translate_on

dffeas \memory|state.100 (
	.clk(\clk~input_o ),
	.d(\memory|state.011~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|state.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|state.100 .is_wysiwyg = "true";
defparam \memory|state.100 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|selected_reg~1 (
// Equation(s):
// \memory|selected_reg~1_combout  = (\memory|state.100~q ) # (!\memory|state.000~q )

	.dataa(\memory|state.100~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|selected_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|selected_reg~1 .lut_mask = 16'hAAFF;
defparam \memory|selected_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|selected_reg (
	.clk(\clk~input_o ),
	.d(\memory|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|selected_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|selected_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|selected_reg .is_wysiwyg = "true";
defparam \memory|selected_reg .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|ready_in~0 (
// Equation(s):
// \I_cache|ready_in~0_combout  = (\bus_control_0|grant[0]~0_combout  & ((\memory|ready~q ) # ((\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|selected_reg~q ))))

	.dataa(\memory|ready~q ),
	.datab(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datac(\memory|selected_reg~q ),
	.datad(\bus_control_0|grant[0]~0_combout ),
	.cin(gnd),
	.combout(\I_cache|ready_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|ready_in~0 .lut_mask = 16'hAE00;
defparam \I_cache|ready_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~0 (
// Equation(s):
// \I_cache|VALID_B~0_combout  = (\I_cache|VALID_B [5]) # ((\I_cache|Decoder0~154_combout  & \I_cache|WE_B~3_combout ))

	.dataa(\I_cache|VALID_B [5]),
	.datab(\I_cache|Decoder0~154_combout ),
	.datac(\I_cache|WE_B~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~0 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[5] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[5] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~37 (
// Equation(s):
// \I_cache|Decoder0~37_combout  = (\I_cache|addr_reg [5] & \I_cache|addr_reg [2])

	.dataa(\I_cache|addr_reg [5]),
	.datab(\I_cache|addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~37 .lut_mask = 16'h8888;
defparam \I_cache|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~149 (
// Equation(s):
// \I_cache|Decoder0~149_combout  = (\I_cache|Decoder0~37_combout  & (!\I_cache|addr_reg [3] & (!\I_cache|addr_reg [4] & \CPU_stall~q )))

	.dataa(\I_cache|Decoder0~37_combout ),
	.datab(\I_cache|addr_reg [3]),
	.datac(\I_cache|addr_reg [4]),
	.datad(\CPU_stall~q ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~149_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~149 .lut_mask = 16'h0200;
defparam \I_cache|Decoder0~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~1 (
// Equation(s):
// \I_cache|VALID_B~1_combout  = (\I_cache|VALID_B [9]) # ((\I_cache|Decoder0~149_combout  & \I_cache|WE_B~3_combout ))

	.dataa(\I_cache|VALID_B [9]),
	.datab(\I_cache|Decoder0~149_combout ),
	.datac(\I_cache|WE_B~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~1 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[9] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[9] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~143 (
// Equation(s):
// \I_cache|Decoder0~143_combout  = (!\CPU_stall~q  & ((\address.raddr_a[0]~0_combout  & (\address.raddr_a[1]~2_combout  $ (!\address.raddr_a[2]~4_combout ))) # (!\address.raddr_a[0]~0_combout  & ((!\address.raddr_a[2]~4_combout ) # 
// (!\address.raddr_a[1]~2_combout )))))

	.dataa(\address.raddr_a[0]~0_combout ),
	.datab(\address.raddr_a[1]~2_combout ),
	.datac(\address.raddr_a[2]~4_combout ),
	.datad(\CPU_stall~q ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~143_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~143 .lut_mask = 16'h0097;
defparam \I_cache|Decoder0~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~129 (
// Equation(s):
// \I_cache|Decoder0~129_combout  = (\CPU_stall~q  & !\I_cache|addr_reg [5])

	.dataa(\CPU_stall~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_cache|addr_reg [5]),
	.cin(gnd),
	.combout(\I_cache|Decoder0~129_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~129 .lut_mask = 16'h00AA;
defparam \I_cache|Decoder0~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~160 (
// Equation(s):
// \I_cache|Decoder0~160_combout  = (\I_cache|addr_reg [4] & (!\address~1_combout  & (\I_cache|Decoder0~143_combout ))) # (!\I_cache|addr_reg [4] & ((\I_cache|Decoder0~129_combout ) # ((!\address~1_combout  & \I_cache|Decoder0~143_combout ))))

	.dataa(\I_cache|addr_reg [4]),
	.datab(\address~1_combout ),
	.datac(\I_cache|Decoder0~143_combout ),
	.datad(\I_cache|Decoder0~129_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~160_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~160 .lut_mask = 16'h7530;
defparam \I_cache|Decoder0~160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~161 (
// Equation(s):
// \I_cache|Decoder0~161_combout  = (\I_cache|Decoder0~160_combout  & (\I_cache|RAM_B.raddr_a[0]~2_combout  & !\I_cache|RAM_B.raddr_a[1]~3_combout ))

	.dataa(gnd),
	.datab(\I_cache|Decoder0~160_combout ),
	.datac(\I_cache|RAM_B.raddr_a[0]~2_combout ),
	.datad(\I_cache|RAM_B.raddr_a[1]~3_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~161_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~161 .lut_mask = 16'h00C0;
defparam \I_cache|Decoder0~161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~2 (
// Equation(s):
// \I_cache|VALID_B~2_combout  = (\I_cache|VALID_B [1]) # ((\I_cache|Decoder0~161_combout  & \I_cache|WE_B~3_combout ))

	.dataa(\I_cache|VALID_B [1]),
	.datab(\I_cache|Decoder0~161_combout ),
	.datac(\I_cache|WE_B~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~2 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[1] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[1] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux1~0 (
// Equation(s):
// \I_cache|Mux1~0_combout  = (\I_cache|RAM_B.raddr_a[3]~0_combout  & (((\I_cache|RAM_B.raddr_a[3]~1_combout )))) # (!\I_cache|RAM_B.raddr_a[3]~0_combout  & ((\I_cache|RAM_B.raddr_a[3]~1_combout  & (\I_cache|VALID_B [9])) # 
// (!\I_cache|RAM_B.raddr_a[3]~1_combout  & ((\I_cache|VALID_B [1])))))

	.dataa(\I_cache|RAM_B.raddr_a[3]~0_combout ),
	.datab(\I_cache|VALID_B [9]),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\I_cache|VALID_B [1]),
	.cin(gnd),
	.combout(\I_cache|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~0 .lut_mask = 16'hE5E0;
defparam \I_cache|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~155 (
// Equation(s):
// \I_cache|Decoder0~155_combout  = (\I_cache|Decoder0~96_combout  & (\I_cache|addr_reg [4] & (\I_cache|addr_reg [5] & \CPU_stall~q )))

	.dataa(\I_cache|Decoder0~96_combout ),
	.datab(\I_cache|addr_reg [4]),
	.datac(\I_cache|addr_reg [5]),
	.datad(\CPU_stall~q ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~155_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~155 .lut_mask = 16'h8000;
defparam \I_cache|Decoder0~155 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~3 (
// Equation(s):
// \I_cache|VALID_B~3_combout  = (\I_cache|VALID_B [13]) # ((\I_cache|Decoder0~155_combout  & \I_cache|WE_B~3_combout ))

	.dataa(\I_cache|VALID_B [13]),
	.datab(\I_cache|Decoder0~155_combout ),
	.datac(\I_cache|WE_B~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~3 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[13] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[13] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux1~1 (
// Equation(s):
// \I_cache|Mux1~1_combout  = (\I_cache|RAM_B.raddr_a[3]~0_combout  & ((\I_cache|Mux1~0_combout  & ((\I_cache|VALID_B [13]))) # (!\I_cache|Mux1~0_combout  & (\I_cache|VALID_B [5])))) # (!\I_cache|RAM_B.raddr_a[3]~0_combout  & (((\I_cache|Mux1~0_combout ))))

	.dataa(\I_cache|VALID_B [5]),
	.datab(\I_cache|RAM_B.raddr_a[3]~0_combout ),
	.datac(\I_cache|Mux1~0_combout ),
	.datad(\I_cache|VALID_B [13]),
	.cin(gnd),
	.combout(\I_cache|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~1 .lut_mask = 16'hF838;
defparam \I_cache|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~19 (
// Equation(s):
// \I_cache|Decoder0~19_combout  = (\I_cache|addr_reg [5] & !\I_cache|addr_reg [2])

	.dataa(\I_cache|addr_reg [5]),
	.datab(\I_cache|addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~19 .lut_mask = 16'h2222;
defparam \I_cache|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~145 (
// Equation(s):
// \I_cache|Decoder0~145_combout  = (\I_cache|Decoder0~19_combout  & (\I_cache|addr_reg [3] & (!\I_cache|addr_reg [4] & \CPU_stall~q )))

	.dataa(\I_cache|Decoder0~19_combout ),
	.datab(\I_cache|addr_reg [3]),
	.datac(\I_cache|addr_reg [4]),
	.datad(\CPU_stall~q ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~145_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~145 .lut_mask = 16'h0800;
defparam \I_cache|Decoder0~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~4 (
// Equation(s):
// \I_cache|VALID_B~4_combout  = (\I_cache|VALID_B [10]) # ((\I_cache|Decoder0~145_combout  & \I_cache|WE_B~3_combout ))

	.dataa(\I_cache|VALID_B [10]),
	.datab(\I_cache|Decoder0~145_combout ),
	.datac(\I_cache|WE_B~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_B~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~4 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_B~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[10] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[10] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~150 (
// Equation(s):
// \I_cache|Decoder0~150_combout  = (!\CPU_stall~q  & (\address.raddr_a[2]~4_combout  & (!\address.raddr_a[1]~2_combout  & \address.raddr_a[0]~0_combout )))

	.dataa(\CPU_stall~q ),
	.datab(\address.raddr_a[2]~4_combout ),
	.datac(\address.raddr_a[1]~2_combout ),
	.datad(\address.raddr_a[0]~0_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~150_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~150 .lut_mask = 16'h0400;
defparam \I_cache|Decoder0~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~159 (
// Equation(s):
// \I_cache|Decoder0~159_combout  = (!\I_cache|RAM_B.raddr_a[0]~2_combout  & (\I_cache|RAM_B.raddr_a[1]~3_combout  & \I_cache|addr_reg [4]))

	.dataa(\I_cache|RAM_B.raddr_a[0]~2_combout ),
	.datab(\I_cache|RAM_B.raddr_a[1]~3_combout ),
	.datac(\I_cache|addr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|Decoder0~159_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~159 .lut_mask = 16'h4040;
defparam \I_cache|Decoder0~159 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~139 (
// Equation(s):
// \I_cache|Decoder0~139_combout  = (\I_cache|Decoder0~150_combout ) # ((\CPU_stall~q  & (!\I_cache|addr_reg [5] & \I_cache|Decoder0~159_combout )))

	.dataa(\CPU_stall~q ),
	.datab(\I_cache|addr_reg [5]),
	.datac(\I_cache|Decoder0~150_combout ),
	.datad(\I_cache|Decoder0~159_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~139_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~139 .lut_mask = 16'hF2F0;
defparam \I_cache|Decoder0~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~5 (
// Equation(s):
// \I_cache|VALID_B~5_combout  = (\I_cache|VALID_B [6]) # ((\I_cache|Decoder0~139_combout  & \I_cache|WE_B~3_combout ))

	.dataa(\I_cache|VALID_B [6]),
	.datab(\I_cache|Decoder0~139_combout ),
	.datac(\I_cache|WE_B~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_B~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~5 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_B~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[6] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[6] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~28 (
// Equation(s):
// \I_cache|Decoder0~28_combout  = (!\I_cache|addr_reg [5] & !\I_cache|addr_reg [2])

	.dataa(\I_cache|addr_reg [5]),
	.datab(\I_cache|addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~28 .lut_mask = 16'h1111;
defparam \I_cache|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~146 (
// Equation(s):
// \I_cache|Decoder0~146_combout  = (\I_cache|Decoder0~28_combout  & (\I_cache|addr_reg [3] & (!\I_cache|addr_reg [4] & \CPU_stall~q )))

	.dataa(\I_cache|Decoder0~28_combout ),
	.datab(\I_cache|addr_reg [3]),
	.datac(\I_cache|addr_reg [4]),
	.datad(\CPU_stall~q ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~146_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~146 .lut_mask = 16'h0800;
defparam \I_cache|Decoder0~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~6 (
// Equation(s):
// \I_cache|VALID_B~6_combout  = (\I_cache|VALID_B [2]) # ((\I_cache|Decoder0~146_combout  & \I_cache|WE_B~3_combout ))

	.dataa(\I_cache|VALID_B [2]),
	.datab(\I_cache|Decoder0~146_combout ),
	.datac(\I_cache|WE_B~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_B~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~6 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_B~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[2] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[2] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux1~2 (
// Equation(s):
// \I_cache|Mux1~2_combout  = (\I_cache|RAM_B.raddr_a[3]~1_combout  & (((\I_cache|RAM_B.raddr_a[3]~0_combout )))) # (!\I_cache|RAM_B.raddr_a[3]~1_combout  & ((\I_cache|RAM_B.raddr_a[3]~0_combout  & (\I_cache|VALID_B [6])) # 
// (!\I_cache|RAM_B.raddr_a[3]~0_combout  & ((\I_cache|VALID_B [2])))))

	.dataa(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datab(\I_cache|VALID_B [6]),
	.datac(\I_cache|RAM_B.raddr_a[3]~0_combout ),
	.datad(\I_cache|VALID_B [2]),
	.cin(gnd),
	.combout(\I_cache|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~2 .lut_mask = 16'hE5E0;
defparam \I_cache|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~114 (
// Equation(s):
// \I_cache|Decoder0~114_combout  = (!\I_cache|addr_reg [2] & \I_cache|addr_reg [3])

	.dataa(\I_cache|addr_reg [2]),
	.datab(\I_cache|addr_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|Decoder0~114_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~114 .lut_mask = 16'h4444;
defparam \I_cache|Decoder0~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~156 (
// Equation(s):
// \I_cache|Decoder0~156_combout  = (\I_cache|Decoder0~114_combout  & (\I_cache|addr_reg [4] & (\I_cache|addr_reg [5] & \CPU_stall~q )))

	.dataa(\I_cache|Decoder0~114_combout ),
	.datab(\I_cache|addr_reg [4]),
	.datac(\I_cache|addr_reg [5]),
	.datad(\CPU_stall~q ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~156_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~156 .lut_mask = 16'h8000;
defparam \I_cache|Decoder0~156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~7 (
// Equation(s):
// \I_cache|VALID_B~7_combout  = (\I_cache|VALID_B [14]) # ((\I_cache|Decoder0~156_combout  & \I_cache|WE_B~3_combout ))

	.dataa(\I_cache|VALID_B [14]),
	.datab(\I_cache|Decoder0~156_combout ),
	.datac(\I_cache|WE_B~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_B~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~7 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_B~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[14] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [14]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[14] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux1~3 (
// Equation(s):
// \I_cache|Mux1~3_combout  = (\I_cache|RAM_B.raddr_a[3]~1_combout  & ((\I_cache|Mux1~2_combout  & ((\I_cache|VALID_B [14]))) # (!\I_cache|Mux1~2_combout  & (\I_cache|VALID_B [10])))) # (!\I_cache|RAM_B.raddr_a[3]~1_combout  & (((\I_cache|Mux1~2_combout ))))

	.dataa(\I_cache|VALID_B [10]),
	.datab(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datac(\I_cache|Mux1~2_combout ),
	.datad(\I_cache|VALID_B [14]),
	.cin(gnd),
	.combout(\I_cache|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~3 .lut_mask = 16'hF838;
defparam \I_cache|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~151 (
// Equation(s):
// \I_cache|Decoder0~151_combout  = (!\CPU_stall~q  & (\address.raddr_a[2]~4_combout  & (\address.raddr_a[1]~2_combout  & \address.raddr_a[0]~0_combout )))

	.dataa(\CPU_stall~q ),
	.datab(\address.raddr_a[2]~4_combout ),
	.datac(\address.raddr_a[1]~2_combout ),
	.datad(\address.raddr_a[0]~0_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~151_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~151 .lut_mask = 16'h4000;
defparam \I_cache|Decoder0~151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|RAM_B.raddr_a[3]~4 (
// Equation(s):
// \I_cache|RAM_B.raddr_a[3]~4_combout  = (\CPU_stall~q  & \I_cache|addr_reg [5])

	.dataa(\CPU_stall~q ),
	.datab(\I_cache|addr_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|RAM_B.raddr_a[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_B.raddr_a[3]~4 .lut_mask = 16'h8888;
defparam \I_cache|RAM_B.raddr_a[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~130 (
// Equation(s):
// \I_cache|Decoder0~130_combout  = (!\I_cache|addr_reg [4] & (!\I_cache|RAM_B.raddr_a[1]~3_combout  & (!\I_cache|RAM_B.raddr_a[0]~2_combout  & \address~1_combout )))

	.dataa(\I_cache|addr_reg [4]),
	.datab(\I_cache|RAM_B.raddr_a[1]~3_combout ),
	.datac(\I_cache|RAM_B.raddr_a[0]~2_combout ),
	.datad(\address~1_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~130_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~130 .lut_mask = 16'h0100;
defparam \I_cache|Decoder0~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~131 (
// Equation(s):
// \I_cache|Decoder0~131_combout  = (!\I_cache|addr_reg [4] & (!\I_cache|RAM_B.raddr_a[1]~3_combout  & (!\I_cache|RAM_B.raddr_a[0]~2_combout  & !\address~1_combout )))

	.dataa(\I_cache|addr_reg [4]),
	.datab(\I_cache|RAM_B.raddr_a[1]~3_combout ),
	.datac(\I_cache|RAM_B.raddr_a[0]~2_combout ),
	.datad(\address~1_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~131_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~131 .lut_mask = 16'h0001;
defparam \I_cache|Decoder0~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~132 (
// Equation(s):
// \I_cache|Decoder0~132_combout  = (\I_cache|Decoder0~151_combout ) # ((\I_cache|RAM_B.raddr_a[3]~4_combout  & ((\I_cache|Decoder0~130_combout ) # (\I_cache|Decoder0~131_combout ))))

	.dataa(\I_cache|Decoder0~151_combout ),
	.datab(\I_cache|RAM_B.raddr_a[3]~4_combout ),
	.datac(\I_cache|Decoder0~130_combout ),
	.datad(\I_cache|Decoder0~131_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~132_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~132 .lut_mask = 16'hEEEA;
defparam \I_cache|Decoder0~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~8 (
// Equation(s):
// \I_cache|VALID_B~8_combout  = (\I_cache|VALID_B [8]) # ((\I_cache|Decoder0~132_combout  & \I_cache|WE_B~3_combout ))

	.dataa(\I_cache|VALID_B [8]),
	.datab(\I_cache|Decoder0~132_combout ),
	.datac(\I_cache|WE_B~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_B~8_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~8 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_B~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[8] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[8] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~133 (
// Equation(s):
// \I_cache|Decoder0~133_combout  = (\I_cache|addr_reg [4] & (!\I_cache|RAM_B.raddr_a[1]~3_combout  & (!\I_cache|RAM_B.raddr_a[0]~2_combout  & !\address~1_combout )))

	.dataa(\I_cache|addr_reg [4]),
	.datab(\I_cache|RAM_B.raddr_a[1]~3_combout ),
	.datac(\I_cache|RAM_B.raddr_a[0]~2_combout ),
	.datad(\address~1_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~133_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~133 .lut_mask = 16'h0002;
defparam \I_cache|Decoder0~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~134 (
// Equation(s):
// \I_cache|Decoder0~134_combout  = (\address~0_combout  & (!\CPU_stall~q  & ((\I_cache|Decoder0~131_combout ) # (\I_cache|Decoder0~133_combout ))))

	.dataa(\address~0_combout ),
	.datab(\I_cache|Decoder0~131_combout ),
	.datac(\I_cache|Decoder0~133_combout ),
	.datad(\CPU_stall~q ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~134_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~134 .lut_mask = 16'h00A8;
defparam \I_cache|Decoder0~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~144 (
// Equation(s):
// \I_cache|Decoder0~144_combout  = (\I_cache|addr_reg [4] & (!\I_cache|RAM_B.raddr_a[0]~2_combout  & !\I_cache|RAM_B.raddr_a[1]~3_combout ))

	.dataa(\I_cache|addr_reg [4]),
	.datab(gnd),
	.datac(\I_cache|RAM_B.raddr_a[0]~2_combout ),
	.datad(\I_cache|RAM_B.raddr_a[1]~3_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~144_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~144 .lut_mask = 16'h000A;
defparam \I_cache|Decoder0~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~135 (
// Equation(s):
// \I_cache|Decoder0~135_combout  = (\I_cache|addr_reg [4] & (!\I_cache|RAM_B.raddr_a[1]~3_combout  & (!\I_cache|RAM_B.raddr_a[0]~2_combout  & \address~1_combout )))

	.dataa(\I_cache|addr_reg [4]),
	.datab(\I_cache|RAM_B.raddr_a[1]~3_combout ),
	.datac(\I_cache|RAM_B.raddr_a[0]~2_combout ),
	.datad(\address~1_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~135_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~135 .lut_mask = 16'h0200;
defparam \I_cache|Decoder0~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~136 (
// Equation(s):
// \I_cache|Decoder0~136_combout  = (\address~0_combout  & (\I_cache|Decoder0~144_combout )) # (!\address~0_combout  & (((\I_cache|Decoder0~133_combout ) # (\I_cache|Decoder0~135_combout ))))

	.dataa(\I_cache|Decoder0~144_combout ),
	.datab(\I_cache|Decoder0~133_combout ),
	.datac(\I_cache|Decoder0~135_combout ),
	.datad(\address~0_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~136_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~136 .lut_mask = 16'hAAFC;
defparam \I_cache|Decoder0~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~140 (
// Equation(s):
// \I_cache|Decoder0~140_combout  = (\I_cache|Decoder0~134_combout ) # ((\CPU_stall~q  & (!\I_cache|addr_reg [5] & \I_cache|Decoder0~136_combout )))

	.dataa(\CPU_stall~q ),
	.datab(\I_cache|addr_reg [5]),
	.datac(\I_cache|Decoder0~134_combout ),
	.datad(\I_cache|Decoder0~136_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~140_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~140 .lut_mask = 16'hF2F0;
defparam \I_cache|Decoder0~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~9 (
// Equation(s):
// \I_cache|VALID_B~9_combout  = (\I_cache|VALID_B [4]) # ((\I_cache|Decoder0~140_combout  & \I_cache|WE_B~3_combout ))

	.dataa(\I_cache|VALID_B [4]),
	.datab(\I_cache|Decoder0~140_combout ),
	.datac(\I_cache|WE_B~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_B~9_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~9 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_B~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[4] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[4] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~152 (
// Equation(s):
// \I_cache|Decoder0~152_combout  = (!\CPU_stall~q  & (!\address.raddr_a[2]~4_combout  & (!\address.raddr_a[1]~2_combout  & !\address.raddr_a[0]~0_combout )))

	.dataa(\CPU_stall~q ),
	.datab(\address.raddr_a[2]~4_combout ),
	.datac(\address.raddr_a[1]~2_combout ),
	.datad(\address.raddr_a[0]~0_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~152_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~152 .lut_mask = 16'h0001;
defparam \I_cache|Decoder0~152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~137 (
// Equation(s):
// \I_cache|Decoder0~137_combout  = (\I_cache|Decoder0~152_combout ) # ((\I_cache|Decoder0~129_combout  & ((\I_cache|Decoder0~130_combout ) # (\I_cache|Decoder0~131_combout ))))

	.dataa(\I_cache|Decoder0~152_combout ),
	.datab(\I_cache|Decoder0~129_combout ),
	.datac(\I_cache|Decoder0~130_combout ),
	.datad(\I_cache|Decoder0~131_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~137_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~137 .lut_mask = 16'hEEEA;
defparam \I_cache|Decoder0~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~10 (
// Equation(s):
// \I_cache|VALID_B~10_combout  = (\I_cache|VALID_B [0]) # ((\I_cache|Decoder0~137_combout  & \I_cache|WE_B~3_combout ))

	.dataa(\I_cache|VALID_B [0]),
	.datab(\I_cache|Decoder0~137_combout ),
	.datac(\I_cache|WE_B~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_B~10_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~10 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_B~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[0] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[0] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux1~4 (
// Equation(s):
// \I_cache|Mux1~4_combout  = (\I_cache|RAM_B.raddr_a[3]~1_combout  & (((\I_cache|RAM_B.raddr_a[3]~0_combout )))) # (!\I_cache|RAM_B.raddr_a[3]~1_combout  & ((\I_cache|RAM_B.raddr_a[3]~0_combout  & (\I_cache|VALID_B [4])) # 
// (!\I_cache|RAM_B.raddr_a[3]~0_combout  & ((\I_cache|VALID_B [0])))))

	.dataa(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datab(\I_cache|VALID_B [4]),
	.datac(\I_cache|RAM_B.raddr_a[3]~0_combout ),
	.datad(\I_cache|VALID_B [0]),
	.cin(gnd),
	.combout(\I_cache|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~4 .lut_mask = 16'hE5E0;
defparam \I_cache|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~138 (
// Equation(s):
// \I_cache|Decoder0~138_combout  = (\address~0_combout  & (!\CPU_stall~q  & ((\I_cache|Decoder0~130_combout ) # (\I_cache|Decoder0~135_combout ))))

	.dataa(\address~0_combout ),
	.datab(\I_cache|Decoder0~130_combout ),
	.datac(\I_cache|Decoder0~135_combout ),
	.datad(\CPU_stall~q ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~138_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~138 .lut_mask = 16'h00A8;
defparam \I_cache|Decoder0~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~141 (
// Equation(s):
// \I_cache|Decoder0~141_combout  = (\I_cache|Decoder0~138_combout ) # ((\CPU_stall~q  & (\I_cache|addr_reg [5] & \I_cache|Decoder0~136_combout )))

	.dataa(\CPU_stall~q ),
	.datab(\I_cache|addr_reg [5]),
	.datac(\I_cache|Decoder0~138_combout ),
	.datad(\I_cache|Decoder0~136_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~141_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~141 .lut_mask = 16'hF8F0;
defparam \I_cache|Decoder0~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~11 (
// Equation(s):
// \I_cache|VALID_B~11_combout  = (\I_cache|VALID_B [12]) # ((\I_cache|Decoder0~141_combout  & \I_cache|WE_B~3_combout ))

	.dataa(\I_cache|VALID_B [12]),
	.datab(\I_cache|Decoder0~141_combout ),
	.datac(\I_cache|WE_B~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_B~11_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~11 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_B~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[12] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[12] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux1~5 (
// Equation(s):
// \I_cache|Mux1~5_combout  = (\I_cache|RAM_B.raddr_a[3]~1_combout  & ((\I_cache|Mux1~4_combout  & ((\I_cache|VALID_B [12]))) # (!\I_cache|Mux1~4_combout  & (\I_cache|VALID_B [8])))) # (!\I_cache|RAM_B.raddr_a[3]~1_combout  & (((\I_cache|Mux1~4_combout ))))

	.dataa(\I_cache|VALID_B [8]),
	.datab(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datac(\I_cache|Mux1~4_combout ),
	.datad(\I_cache|VALID_B [12]),
	.cin(gnd),
	.combout(\I_cache|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~5 .lut_mask = 16'hF838;
defparam \I_cache|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux1~6 (
// Equation(s):
// \I_cache|Mux1~6_combout  = (\I_cache|RAM_B.raddr_a[0]~2_combout  & (((\I_cache|RAM_B.raddr_a[1]~3_combout )))) # (!\I_cache|RAM_B.raddr_a[0]~2_combout  & ((\I_cache|RAM_B.raddr_a[1]~3_combout  & (\I_cache|Mux1~3_combout )) # 
// (!\I_cache|RAM_B.raddr_a[1]~3_combout  & ((\I_cache|Mux1~5_combout )))))

	.dataa(\I_cache|RAM_B.raddr_a[0]~2_combout ),
	.datab(\I_cache|Mux1~3_combout ),
	.datac(\I_cache|RAM_B.raddr_a[1]~3_combout ),
	.datad(\I_cache|Mux1~5_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~6 .lut_mask = 16'hE5E0;
defparam \I_cache|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~153 (
// Equation(s):
// \I_cache|Decoder0~153_combout  = (!\CPU_stall~q  & (\address.raddr_a[2]~4_combout  & (\address.raddr_a[1]~2_combout  & !\address.raddr_a[0]~0_combout )))

	.dataa(\CPU_stall~q ),
	.datab(\address.raddr_a[2]~4_combout ),
	.datac(\address.raddr_a[1]~2_combout ),
	.datad(\address.raddr_a[0]~0_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~153_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~153 .lut_mask = 16'h0040;
defparam \I_cache|Decoder0~153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~158 (
// Equation(s):
// \I_cache|Decoder0~158_combout  = (\I_cache|RAM_B.raddr_a[1]~3_combout  & (\I_cache|RAM_B.raddr_a[0]~2_combout  & \I_cache|addr_reg [4]))

	.dataa(\I_cache|RAM_B.raddr_a[1]~3_combout ),
	.datab(\I_cache|RAM_B.raddr_a[0]~2_combout ),
	.datac(\I_cache|addr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|Decoder0~158_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~158 .lut_mask = 16'h8080;
defparam \I_cache|Decoder0~158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~142 (
// Equation(s):
// \I_cache|Decoder0~142_combout  = (\I_cache|Decoder0~153_combout ) # ((\CPU_stall~q  & (!\I_cache|addr_reg [5] & \I_cache|Decoder0~158_combout )))

	.dataa(\CPU_stall~q ),
	.datab(\I_cache|addr_reg [5]),
	.datac(\I_cache|Decoder0~153_combout ),
	.datad(\I_cache|Decoder0~158_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~142_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~142 .lut_mask = 16'hF2F0;
defparam \I_cache|Decoder0~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~12 (
// Equation(s):
// \I_cache|VALID_B~12_combout  = (\I_cache|VALID_B [7]) # ((\I_cache|Decoder0~142_combout  & \I_cache|WE_B~3_combout ))

	.dataa(\I_cache|VALID_B [7]),
	.datab(\I_cache|Decoder0~142_combout ),
	.datac(\I_cache|WE_B~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_B~12_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~12 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_B~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[7] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[7] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~147 (
// Equation(s):
// \I_cache|Decoder0~147_combout  = (\I_cache|Decoder0~37_combout  & (\I_cache|addr_reg [3] & (!\I_cache|addr_reg [4] & \CPU_stall~q )))

	.dataa(\I_cache|Decoder0~37_combout ),
	.datab(\I_cache|addr_reg [3]),
	.datac(\I_cache|addr_reg [4]),
	.datad(\CPU_stall~q ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~147_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~147 .lut_mask = 16'h0800;
defparam \I_cache|Decoder0~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~13 (
// Equation(s):
// \I_cache|VALID_B~13_combout  = (\I_cache|VALID_B [11]) # ((\I_cache|Decoder0~147_combout  & \I_cache|WE_B~3_combout ))

	.dataa(\I_cache|VALID_B [11]),
	.datab(\I_cache|Decoder0~147_combout ),
	.datac(\I_cache|WE_B~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_B~13_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~13 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_B~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[11] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[11] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~46 (
// Equation(s):
// \I_cache|Decoder0~46_combout  = (!\I_cache|addr_reg [5] & \I_cache|addr_reg [2])

	.dataa(\I_cache|addr_reg [5]),
	.datab(\I_cache|addr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~46 .lut_mask = 16'h4444;
defparam \I_cache|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~148 (
// Equation(s):
// \I_cache|Decoder0~148_combout  = (\I_cache|Decoder0~46_combout  & (\I_cache|addr_reg [3] & (!\I_cache|addr_reg [4] & \CPU_stall~q )))

	.dataa(\I_cache|Decoder0~46_combout ),
	.datab(\I_cache|addr_reg [3]),
	.datac(\I_cache|addr_reg [4]),
	.datad(\CPU_stall~q ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~148_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~148 .lut_mask = 16'h0800;
defparam \I_cache|Decoder0~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~14 (
// Equation(s):
// \I_cache|VALID_B~14_combout  = (\I_cache|VALID_B [3]) # ((\I_cache|Decoder0~148_combout  & \I_cache|WE_B~3_combout ))

	.dataa(\I_cache|VALID_B [3]),
	.datab(\I_cache|Decoder0~148_combout ),
	.datac(\I_cache|WE_B~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_B~14_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~14 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_B~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[3] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[3] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux1~7 (
// Equation(s):
// \I_cache|Mux1~7_combout  = (\I_cache|RAM_B.raddr_a[3]~0_combout  & (((\I_cache|RAM_B.raddr_a[3]~1_combout )))) # (!\I_cache|RAM_B.raddr_a[3]~0_combout  & ((\I_cache|RAM_B.raddr_a[3]~1_combout  & (\I_cache|VALID_B [11])) # 
// (!\I_cache|RAM_B.raddr_a[3]~1_combout  & ((\I_cache|VALID_B [3])))))

	.dataa(\I_cache|RAM_B.raddr_a[3]~0_combout ),
	.datab(\I_cache|VALID_B [11]),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\I_cache|VALID_B [3]),
	.cin(gnd),
	.combout(\I_cache|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~7 .lut_mask = 16'hE5E0;
defparam \I_cache|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~123 (
// Equation(s):
// \I_cache|Decoder0~123_combout  = (\I_cache|addr_reg [2] & \I_cache|addr_reg [3])

	.dataa(\I_cache|addr_reg [2]),
	.datab(\I_cache|addr_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|Decoder0~123_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~123 .lut_mask = 16'h8888;
defparam \I_cache|Decoder0~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Decoder0~157 (
// Equation(s):
// \I_cache|Decoder0~157_combout  = (\I_cache|Decoder0~123_combout  & (\I_cache|addr_reg [4] & (\I_cache|addr_reg [5] & \CPU_stall~q )))

	.dataa(\I_cache|Decoder0~123_combout ),
	.datab(\I_cache|addr_reg [4]),
	.datac(\I_cache|addr_reg [5]),
	.datad(\CPU_stall~q ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~157_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~157 .lut_mask = 16'h8000;
defparam \I_cache|Decoder0~157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_B~15 (
// Equation(s):
// \I_cache|VALID_B~15_combout  = (\I_cache|VALID_B [15]) # ((\I_cache|Decoder0~157_combout  & \I_cache|WE_B~3_combout ))

	.dataa(\I_cache|VALID_B [15]),
	.datab(\I_cache|Decoder0~157_combout ),
	.datac(\I_cache|WE_B~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_B~15_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~15 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_B~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_B[15] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_B~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[15] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux1~8 (
// Equation(s):
// \I_cache|Mux1~8_combout  = (\I_cache|RAM_B.raddr_a[3]~0_combout  & ((\I_cache|Mux1~7_combout  & ((\I_cache|VALID_B [15]))) # (!\I_cache|Mux1~7_combout  & (\I_cache|VALID_B [7])))) # (!\I_cache|RAM_B.raddr_a[3]~0_combout  & (((\I_cache|Mux1~7_combout ))))

	.dataa(\I_cache|VALID_B [7]),
	.datab(\I_cache|RAM_B.raddr_a[3]~0_combout ),
	.datac(\I_cache|Mux1~7_combout ),
	.datad(\I_cache|VALID_B [15]),
	.cin(gnd),
	.combout(\I_cache|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~8 .lut_mask = 16'hF838;
defparam \I_cache|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux1~9 (
// Equation(s):
// \I_cache|Mux1~9_combout  = (\I_cache|RAM_B.raddr_a[0]~2_combout  & ((\I_cache|Mux1~6_combout  & ((\I_cache|Mux1~8_combout ))) # (!\I_cache|Mux1~6_combout  & (\I_cache|Mux1~1_combout )))) # (!\I_cache|RAM_B.raddr_a[0]~2_combout  & 
// (((\I_cache|Mux1~6_combout ))))

	.dataa(\I_cache|Mux1~1_combout ),
	.datab(\I_cache|RAM_B.raddr_a[0]~2_combout ),
	.datac(\I_cache|Mux1~6_combout ),
	.datad(\I_cache|Mux1~8_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~9 .lut_mask = 16'hF838;
defparam \I_cache|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|random~0 (
// Equation(s):
// \I_cache|random~0_combout  = !\I_cache|random~q 

	.dataa(\I_cache|random~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|random~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|random~0 .lut_mask = 16'h5555;
defparam \I_cache|random~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|random (
	.clk(\clk~input_o ),
	.d(\I_cache|random~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|random~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|random .is_wysiwyg = "true";
defparam \I_cache|random .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|WE_B~2 (
// Equation(s):
// \I_cache|WE_B~2_combout  = (\I_cache|Mux0~9_combout  & ((!\I_cache|random~q ) # (!\I_cache|Mux1~9_combout ))) # (!\I_cache|Mux0~9_combout  & (!\I_cache|Mux1~9_combout  & !\I_cache|random~q ))

	.dataa(\I_cache|Mux0~9_combout ),
	.datab(gnd),
	.datac(\I_cache|Mux1~9_combout ),
	.datad(\I_cache|random~q ),
	.cin(gnd),
	.combout(\I_cache|WE_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|WE_B~2 .lut_mask = 16'h0AAF;
defparam \I_cache|WE_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|WE_B~4 (
// Equation(s):
// \I_cache|WE_B~4_combout  = (\I_cache|Equal0~7_combout  & ((\I_cache|WE_B~2_combout ) # (!\I_cache|Equal1~7_combout )))

	.dataa(\I_cache|Equal0~7_combout ),
	.datab(\I_cache|Equal1~7_combout ),
	.datac(\I_cache|WE_B~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|WE_B~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|WE_B~4 .lut_mask = 16'hA2A2;
defparam \I_cache|WE_B~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|WE_B~3 (
// Equation(s):
// \I_cache|WE_B~3_combout  = (\I_cache|BUS_req~3_combout  & (\I_cache|ready_in~0_combout  & \I_cache|WE_B~4_combout ))

	.dataa(\I_cache|BUS_req~3_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\I_cache|WE_B~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|WE_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|WE_B~3 .lut_mask = 16'h8080;
defparam \I_cache|WE_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal1~0 (
// Equation(s):
// \I_cache|Equal1~0_combout  = (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2~portbdataout ) # 
// (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3~portbdataout )))

	.dataa(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~0 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal1~1 (
// Equation(s):
// \I_cache|Equal1~1_combout  = (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6~portbdataout ) # 
// (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7~portbdataout )))

	.dataa(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datad(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~1 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal1~2 (
// Equation(s):
// \I_cache|Equal1~2_combout  = (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10~portbdataout ) # 
// (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11~portbdataout )))

	.dataa(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datab(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datad(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~2 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal1~3 (
// Equation(s):
// \I_cache|Equal1~3_combout  = (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14~portbdataout ) # 
// (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15~portbdataout )))

	.dataa(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datab(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~3 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal1~4 (
// Equation(s):
// \I_cache|Equal1~4_combout  = (\I_cache|Equal1~0_combout ) # ((\I_cache|Equal1~1_combout ) # ((\I_cache|Equal1~2_combout ) # (\I_cache|Equal1~3_combout )))

	.dataa(\I_cache|Equal1~0_combout ),
	.datab(\I_cache|Equal1~1_combout ),
	.datac(\I_cache|Equal1~2_combout ),
	.datad(\I_cache|Equal1~3_combout ),
	.cin(gnd),
	.combout(\I_cache|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~4 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal1~5 (
// Equation(s):
// \I_cache|Equal1~5_combout  = (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18~portbdataout ) # 
// (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19~portbdataout )))

	.dataa(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datab(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~5 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "cache:I_cache|altsyncram:TAG_B_rtl_0|altsyncram_7gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 4;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 15;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 128;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 23;
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal1~6 (
// Equation(s):
// \I_cache|Equal1~6_combout  = (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20~portbdataout ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21~portbdataout ) # (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22~portbdataout ))

	.dataa(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~6 .lut_mask = 16'hFEFE;
defparam \I_cache|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|TAG_B_rtl_0_bypass[0] (
	.clk(\clk~input_o ),
	.d(\I_cache|WE_B~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_B_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \I_cache|TAG_B_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Equal1~7 (
// Equation(s):
// \I_cache|Equal1~7_combout  = (!\I_cache|TAG_B_rtl_0_bypass [0] & ((\I_cache|Equal1~4_combout ) # ((\I_cache|Equal1~5_combout ) # (\I_cache|Equal1~6_combout ))))

	.dataa(\I_cache|Equal1~4_combout ),
	.datab(\I_cache|Equal1~5_combout ),
	.datac(\I_cache|Equal1~6_combout ),
	.datad(\I_cache|TAG_B_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\I_cache|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~7 .lut_mask = 16'h00FE;
defparam \I_cache|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|WE_A~0 (
// Equation(s):
// \I_cache|WE_A~0_combout  = (\I_cache|Equal1~7_combout  & ((\I_cache|Mux0~9_combout  & (\I_cache|random~q  & \I_cache|Mux1~9_combout )) # (!\I_cache|Mux0~9_combout  & ((\I_cache|random~q ) # (\I_cache|Mux1~9_combout )))))

	.dataa(\I_cache|Equal1~7_combout ),
	.datab(\I_cache|Mux0~9_combout ),
	.datac(\I_cache|random~q ),
	.datad(\I_cache|Mux1~9_combout ),
	.cin(gnd),
	.combout(\I_cache|WE_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|WE_A~0 .lut_mask = 16'hA220;
defparam \I_cache|WE_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|WE_A~1 (
// Equation(s):
// \I_cache|WE_A~1_combout  = (\I_cache|ready_in~0_combout  & (\I_cache|BUS_req~3_combout  & ((\I_cache|WE_A~0_combout ) # (!\I_cache|Equal0~7_combout ))))

	.dataa(\I_cache|Equal0~7_combout ),
	.datab(\I_cache|WE_A~0_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|BUS_req~3_combout ),
	.cin(gnd),
	.combout(\I_cache|WE_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|WE_A~1 .lut_mask = 16'hD000;
defparam \I_cache|WE_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~0 (
// Equation(s):
// \I_cache|VALID_A~0_combout  = (\I_cache|VALID_A [5]) # ((\I_cache|Decoder0~154_combout  & \I_cache|WE_A~1_combout ))

	.dataa(\I_cache|VALID_A [5]),
	.datab(\I_cache|Decoder0~154_combout ),
	.datac(\I_cache|WE_A~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~0 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[5] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[5] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~1 (
// Equation(s):
// \I_cache|VALID_A~1_combout  = (\I_cache|VALID_A [9]) # ((\I_cache|WE_A~1_combout  & \I_cache|Decoder0~149_combout ))

	.dataa(\I_cache|VALID_A [9]),
	.datab(\I_cache|WE_A~1_combout ),
	.datac(\I_cache|Decoder0~149_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~1 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[9] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[9] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~2 (
// Equation(s):
// \I_cache|VALID_A~2_combout  = (\I_cache|VALID_A [1]) # ((\I_cache|WE_A~1_combout  & \I_cache|Decoder0~161_combout ))

	.dataa(\I_cache|VALID_A [1]),
	.datab(\I_cache|WE_A~1_combout ),
	.datac(\I_cache|Decoder0~161_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~2 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_A~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[1] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[1] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux0~0 (
// Equation(s):
// \I_cache|Mux0~0_combout  = (\I_cache|RAM_B.raddr_a[3]~0_combout  & (((\I_cache|RAM_B.raddr_a[3]~1_combout )))) # (!\I_cache|RAM_B.raddr_a[3]~0_combout  & ((\I_cache|RAM_B.raddr_a[3]~1_combout  & (\I_cache|VALID_A [9])) # 
// (!\I_cache|RAM_B.raddr_a[3]~1_combout  & ((\I_cache|VALID_A [1])))))

	.dataa(\I_cache|RAM_B.raddr_a[3]~0_combout ),
	.datab(\I_cache|VALID_A [9]),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\I_cache|VALID_A [1]),
	.cin(gnd),
	.combout(\I_cache|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~0 .lut_mask = 16'hE5E0;
defparam \I_cache|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~3 (
// Equation(s):
// \I_cache|VALID_A~3_combout  = (\I_cache|VALID_A [13]) # ((\I_cache|WE_A~1_combout  & \I_cache|Decoder0~155_combout ))

	.dataa(\I_cache|VALID_A [13]),
	.datab(\I_cache|WE_A~1_combout ),
	.datac(\I_cache|Decoder0~155_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~3 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_A~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[13] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[13] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux0~1 (
// Equation(s):
// \I_cache|Mux0~1_combout  = (\I_cache|RAM_B.raddr_a[3]~0_combout  & ((\I_cache|Mux0~0_combout  & ((\I_cache|VALID_A [13]))) # (!\I_cache|Mux0~0_combout  & (\I_cache|VALID_A [5])))) # (!\I_cache|RAM_B.raddr_a[3]~0_combout  & (((\I_cache|Mux0~0_combout ))))

	.dataa(\I_cache|VALID_A [5]),
	.datab(\I_cache|RAM_B.raddr_a[3]~0_combout ),
	.datac(\I_cache|Mux0~0_combout ),
	.datad(\I_cache|VALID_A [13]),
	.cin(gnd),
	.combout(\I_cache|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~1 .lut_mask = 16'hF838;
defparam \I_cache|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~4 (
// Equation(s):
// \I_cache|VALID_A~4_combout  = (\I_cache|VALID_A [10]) # ((\I_cache|WE_A~1_combout  & \I_cache|Decoder0~145_combout ))

	.dataa(\I_cache|VALID_A [10]),
	.datab(\I_cache|WE_A~1_combout ),
	.datac(\I_cache|Decoder0~145_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~4 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_A~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[10] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[10] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~5 (
// Equation(s):
// \I_cache|VALID_A~5_combout  = (\I_cache|VALID_A [6]) # ((\I_cache|WE_A~1_combout  & \I_cache|Decoder0~139_combout ))

	.dataa(\I_cache|VALID_A [6]),
	.datab(\I_cache|WE_A~1_combout ),
	.datac(\I_cache|Decoder0~139_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~5 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_A~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[6] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[6] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~6 (
// Equation(s):
// \I_cache|VALID_A~6_combout  = (\I_cache|VALID_A [2]) # ((\I_cache|WE_A~1_combout  & \I_cache|Decoder0~146_combout ))

	.dataa(\I_cache|VALID_A [2]),
	.datab(\I_cache|WE_A~1_combout ),
	.datac(\I_cache|Decoder0~146_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~6 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_A~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[2] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[2] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux0~2 (
// Equation(s):
// \I_cache|Mux0~2_combout  = (\I_cache|RAM_B.raddr_a[3]~1_combout  & (((\I_cache|RAM_B.raddr_a[3]~0_combout )))) # (!\I_cache|RAM_B.raddr_a[3]~1_combout  & ((\I_cache|RAM_B.raddr_a[3]~0_combout  & (\I_cache|VALID_A [6])) # 
// (!\I_cache|RAM_B.raddr_a[3]~0_combout  & ((\I_cache|VALID_A [2])))))

	.dataa(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datab(\I_cache|VALID_A [6]),
	.datac(\I_cache|RAM_B.raddr_a[3]~0_combout ),
	.datad(\I_cache|VALID_A [2]),
	.cin(gnd),
	.combout(\I_cache|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~2 .lut_mask = 16'hE5E0;
defparam \I_cache|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~7 (
// Equation(s):
// \I_cache|VALID_A~7_combout  = (\I_cache|VALID_A [14]) # ((\I_cache|WE_A~1_combout  & \I_cache|Decoder0~156_combout ))

	.dataa(\I_cache|VALID_A [14]),
	.datab(\I_cache|WE_A~1_combout ),
	.datac(\I_cache|Decoder0~156_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~7 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_A~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[14] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [14]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[14] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux0~3 (
// Equation(s):
// \I_cache|Mux0~3_combout  = (\I_cache|RAM_B.raddr_a[3]~1_combout  & ((\I_cache|Mux0~2_combout  & ((\I_cache|VALID_A [14]))) # (!\I_cache|Mux0~2_combout  & (\I_cache|VALID_A [10])))) # (!\I_cache|RAM_B.raddr_a[3]~1_combout  & (((\I_cache|Mux0~2_combout ))))

	.dataa(\I_cache|VALID_A [10]),
	.datab(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datac(\I_cache|Mux0~2_combout ),
	.datad(\I_cache|VALID_A [14]),
	.cin(gnd),
	.combout(\I_cache|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~3 .lut_mask = 16'hF838;
defparam \I_cache|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~8 (
// Equation(s):
// \I_cache|VALID_A~8_combout  = (\I_cache|VALID_A [8]) # ((\I_cache|WE_A~1_combout  & \I_cache|Decoder0~132_combout ))

	.dataa(\I_cache|VALID_A [8]),
	.datab(\I_cache|WE_A~1_combout ),
	.datac(\I_cache|Decoder0~132_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~8_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~8 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_A~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[8] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[8] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~9 (
// Equation(s):
// \I_cache|VALID_A~9_combout  = (\I_cache|VALID_A [4]) # ((\I_cache|WE_A~1_combout  & \I_cache|Decoder0~140_combout ))

	.dataa(\I_cache|VALID_A [4]),
	.datab(\I_cache|WE_A~1_combout ),
	.datac(\I_cache|Decoder0~140_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~9_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~9 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_A~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[4] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[4] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~10 (
// Equation(s):
// \I_cache|VALID_A~10_combout  = (\I_cache|VALID_A [0]) # ((\I_cache|WE_A~1_combout  & \I_cache|Decoder0~137_combout ))

	.dataa(\I_cache|VALID_A [0]),
	.datab(\I_cache|WE_A~1_combout ),
	.datac(\I_cache|Decoder0~137_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~10_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~10 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_A~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[0] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[0] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux0~4 (
// Equation(s):
// \I_cache|Mux0~4_combout  = (\I_cache|RAM_B.raddr_a[3]~1_combout  & (((\I_cache|RAM_B.raddr_a[3]~0_combout )))) # (!\I_cache|RAM_B.raddr_a[3]~1_combout  & ((\I_cache|RAM_B.raddr_a[3]~0_combout  & (\I_cache|VALID_A [4])) # 
// (!\I_cache|RAM_B.raddr_a[3]~0_combout  & ((\I_cache|VALID_A [0])))))

	.dataa(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datab(\I_cache|VALID_A [4]),
	.datac(\I_cache|RAM_B.raddr_a[3]~0_combout ),
	.datad(\I_cache|VALID_A [0]),
	.cin(gnd),
	.combout(\I_cache|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~4 .lut_mask = 16'hE5E0;
defparam \I_cache|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~11 (
// Equation(s):
// \I_cache|VALID_A~11_combout  = (\I_cache|VALID_A [12]) # ((\I_cache|WE_A~1_combout  & \I_cache|Decoder0~141_combout ))

	.dataa(\I_cache|VALID_A [12]),
	.datab(\I_cache|WE_A~1_combout ),
	.datac(\I_cache|Decoder0~141_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~11_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~11 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_A~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[12] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[12] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux0~5 (
// Equation(s):
// \I_cache|Mux0~5_combout  = (\I_cache|RAM_B.raddr_a[3]~1_combout  & ((\I_cache|Mux0~4_combout  & ((\I_cache|VALID_A [12]))) # (!\I_cache|Mux0~4_combout  & (\I_cache|VALID_A [8])))) # (!\I_cache|RAM_B.raddr_a[3]~1_combout  & (((\I_cache|Mux0~4_combout ))))

	.dataa(\I_cache|VALID_A [8]),
	.datab(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datac(\I_cache|Mux0~4_combout ),
	.datad(\I_cache|VALID_A [12]),
	.cin(gnd),
	.combout(\I_cache|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~5 .lut_mask = 16'hF838;
defparam \I_cache|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux0~6 (
// Equation(s):
// \I_cache|Mux0~6_combout  = (\I_cache|RAM_B.raddr_a[0]~2_combout  & (((\I_cache|RAM_B.raddr_a[1]~3_combout )))) # (!\I_cache|RAM_B.raddr_a[0]~2_combout  & ((\I_cache|RAM_B.raddr_a[1]~3_combout  & (\I_cache|Mux0~3_combout )) # 
// (!\I_cache|RAM_B.raddr_a[1]~3_combout  & ((\I_cache|Mux0~5_combout )))))

	.dataa(\I_cache|RAM_B.raddr_a[0]~2_combout ),
	.datab(\I_cache|Mux0~3_combout ),
	.datac(\I_cache|RAM_B.raddr_a[1]~3_combout ),
	.datad(\I_cache|Mux0~5_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~6 .lut_mask = 16'hE5E0;
defparam \I_cache|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~12 (
// Equation(s):
// \I_cache|VALID_A~12_combout  = (\I_cache|VALID_A [7]) # ((\I_cache|WE_A~1_combout  & \I_cache|Decoder0~142_combout ))

	.dataa(\I_cache|VALID_A [7]),
	.datab(\I_cache|WE_A~1_combout ),
	.datac(\I_cache|Decoder0~142_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~12_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~12 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_A~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[7] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[7] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~13 (
// Equation(s):
// \I_cache|VALID_A~13_combout  = (\I_cache|VALID_A [11]) # ((\I_cache|WE_A~1_combout  & \I_cache|Decoder0~147_combout ))

	.dataa(\I_cache|VALID_A [11]),
	.datab(\I_cache|WE_A~1_combout ),
	.datac(\I_cache|Decoder0~147_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~13_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~13 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_A~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[11] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[11] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~14 (
// Equation(s):
// \I_cache|VALID_A~14_combout  = (\I_cache|VALID_A [3]) # ((\I_cache|WE_A~1_combout  & \I_cache|Decoder0~148_combout ))

	.dataa(\I_cache|VALID_A [3]),
	.datab(\I_cache|WE_A~1_combout ),
	.datac(\I_cache|Decoder0~148_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~14_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~14 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_A~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[3] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[3] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux0~7 (
// Equation(s):
// \I_cache|Mux0~7_combout  = (\I_cache|RAM_B.raddr_a[3]~0_combout  & (((\I_cache|RAM_B.raddr_a[3]~1_combout )))) # (!\I_cache|RAM_B.raddr_a[3]~0_combout  & ((\I_cache|RAM_B.raddr_a[3]~1_combout  & (\I_cache|VALID_A [11])) # 
// (!\I_cache|RAM_B.raddr_a[3]~1_combout  & ((\I_cache|VALID_A [3])))))

	.dataa(\I_cache|RAM_B.raddr_a[3]~0_combout ),
	.datab(\I_cache|VALID_A [11]),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\I_cache|VALID_A [3]),
	.cin(gnd),
	.combout(\I_cache|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~7 .lut_mask = 16'hE5E0;
defparam \I_cache|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|VALID_A~15 (
// Equation(s):
// \I_cache|VALID_A~15_combout  = (\I_cache|VALID_A [15]) # ((\I_cache|WE_A~1_combout  & \I_cache|Decoder0~157_combout ))

	.dataa(\I_cache|VALID_A [15]),
	.datab(\I_cache|WE_A~1_combout ),
	.datac(\I_cache|Decoder0~157_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|VALID_A~15_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~15 .lut_mask = 16'hEAEA;
defparam \I_cache|VALID_A~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|VALID_A[15] (
	.clk(\clk~input_o ),
	.d(\I_cache|VALID_A~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[15] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux0~8 (
// Equation(s):
// \I_cache|Mux0~8_combout  = (\I_cache|RAM_B.raddr_a[3]~0_combout  & ((\I_cache|Mux0~7_combout  & ((\I_cache|VALID_A [15]))) # (!\I_cache|Mux0~7_combout  & (\I_cache|VALID_A [7])))) # (!\I_cache|RAM_B.raddr_a[3]~0_combout  & (((\I_cache|Mux0~7_combout ))))

	.dataa(\I_cache|VALID_A [7]),
	.datab(\I_cache|RAM_B.raddr_a[3]~0_combout ),
	.datac(\I_cache|Mux0~7_combout ),
	.datad(\I_cache|VALID_A [15]),
	.cin(gnd),
	.combout(\I_cache|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~8 .lut_mask = 16'hF838;
defparam \I_cache|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|Mux0~9 (
// Equation(s):
// \I_cache|Mux0~9_combout  = (\I_cache|RAM_B.raddr_a[0]~2_combout  & ((\I_cache|Mux0~6_combout  & ((\I_cache|Mux0~8_combout ))) # (!\I_cache|Mux0~6_combout  & (\I_cache|Mux0~1_combout )))) # (!\I_cache|RAM_B.raddr_a[0]~2_combout  & 
// (((\I_cache|Mux0~6_combout ))))

	.dataa(\I_cache|Mux0~1_combout ),
	.datab(\I_cache|RAM_B.raddr_a[0]~2_combout ),
	.datac(\I_cache|Mux0~6_combout ),
	.datad(\I_cache|Mux0~8_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~9 .lut_mask = 16'hF838;
defparam \I_cache|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|comb~0 (
// Equation(s):
// \I_cache|comb~0_combout  = (\I_cache|Mux0~9_combout  & (((\I_cache|Mux1~9_combout  & !\I_cache|Equal1~7_combout )) # (!\I_cache|Equal0~7_combout ))) # (!\I_cache|Mux0~9_combout  & (\I_cache|Mux1~9_combout  & ((!\I_cache|Equal1~7_combout ))))

	.dataa(\I_cache|Mux0~9_combout ),
	.datab(\I_cache|Mux1~9_combout ),
	.datac(\I_cache|Equal0~7_combout ),
	.datad(\I_cache|Equal1~7_combout ),
	.cin(gnd),
	.combout(\I_cache|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|comb~0 .lut_mask = 16'h0ACE;
defparam \I_cache|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CPU_stall~2 (
// Equation(s):
// \CPU_stall~2_combout  = (!\clr~input_o  & ((\I_cache|CPU_req_reg~q ) # (!\CPU_stall~q )))

	.dataa(\I_cache|CPU_req_reg~q ),
	.datab(gnd),
	.datac(\CPU_stall~q ),
	.datad(\clr~input_o ),
	.cin(gnd),
	.combout(\CPU_stall~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_stall~2 .lut_mask = 16'h00AF;
defparam \CPU_stall~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|CPU_req_reg (
	.clk(\clk~input_o ),
	.d(\CPU_stall~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|CPU_req_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|CPU_req_reg .is_wysiwyg = "true";
defparam \I_cache|CPU_req_reg .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \CPU_stall~0 (
// Equation(s):
// \CPU_stall~0_combout  = (!\I_cache|CPU_req_reg~q  & \CPU_stall~q )

	.dataa(\I_cache|CPU_req_reg~q ),
	.datab(\CPU_stall~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_stall~0 .lut_mask = 16'h4444;
defparam \CPU_stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \CPU_stall~1 (
// Equation(s):
// \CPU_stall~1_combout  = (!\I_cache|comb~0_combout  & (!\I_cache|ready_in~0_combout  & (!\clr~input_o  & !\CPU_stall~0_combout )))

	.dataa(\I_cache|comb~0_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\clr~input_o ),
	.datad(\CPU_stall~0_combout ),
	.cin(gnd),
	.combout(\CPU_stall~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_stall~1 .lut_mask = 16'h0001;
defparam \CPU_stall~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas CPU_stall(
	.clk(!\clk~input_o ),
	.d(\CPU_stall~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_stall~q ),
	.prn(vcc));
// synopsys translate_off
defparam CPU_stall.is_wysiwyg = "true";
defparam CPU_stall.power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|BUS_req~3 (
// Equation(s):
// \I_cache|BUS_req~3_combout  = (\CPU_stall~q  & (\I_cache|CPU_req_reg~q  & !\I_cache|comb~0_combout ))

	.dataa(\CPU_stall~q ),
	.datab(\I_cache|CPU_req_reg~q ),
	.datac(\I_cache|comb~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|BUS_req~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|BUS_req~3 .lut_mask = 16'h0808;
defparam \I_cache|BUS_req~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|ready_out~1 (
// Equation(s):
// \memory|ready_out~1_combout  = (\memory|selected_reg~q ) # ((\bus_control_0|grant[0]~0_combout  & !\I_cache|RAM_B.raddr_a[3]~1_combout ))

	.dataa(\memory|selected_reg~q ),
	.datab(\bus_control_0|grant[0]~0_combout ),
	.datac(gnd),
	.datad(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.cin(gnd),
	.combout(\memory|ready_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|ready_out~1 .lut_mask = 16'hAAEE;
defparam \memory|ready_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \bus_control_0|state~0 (
// Equation(s):
// \bus_control_0|state~0_combout  = (\bus_control_0|state~q  & (((\memory|ready_out~1_combout  & !\memory|ready~q )))) # (!\bus_control_0|state~q  & (\I_cache|BUS_req~3_combout ))

	.dataa(\I_cache|BUS_req~3_combout ),
	.datab(\memory|ready_out~1_combout ),
	.datac(\bus_control_0|state~q ),
	.datad(\memory|ready~q ),
	.cin(gnd),
	.combout(\bus_control_0|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_control_0|state~0 .lut_mask = 16'h0ACA;
defparam \bus_control_0|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \bus_control_0|state (
	.clk(\clk~input_o ),
	.d(\bus_control_0|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_control_0|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_control_0|state .is_wysiwyg = "true";
defparam \bus_control_0|state .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|BUS_req~2 (
// Equation(s):
// \I_cache|BUS_req~2_combout  = (\CPU_stall~q  & \I_cache|CPU_req_reg~q )

	.dataa(\CPU_stall~q ),
	.datab(\I_cache|CPU_req_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|BUS_req~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|BUS_req~2 .lut_mask = 16'h8888;
defparam \I_cache|BUS_req~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \bus_control_0|grant[0]~0 (
// Equation(s):
// \bus_control_0|grant[0]~0_combout  = (\bus_control_0|state~q  & (\bus_control_0|grant_reg [0])) # (!\bus_control_0|state~q  & (((\I_cache|BUS_req~2_combout  & !\I_cache|comb~0_combout ))))

	.dataa(\bus_control_0|grant_reg [0]),
	.datab(\bus_control_0|state~q ),
	.datac(\I_cache|BUS_req~2_combout ),
	.datad(\I_cache|comb~0_combout ),
	.cin(gnd),
	.combout(\bus_control_0|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_control_0|grant[0]~0 .lut_mask = 16'h88B8;
defparam \bus_control_0|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[15] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[16] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data~32 (
// Equation(s):
// \memory|data~32_combout  = (\memory|selected_reg~q  & \memory|ready~q )

	.dataa(\memory|selected_reg~q ),
	.datab(\memory|ready~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|data~32_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data~32 .lut_mask = 16'h8888;
defparam \memory|data~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[0]~33 (
// Equation(s):
// \memory|data[0]~33_combout  = ((\memory|mem_rtl_0_bypass [16] & (\memory|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\memory|mem_rtl_0_bypass [16] & ((\memory|mem_rtl_0_bypass [15])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [15]),
	.datac(\memory|mem_rtl_0_bypass [16]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[0]~33 .lut_mask = 16'hACFF;
defparam \memory|data[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~2 (
// Equation(s):
// \memory|data_reg~2_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[0]~33_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[0]~33_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~2 .lut_mask = 16'h0008;
defparam \memory|data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~34 (
// Equation(s):
// \memory|data_reg~34_combout  = (\memory|state.000~q  & (\memory|state.100~q )) # (!\memory|state.000~q  & (((\I_cache|RAM_B.raddr_a[3]~1_combout ) # (!\bus_control_0|grant[0]~0_combout ))))

	.dataa(\memory|state.100~q ),
	.datab(\memory|state.000~q ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\bus_control_0|grant[0]~0_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~34 .lut_mask = 16'hB8BB;
defparam \memory|data_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[0] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[0] .is_wysiwyg = "true";
defparam \memory|data_reg[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|addr_reg~8 (
// Equation(s):
// \memory|addr_reg~8_combout  = (!\memory|state.100~q  & (\memory|state.000~q  & (\memory|addr_reg [2] & !\memory|always1~1_combout )))

	.dataa(\memory|state.100~q ),
	.datab(\memory|state.000~q ),
	.datac(\memory|addr_reg [2]),
	.datad(\memory|always1~1_combout ),
	.cin(gnd),
	.combout(\memory|addr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~8 .lut_mask = 16'h0040;
defparam \memory|addr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|addr_reg~4 (
// Equation(s):
// \memory|addr_reg~4_combout  = (\memory|addr_reg~8_combout ) # ((\memory|always1~1_combout  & ((\I_cache|RAM_B.raddr_a[0]~2_combout ) # (!\bus_control_0|grant[0]~0_combout ))))

	.dataa(\memory|addr_reg~8_combout ),
	.datab(\memory|always1~1_combout ),
	.datac(\I_cache|RAM_B.raddr_a[0]~2_combout ),
	.datad(\bus_control_0|grant[0]~0_combout ),
	.cin(gnd),
	.combout(\memory|addr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~4 .lut_mask = 16'hEAEE;
defparam \memory|addr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|addr_reg[2] (
	.clk(\clk~input_o ),
	.d(\memory|addr_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_reg[2] .is_wysiwyg = "true";
defparam \memory|addr_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|addr_reg~5 (
// Equation(s):
// \memory|addr_reg~5_combout  = ((\CPU_stall~q  & (\I_cache|addr_reg [3])) # (!\CPU_stall~q  & ((\address~3_combout )))) # (!\bus_control_0|grant[0]~0_combout )

	.dataa(\I_cache|addr_reg [3]),
	.datab(\address~3_combout ),
	.datac(\CPU_stall~q ),
	.datad(\bus_control_0|grant[0]~0_combout ),
	.cin(gnd),
	.combout(\memory|addr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~5 .lut_mask = 16'hACFF;
defparam \memory|addr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|addr_reg~6 (
// Equation(s):
// \memory|addr_reg~6_combout  = (\memory|always1~1_combout  & (\memory|addr_reg~5_combout )) # (!\memory|always1~1_combout  & (((\memory|addr_reg [3] & !\memory|selected_reg~1_combout ))))

	.dataa(\memory|addr_reg~5_combout ),
	.datab(\memory|always1~1_combout ),
	.datac(\memory|addr_reg [3]),
	.datad(\memory|selected_reg~1_combout ),
	.cin(gnd),
	.combout(\memory|addr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~6 .lut_mask = 16'h88B8;
defparam \memory|addr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|addr_reg[3] (
	.clk(\clk~input_o ),
	.d(\memory|addr_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_reg[3] .is_wysiwyg = "true";
defparam \memory|addr_reg[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|addr_reg~9 (
// Equation(s):
// \memory|addr_reg~9_combout  = (!\memory|state.100~q  & (\memory|state.000~q  & (\memory|addr_reg [4] & !\memory|always1~1_combout )))

	.dataa(\memory|state.100~q ),
	.datab(\memory|state.000~q ),
	.datac(\memory|addr_reg [4]),
	.datad(\memory|always1~1_combout ),
	.cin(gnd),
	.combout(\memory|addr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~9 .lut_mask = 16'h0040;
defparam \memory|addr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|addr_reg~7 (
// Equation(s):
// \memory|addr_reg~7_combout  = (\memory|addr_reg~9_combout ) # ((\memory|always1~1_combout  & ((\I_cache|RAM_B.raddr_a[3]~0_combout ) # (!\bus_control_0|grant[0]~0_combout ))))

	.dataa(\memory|addr_reg~9_combout ),
	.datab(\memory|always1~1_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~0_combout ),
	.datad(\bus_control_0|grant[0]~0_combout ),
	.cin(gnd),
	.combout(\memory|addr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~7 .lut_mask = 16'hEAEE;
defparam \memory|addr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|addr_reg[4] (
	.clk(\clk~input_o ),
	.d(\memory|addr_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_reg[4] .is_wysiwyg = "true";
defparam \memory|addr_reg[4] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [0]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 32'hAAAAAAAA;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~0 (
// Equation(s):
// \memory|mem~0_combout  = (\memory|mem_rtl_0_bypass [16] & (\memory|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\memory|mem_rtl_0_bypass [16] & ((\memory|mem_rtl_0_bypass [15])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [15]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\memory|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~0 .lut_mask = 16'hAACC;
defparam \memory|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[17] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[18] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[1]~34 (
// Equation(s):
// \memory|data[1]~34_combout  = ((\memory|mem_rtl_0_bypass [18] & (\memory|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (!\memory|mem_rtl_0_bypass [18] & ((\memory|mem_rtl_0_bypass [17])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [17]),
	.datac(\memory|mem_rtl_0_bypass [18]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[1]~34 .lut_mask = 16'hACFF;
defparam \memory|data[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~3 (
// Equation(s):
// \memory|data_reg~3_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[1]~34_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[1]~34_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~3 .lut_mask = 16'h0008;
defparam \memory|data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[1] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[1] .is_wysiwyg = "true";
defparam \memory|data_reg[1] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [1]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 32'hCCCCCCCC;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~1 (
// Equation(s):
// \memory|mem~1_combout  = (\memory|mem_rtl_0_bypass [18] & (\memory|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (!\memory|mem_rtl_0_bypass [18] & ((\memory|mem_rtl_0_bypass [17])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [17]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [18]),
	.cin(gnd),
	.combout(\memory|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~1 .lut_mask = 16'hAACC;
defparam \memory|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[19] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[20] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[2]~35 (
// Equation(s):
// \memory|data[2]~35_combout  = ((\memory|mem_rtl_0_bypass [20] & (\memory|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (!\memory|mem_rtl_0_bypass [20] & ((\memory|mem_rtl_0_bypass [19])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [19]),
	.datac(\memory|mem_rtl_0_bypass [20]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[2]~35 .lut_mask = 16'hACFF;
defparam \memory|data[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~4 (
// Equation(s):
// \memory|data_reg~4_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[2]~35_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[2]~35_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~4 .lut_mask = 16'h0008;
defparam \memory|data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[2] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[2] .is_wysiwyg = "true";
defparam \memory|data_reg[2] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [2]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 32'hF0F0F0F0;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~2 (
// Equation(s):
// \memory|mem~2_combout  = (\memory|mem_rtl_0_bypass [20] & (\memory|mem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (!\memory|mem_rtl_0_bypass [20] & ((\memory|mem_rtl_0_bypass [19])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [19]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [20]),
	.cin(gnd),
	.combout(\memory|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~2 .lut_mask = 16'hAACC;
defparam \memory|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[21] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[22] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[3]~36 (
// Equation(s):
// \memory|data[3]~36_combout  = ((\memory|mem_rtl_0_bypass [22] & (\memory|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) # (!\memory|mem_rtl_0_bypass [22] & ((\memory|mem_rtl_0_bypass [21])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [21]),
	.datac(\memory|mem_rtl_0_bypass [22]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[3]~36 .lut_mask = 16'hACFF;
defparam \memory|data[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~5 (
// Equation(s):
// \memory|data_reg~5_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[3]~36_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[3]~36_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~5 .lut_mask = 16'h0008;
defparam \memory|data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[3] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[3] .is_wysiwyg = "true";
defparam \memory|data_reg[3] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [3]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 32'hFF00FF00;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~3 (
// Equation(s):
// \memory|mem~3_combout  = (\memory|mem_rtl_0_bypass [22] & (\memory|mem_rtl_0|auto_generated|ram_block1a3~portbdataout )) # (!\memory|mem_rtl_0_bypass [22] & ((\memory|mem_rtl_0_bypass [21])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [21]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [22]),
	.cin(gnd),
	.combout(\memory|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~3 .lut_mask = 16'hAACC;
defparam \memory|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[23] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[24] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[4]~37 (
// Equation(s):
// \memory|data[4]~37_combout  = ((\memory|mem_rtl_0_bypass [24] & (\memory|mem_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (!\memory|mem_rtl_0_bypass [24] & ((\memory|mem_rtl_0_bypass [23])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [23]),
	.datac(\memory|mem_rtl_0_bypass [24]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[4]~37 .lut_mask = 16'hACFF;
defparam \memory|data[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~6 (
// Equation(s):
// \memory|data_reg~6_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[4]~37_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[4]~37_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~6 .lut_mask = 16'h0008;
defparam \memory|data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[4] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[4] .is_wysiwyg = "true";
defparam \memory|data_reg[4] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [4]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 32'hFFFF0000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~4 (
// Equation(s):
// \memory|mem~4_combout  = (\memory|mem_rtl_0_bypass [24] & (\memory|mem_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (!\memory|mem_rtl_0_bypass [24] & ((\memory|mem_rtl_0_bypass [23])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [23]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [24]),
	.cin(gnd),
	.combout(\memory|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~4 .lut_mask = 16'hAACC;
defparam \memory|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[25] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[26] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[5]~38 (
// Equation(s):
// \memory|data[5]~38_combout  = ((\memory|mem_rtl_0_bypass [26] & (\memory|mem_rtl_0|auto_generated|ram_block1a5~portbdataout )) # (!\memory|mem_rtl_0_bypass [26] & ((\memory|mem_rtl_0_bypass [25])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [25]),
	.datac(\memory|mem_rtl_0_bypass [26]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[5]~38 .lut_mask = 16'hACFF;
defparam \memory|data[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~7 (
// Equation(s):
// \memory|data_reg~7_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[5]~38_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[5]~38_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~7 .lut_mask = 16'h0008;
defparam \memory|data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[5] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[5] .is_wysiwyg = "true";
defparam \memory|data_reg[5] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [5]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~5 (
// Equation(s):
// \memory|mem~5_combout  = (\memory|mem_rtl_0_bypass [26] & (\memory|mem_rtl_0|auto_generated|ram_block1a5~portbdataout )) # (!\memory|mem_rtl_0_bypass [26] & ((\memory|mem_rtl_0_bypass [25])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [25]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [26]),
	.cin(gnd),
	.combout(\memory|mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~5 .lut_mask = 16'hAACC;
defparam \memory|mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[27] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[28] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[6]~39 (
// Equation(s):
// \memory|data[6]~39_combout  = ((\memory|mem_rtl_0_bypass [28] & (\memory|mem_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (!\memory|mem_rtl_0_bypass [28] & ((\memory|mem_rtl_0_bypass [27])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [27]),
	.datac(\memory|mem_rtl_0_bypass [28]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[6]~39 .lut_mask = 16'hACFF;
defparam \memory|data[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~8 (
// Equation(s):
// \memory|data_reg~8_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[6]~39_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[6]~39_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~8 .lut_mask = 16'h0008;
defparam \memory|data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[6] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[6] .is_wysiwyg = "true";
defparam \memory|data_reg[6] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [6]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~6 (
// Equation(s):
// \memory|mem~6_combout  = (\memory|mem_rtl_0_bypass [28] & (\memory|mem_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (!\memory|mem_rtl_0_bypass [28] & ((\memory|mem_rtl_0_bypass [27])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [27]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [28]),
	.cin(gnd),
	.combout(\memory|mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~6 .lut_mask = 16'hAACC;
defparam \memory|mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[29] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[30] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[7]~40 (
// Equation(s):
// \memory|data[7]~40_combout  = ((\memory|mem_rtl_0_bypass [30] & (\memory|mem_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (!\memory|mem_rtl_0_bypass [30] & ((\memory|mem_rtl_0_bypass [29])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [29]),
	.datac(\memory|mem_rtl_0_bypass [30]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[7]~40 .lut_mask = 16'hACFF;
defparam \memory|data[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~9 (
// Equation(s):
// \memory|data_reg~9_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[7]~40_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[7]~40_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~9 .lut_mask = 16'h0008;
defparam \memory|data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[7] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[7] .is_wysiwyg = "true";
defparam \memory|data_reg[7] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [7]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~7 (
// Equation(s):
// \memory|mem~7_combout  = (\memory|mem_rtl_0_bypass [30] & (\memory|mem_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (!\memory|mem_rtl_0_bypass [30] & ((\memory|mem_rtl_0_bypass [29])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [29]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [30]),
	.cin(gnd),
	.combout(\memory|mem~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~7 .lut_mask = 16'hAACC;
defparam \memory|mem~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[31] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[32] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[8]~41 (
// Equation(s):
// \memory|data[8]~41_combout  = ((\memory|mem_rtl_0_bypass [32] & (\memory|mem_rtl_0|auto_generated|ram_block1a8~portbdataout )) # (!\memory|mem_rtl_0_bypass [32] & ((\memory|mem_rtl_0_bypass [31])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [31]),
	.datac(\memory|mem_rtl_0_bypass [32]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[8]~41 .lut_mask = 16'hACFF;
defparam \memory|data[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~10 (
// Equation(s):
// \memory|data_reg~10_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[8]~41_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[8]~41_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~10 .lut_mask = 16'h0008;
defparam \memory|data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[8] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[8] .is_wysiwyg = "true";
defparam \memory|data_reg[8] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [8]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~8 (
// Equation(s):
// \memory|mem~8_combout  = (\memory|mem_rtl_0_bypass [32] & (\memory|mem_rtl_0|auto_generated|ram_block1a8~portbdataout )) # (!\memory|mem_rtl_0_bypass [32] & ((\memory|mem_rtl_0_bypass [31])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [31]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [32]),
	.cin(gnd),
	.combout(\memory|mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~8 .lut_mask = 16'hAACC;
defparam \memory|mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[33] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[34] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[9]~42 (
// Equation(s):
// \memory|data[9]~42_combout  = ((\memory|mem_rtl_0_bypass [34] & (\memory|mem_rtl_0|auto_generated|ram_block1a9~portbdataout )) # (!\memory|mem_rtl_0_bypass [34] & ((\memory|mem_rtl_0_bypass [33])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [33]),
	.datac(\memory|mem_rtl_0_bypass [34]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[9]~42 .lut_mask = 16'hACFF;
defparam \memory|data[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~11 (
// Equation(s):
// \memory|data_reg~11_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[9]~42_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[9]~42_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~11 .lut_mask = 16'h0008;
defparam \memory|data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[9] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[9] .is_wysiwyg = "true";
defparam \memory|data_reg[9] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [9]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~9 (
// Equation(s):
// \memory|mem~9_combout  = (\memory|mem_rtl_0_bypass [34] & (\memory|mem_rtl_0|auto_generated|ram_block1a9~portbdataout )) # (!\memory|mem_rtl_0_bypass [34] & ((\memory|mem_rtl_0_bypass [33])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [33]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [34]),
	.cin(gnd),
	.combout(\memory|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~9 .lut_mask = 16'hAACC;
defparam \memory|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[35] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[36] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[10]~43 (
// Equation(s):
// \memory|data[10]~43_combout  = ((\memory|mem_rtl_0_bypass [36] & (\memory|mem_rtl_0|auto_generated|ram_block1a10~portbdataout )) # (!\memory|mem_rtl_0_bypass [36] & ((\memory|mem_rtl_0_bypass [35])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [35]),
	.datac(\memory|mem_rtl_0_bypass [36]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[10]~43 .lut_mask = 16'hACFF;
defparam \memory|data[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~12 (
// Equation(s):
// \memory|data_reg~12_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[10]~43_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[10]~43_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~12 .lut_mask = 16'h0008;
defparam \memory|data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[10] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[10] .is_wysiwyg = "true";
defparam \memory|data_reg[10] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [10]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~10 (
// Equation(s):
// \memory|mem~10_combout  = (\memory|mem_rtl_0_bypass [36] & (\memory|mem_rtl_0|auto_generated|ram_block1a10~portbdataout )) # (!\memory|mem_rtl_0_bypass [36] & ((\memory|mem_rtl_0_bypass [35])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [35]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [36]),
	.cin(gnd),
	.combout(\memory|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~10 .lut_mask = 16'hAACC;
defparam \memory|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[37] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[38] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[11]~44 (
// Equation(s):
// \memory|data[11]~44_combout  = ((\memory|mem_rtl_0_bypass [38] & (\memory|mem_rtl_0|auto_generated|ram_block1a11~portbdataout )) # (!\memory|mem_rtl_0_bypass [38] & ((\memory|mem_rtl_0_bypass [37])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [37]),
	.datac(\memory|mem_rtl_0_bypass [38]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[11]~44_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[11]~44 .lut_mask = 16'hACFF;
defparam \memory|data[11]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~13 (
// Equation(s):
// \memory|data_reg~13_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[11]~44_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[11]~44_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~13 .lut_mask = 16'h0008;
defparam \memory|data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[11] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[11] .is_wysiwyg = "true";
defparam \memory|data_reg[11] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [11]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~11 (
// Equation(s):
// \memory|mem~11_combout  = (\memory|mem_rtl_0_bypass [38] & (\memory|mem_rtl_0|auto_generated|ram_block1a11~portbdataout )) # (!\memory|mem_rtl_0_bypass [38] & ((\memory|mem_rtl_0_bypass [37])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [37]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [38]),
	.cin(gnd),
	.combout(\memory|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~11 .lut_mask = 16'hAACC;
defparam \memory|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[39] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[40] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[12]~45 (
// Equation(s):
// \memory|data[12]~45_combout  = ((\memory|mem_rtl_0_bypass [40] & (\memory|mem_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (!\memory|mem_rtl_0_bypass [40] & ((\memory|mem_rtl_0_bypass [39])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [39]),
	.datac(\memory|mem_rtl_0_bypass [40]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[12]~45_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[12]~45 .lut_mask = 16'hACFF;
defparam \memory|data[12]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~14 (
// Equation(s):
// \memory|data_reg~14_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[12]~45_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[12]~45_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~14 .lut_mask = 16'h0008;
defparam \memory|data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[12] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[12] .is_wysiwyg = "true";
defparam \memory|data_reg[12] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [12]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~12 (
// Equation(s):
// \memory|mem~12_combout  = (\memory|mem_rtl_0_bypass [40] & (\memory|mem_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (!\memory|mem_rtl_0_bypass [40] & ((\memory|mem_rtl_0_bypass [39])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [39]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [40]),
	.cin(gnd),
	.combout(\memory|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~12 .lut_mask = 16'hAACC;
defparam \memory|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[41] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[42] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[13]~46 (
// Equation(s):
// \memory|data[13]~46_combout  = ((\memory|mem_rtl_0_bypass [42] & (\memory|mem_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (!\memory|mem_rtl_0_bypass [42] & ((\memory|mem_rtl_0_bypass [41])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [41]),
	.datac(\memory|mem_rtl_0_bypass [42]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[13]~46 .lut_mask = 16'hACFF;
defparam \memory|data[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~15 (
// Equation(s):
// \memory|data_reg~15_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[13]~46_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[13]~46_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~15 .lut_mask = 16'h0008;
defparam \memory|data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[13] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[13] .is_wysiwyg = "true";
defparam \memory|data_reg[13] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [13]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~13 (
// Equation(s):
// \memory|mem~13_combout  = (\memory|mem_rtl_0_bypass [42] & (\memory|mem_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (!\memory|mem_rtl_0_bypass [42] & ((\memory|mem_rtl_0_bypass [41])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [41]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [42]),
	.cin(gnd),
	.combout(\memory|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~13 .lut_mask = 16'hAACC;
defparam \memory|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[43] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[44] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[14]~47 (
// Equation(s):
// \memory|data[14]~47_combout  = ((\memory|mem_rtl_0_bypass [44] & (\memory|mem_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (!\memory|mem_rtl_0_bypass [44] & ((\memory|mem_rtl_0_bypass [43])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [43]),
	.datac(\memory|mem_rtl_0_bypass [44]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[14]~47 .lut_mask = 16'hACFF;
defparam \memory|data[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~16 (
// Equation(s):
// \memory|data_reg~16_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[14]~47_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[14]~47_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~16 .lut_mask = 16'h0008;
defparam \memory|data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[14] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[14] .is_wysiwyg = "true";
defparam \memory|data_reg[14] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [14]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~14 (
// Equation(s):
// \memory|mem~14_combout  = (\memory|mem_rtl_0_bypass [44] & (\memory|mem_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (!\memory|mem_rtl_0_bypass [44] & ((\memory|mem_rtl_0_bypass [43])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [43]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [44]),
	.cin(gnd),
	.combout(\memory|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~14 .lut_mask = 16'hAACC;
defparam \memory|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[45] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[46] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[15]~48 (
// Equation(s):
// \memory|data[15]~48_combout  = ((\memory|mem_rtl_0_bypass [46] & (\memory|mem_rtl_0|auto_generated|ram_block1a15~portbdataout )) # (!\memory|mem_rtl_0_bypass [46] & ((\memory|mem_rtl_0_bypass [45])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [45]),
	.datac(\memory|mem_rtl_0_bypass [46]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[15]~48 .lut_mask = 16'hACFF;
defparam \memory|data[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~17 (
// Equation(s):
// \memory|data_reg~17_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[15]~48_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[15]~48_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~17 .lut_mask = 16'h0008;
defparam \memory|data_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[15] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[15] .is_wysiwyg = "true";
defparam \memory|data_reg[15] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [15]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~15 (
// Equation(s):
// \memory|mem~15_combout  = (\memory|mem_rtl_0_bypass [46] & (\memory|mem_rtl_0|auto_generated|ram_block1a15~portbdataout )) # (!\memory|mem_rtl_0_bypass [46] & ((\memory|mem_rtl_0_bypass [45])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [45]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [46]),
	.cin(gnd),
	.combout(\memory|mem~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~15 .lut_mask = 16'hAACC;
defparam \memory|mem~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[47] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[48] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[16]~49 (
// Equation(s):
// \memory|data[16]~49_combout  = ((\memory|mem_rtl_0_bypass [48] & (\memory|mem_rtl_0|auto_generated|ram_block1a16~portbdataout )) # (!\memory|mem_rtl_0_bypass [48] & ((\memory|mem_rtl_0_bypass [47])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [47]),
	.datac(\memory|mem_rtl_0_bypass [48]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[16]~49_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[16]~49 .lut_mask = 16'hACFF;
defparam \memory|data[16]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~18 (
// Equation(s):
// \memory|data_reg~18_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[16]~49_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[16]~49_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~18 .lut_mask = 16'h0008;
defparam \memory|data_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[16] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[16] .is_wysiwyg = "true";
defparam \memory|data_reg[16] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [16]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~16 (
// Equation(s):
// \memory|mem~16_combout  = (\memory|mem_rtl_0_bypass [48] & (\memory|mem_rtl_0|auto_generated|ram_block1a16~portbdataout )) # (!\memory|mem_rtl_0_bypass [48] & ((\memory|mem_rtl_0_bypass [47])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [47]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [48]),
	.cin(gnd),
	.combout(\memory|mem~16_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~16 .lut_mask = 16'hAACC;
defparam \memory|mem~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[49] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[50] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[17]~50 (
// Equation(s):
// \memory|data[17]~50_combout  = ((\memory|mem_rtl_0_bypass [50] & (\memory|mem_rtl_0|auto_generated|ram_block1a17~portbdataout )) # (!\memory|mem_rtl_0_bypass [50] & ((\memory|mem_rtl_0_bypass [49])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [49]),
	.datac(\memory|mem_rtl_0_bypass [50]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[17]~50_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[17]~50 .lut_mask = 16'hACFF;
defparam \memory|data[17]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~19 (
// Equation(s):
// \memory|data_reg~19_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[17]~50_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[17]~50_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~19 .lut_mask = 16'h0008;
defparam \memory|data_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[17] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[17] .is_wysiwyg = "true";
defparam \memory|data_reg[17] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [17]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~17 (
// Equation(s):
// \memory|mem~17_combout  = (\memory|mem_rtl_0_bypass [50] & (\memory|mem_rtl_0|auto_generated|ram_block1a17~portbdataout )) # (!\memory|mem_rtl_0_bypass [50] & ((\memory|mem_rtl_0_bypass [49])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [49]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [50]),
	.cin(gnd),
	.combout(\memory|mem~17_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~17 .lut_mask = 16'hAACC;
defparam \memory|mem~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[51] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[52] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[18]~51 (
// Equation(s):
// \memory|data[18]~51_combout  = ((\memory|mem_rtl_0_bypass [52] & (\memory|mem_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (!\memory|mem_rtl_0_bypass [52] & ((\memory|mem_rtl_0_bypass [51])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [51]),
	.datac(\memory|mem_rtl_0_bypass [52]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[18]~51_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[18]~51 .lut_mask = 16'hACFF;
defparam \memory|data[18]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~20 (
// Equation(s):
// \memory|data_reg~20_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[18]~51_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[18]~51_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~20 .lut_mask = 16'h0008;
defparam \memory|data_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[18] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[18] .is_wysiwyg = "true";
defparam \memory|data_reg[18] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [18]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~18 (
// Equation(s):
// \memory|mem~18_combout  = (\memory|mem_rtl_0_bypass [52] & (\memory|mem_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (!\memory|mem_rtl_0_bypass [52] & ((\memory|mem_rtl_0_bypass [51])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [51]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [52]),
	.cin(gnd),
	.combout(\memory|mem~18_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~18 .lut_mask = 16'hAACC;
defparam \memory|mem~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[53] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[54] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[19]~52 (
// Equation(s):
// \memory|data[19]~52_combout  = ((\memory|mem_rtl_0_bypass [54] & (\memory|mem_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (!\memory|mem_rtl_0_bypass [54] & ((\memory|mem_rtl_0_bypass [53])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [53]),
	.datac(\memory|mem_rtl_0_bypass [54]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[19]~52_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[19]~52 .lut_mask = 16'hACFF;
defparam \memory|data[19]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~21 (
// Equation(s):
// \memory|data_reg~21_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[19]~52_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[19]~52_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~21 .lut_mask = 16'h0008;
defparam \memory|data_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[19] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[19] .is_wysiwyg = "true";
defparam \memory|data_reg[19] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [19]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~19 (
// Equation(s):
// \memory|mem~19_combout  = (\memory|mem_rtl_0_bypass [54] & (\memory|mem_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (!\memory|mem_rtl_0_bypass [54] & ((\memory|mem_rtl_0_bypass [53])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [53]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [54]),
	.cin(gnd),
	.combout(\memory|mem~19_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~19 .lut_mask = 16'hAACC;
defparam \memory|mem~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[55] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[56] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[20]~53 (
// Equation(s):
// \memory|data[20]~53_combout  = ((\memory|mem_rtl_0_bypass [56] & (\memory|mem_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (!\memory|mem_rtl_0_bypass [56] & ((\memory|mem_rtl_0_bypass [55])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [55]),
	.datac(\memory|mem_rtl_0_bypass [56]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[20]~53_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[20]~53 .lut_mask = 16'hACFF;
defparam \memory|data[20]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~22 (
// Equation(s):
// \memory|data_reg~22_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[20]~53_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[20]~53_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~22 .lut_mask = 16'h0008;
defparam \memory|data_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[20] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[20] .is_wysiwyg = "true";
defparam \memory|data_reg[20] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [20]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~20 (
// Equation(s):
// \memory|mem~20_combout  = (\memory|mem_rtl_0_bypass [56] & (\memory|mem_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (!\memory|mem_rtl_0_bypass [56] & ((\memory|mem_rtl_0_bypass [55])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [55]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [56]),
	.cin(gnd),
	.combout(\memory|mem~20_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~20 .lut_mask = 16'hAACC;
defparam \memory|mem~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[57] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[58] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[21]~54 (
// Equation(s):
// \memory|data[21]~54_combout  = ((\memory|mem_rtl_0_bypass [58] & (\memory|mem_rtl_0|auto_generated|ram_block1a21~portbdataout )) # (!\memory|mem_rtl_0_bypass [58] & ((\memory|mem_rtl_0_bypass [57])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [57]),
	.datac(\memory|mem_rtl_0_bypass [58]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[21]~54_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[21]~54 .lut_mask = 16'hACFF;
defparam \memory|data[21]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~23 (
// Equation(s):
// \memory|data_reg~23_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[21]~54_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[21]~54_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~23 .lut_mask = 16'h0008;
defparam \memory|data_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[21] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[21] .is_wysiwyg = "true";
defparam \memory|data_reg[21] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [21]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~21 (
// Equation(s):
// \memory|mem~21_combout  = (\memory|mem_rtl_0_bypass [58] & (\memory|mem_rtl_0|auto_generated|ram_block1a21~portbdataout )) # (!\memory|mem_rtl_0_bypass [58] & ((\memory|mem_rtl_0_bypass [57])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [57]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [58]),
	.cin(gnd),
	.combout(\memory|mem~21_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~21 .lut_mask = 16'hAACC;
defparam \memory|mem~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[59] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[60] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[22]~55 (
// Equation(s):
// \memory|data[22]~55_combout  = ((\memory|mem_rtl_0_bypass [60] & (\memory|mem_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (!\memory|mem_rtl_0_bypass [60] & ((\memory|mem_rtl_0_bypass [59])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [59]),
	.datac(\memory|mem_rtl_0_bypass [60]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[22]~55_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[22]~55 .lut_mask = 16'hACFF;
defparam \memory|data[22]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~24 (
// Equation(s):
// \memory|data_reg~24_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[22]~55_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[22]~55_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~24 .lut_mask = 16'h0008;
defparam \memory|data_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[22] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[22] .is_wysiwyg = "true";
defparam \memory|data_reg[22] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [22]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~22 (
// Equation(s):
// \memory|mem~22_combout  = (\memory|mem_rtl_0_bypass [60] & (\memory|mem_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (!\memory|mem_rtl_0_bypass [60] & ((\memory|mem_rtl_0_bypass [59])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [59]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [60]),
	.cin(gnd),
	.combout(\memory|mem~22_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~22 .lut_mask = 16'hAACC;
defparam \memory|mem~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[61] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[62] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[23]~56 (
// Equation(s):
// \memory|data[23]~56_combout  = ((\memory|mem_rtl_0_bypass [62] & (\memory|mem_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (!\memory|mem_rtl_0_bypass [62] & ((\memory|mem_rtl_0_bypass [61])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [61]),
	.datac(\memory|mem_rtl_0_bypass [62]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[23]~56_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[23]~56 .lut_mask = 16'hACFF;
defparam \memory|data[23]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~25 (
// Equation(s):
// \memory|data_reg~25_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[23]~56_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[23]~56_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~25 .lut_mask = 16'h0008;
defparam \memory|data_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[23] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[23] .is_wysiwyg = "true";
defparam \memory|data_reg[23] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [23]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~23 (
// Equation(s):
// \memory|mem~23_combout  = (\memory|mem_rtl_0_bypass [62] & (\memory|mem_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (!\memory|mem_rtl_0_bypass [62] & ((\memory|mem_rtl_0_bypass [61])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [61]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [62]),
	.cin(gnd),
	.combout(\memory|mem~23_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~23 .lut_mask = 16'hAACC;
defparam \memory|mem~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[63] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[64] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[24]~57 (
// Equation(s):
// \memory|data[24]~57_combout  = ((\memory|mem_rtl_0_bypass [64] & (\memory|mem_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (!\memory|mem_rtl_0_bypass [64] & ((\memory|mem_rtl_0_bypass [63])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [63]),
	.datac(\memory|mem_rtl_0_bypass [64]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[24]~57_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[24]~57 .lut_mask = 16'hACFF;
defparam \memory|data[24]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~26 (
// Equation(s):
// \memory|data_reg~26_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[24]~57_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[24]~57_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~26 .lut_mask = 16'h0008;
defparam \memory|data_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[24] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[24] .is_wysiwyg = "true";
defparam \memory|data_reg[24] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [24]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~24 (
// Equation(s):
// \memory|mem~24_combout  = (\memory|mem_rtl_0_bypass [64] & (\memory|mem_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (!\memory|mem_rtl_0_bypass [64] & ((\memory|mem_rtl_0_bypass [63])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [63]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [64]),
	.cin(gnd),
	.combout(\memory|mem~24_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~24 .lut_mask = 16'hAACC;
defparam \memory|mem~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[65] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[66] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[25]~58 (
// Equation(s):
// \memory|data[25]~58_combout  = ((\memory|mem_rtl_0_bypass [66] & (\memory|mem_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (!\memory|mem_rtl_0_bypass [66] & ((\memory|mem_rtl_0_bypass [65])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [65]),
	.datac(\memory|mem_rtl_0_bypass [66]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[25]~58_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[25]~58 .lut_mask = 16'hACFF;
defparam \memory|data[25]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~27 (
// Equation(s):
// \memory|data_reg~27_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[25]~58_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[25]~58_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~27 .lut_mask = 16'h0008;
defparam \memory|data_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[25] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[25] .is_wysiwyg = "true";
defparam \memory|data_reg[25] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [25]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~25 (
// Equation(s):
// \memory|mem~25_combout  = (\memory|mem_rtl_0_bypass [66] & (\memory|mem_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (!\memory|mem_rtl_0_bypass [66] & ((\memory|mem_rtl_0_bypass [65])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [65]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [66]),
	.cin(gnd),
	.combout(\memory|mem~25_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~25 .lut_mask = 16'hAACC;
defparam \memory|mem~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[67] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[68] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[26]~59 (
// Equation(s):
// \memory|data[26]~59_combout  = ((\memory|mem_rtl_0_bypass [68] & (\memory|mem_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (!\memory|mem_rtl_0_bypass [68] & ((\memory|mem_rtl_0_bypass [67])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [67]),
	.datac(\memory|mem_rtl_0_bypass [68]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[26]~59_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[26]~59 .lut_mask = 16'hACFF;
defparam \memory|data[26]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~28 (
// Equation(s):
// \memory|data_reg~28_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[26]~59_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[26]~59_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~28 .lut_mask = 16'h0008;
defparam \memory|data_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[26] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[26] .is_wysiwyg = "true";
defparam \memory|data_reg[26] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [26]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~26 (
// Equation(s):
// \memory|mem~26_combout  = (\memory|mem_rtl_0_bypass [68] & (\memory|mem_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (!\memory|mem_rtl_0_bypass [68] & ((\memory|mem_rtl_0_bypass [67])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [67]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [68]),
	.cin(gnd),
	.combout(\memory|mem~26_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~26 .lut_mask = 16'hAACC;
defparam \memory|mem~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[69] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[70] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[27]~60 (
// Equation(s):
// \memory|data[27]~60_combout  = ((\memory|mem_rtl_0_bypass [70] & (\memory|mem_rtl_0|auto_generated|ram_block1a27~portbdataout )) # (!\memory|mem_rtl_0_bypass [70] & ((\memory|mem_rtl_0_bypass [69])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [69]),
	.datac(\memory|mem_rtl_0_bypass [70]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[27]~60_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[27]~60 .lut_mask = 16'hACFF;
defparam \memory|data[27]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~29 (
// Equation(s):
// \memory|data_reg~29_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[27]~60_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[27]~60_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~29 .lut_mask = 16'h0008;
defparam \memory|data_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[27] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[27] .is_wysiwyg = "true";
defparam \memory|data_reg[27] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [27]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~27 (
// Equation(s):
// \memory|mem~27_combout  = (\memory|mem_rtl_0_bypass [70] & (\memory|mem_rtl_0|auto_generated|ram_block1a27~portbdataout )) # (!\memory|mem_rtl_0_bypass [70] & ((\memory|mem_rtl_0_bypass [69])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [69]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [70]),
	.cin(gnd),
	.combout(\memory|mem~27_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~27 .lut_mask = 16'hAACC;
defparam \memory|mem~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[71] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[72] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[28]~61 (
// Equation(s):
// \memory|data[28]~61_combout  = ((\memory|mem_rtl_0_bypass [72] & (\memory|mem_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (!\memory|mem_rtl_0_bypass [72] & ((\memory|mem_rtl_0_bypass [71])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [71]),
	.datac(\memory|mem_rtl_0_bypass [72]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[28]~61_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[28]~61 .lut_mask = 16'hACFF;
defparam \memory|data[28]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~30 (
// Equation(s):
// \memory|data_reg~30_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[28]~61_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[28]~61_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~30 .lut_mask = 16'h0008;
defparam \memory|data_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[28] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[28] .is_wysiwyg = "true";
defparam \memory|data_reg[28] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [28]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~28 (
// Equation(s):
// \memory|mem~28_combout  = (\memory|mem_rtl_0_bypass [72] & (\memory|mem_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (!\memory|mem_rtl_0_bypass [72] & ((\memory|mem_rtl_0_bypass [71])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [71]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [72]),
	.cin(gnd),
	.combout(\memory|mem~28_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~28 .lut_mask = 16'hAACC;
defparam \memory|mem~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[73] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[74] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[29]~62 (
// Equation(s):
// \memory|data[29]~62_combout  = ((\memory|mem_rtl_0_bypass [74] & (\memory|mem_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (!\memory|mem_rtl_0_bypass [74] & ((\memory|mem_rtl_0_bypass [73])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [73]),
	.datac(\memory|mem_rtl_0_bypass [74]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[29]~62 .lut_mask = 16'hACFF;
defparam \memory|data[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~31 (
// Equation(s):
// \memory|data_reg~31_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[29]~62_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[29]~62_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~31 .lut_mask = 16'h0008;
defparam \memory|data_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[29] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[29] .is_wysiwyg = "true";
defparam \memory|data_reg[29] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [29]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~29 (
// Equation(s):
// \memory|mem~29_combout  = (\memory|mem_rtl_0_bypass [74] & (\memory|mem_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (!\memory|mem_rtl_0_bypass [74] & ((\memory|mem_rtl_0_bypass [73])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [73]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [74]),
	.cin(gnd),
	.combout(\memory|mem~29_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~29 .lut_mask = 16'hAACC;
defparam \memory|mem~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[75] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [75]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[76] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [76]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[30]~63 (
// Equation(s):
// \memory|data[30]~63_combout  = ((\memory|mem_rtl_0_bypass [76] & (\memory|mem_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (!\memory|mem_rtl_0_bypass [76] & ((\memory|mem_rtl_0_bypass [75])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [75]),
	.datac(\memory|mem_rtl_0_bypass [76]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[30]~63 .lut_mask = 16'hACFF;
defparam \memory|data[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~32 (
// Equation(s):
// \memory|data_reg~32_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[30]~63_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[30]~63_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~32 .lut_mask = 16'h0008;
defparam \memory|data_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[30] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[30] .is_wysiwyg = "true";
defparam \memory|data_reg[30] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [30]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~30 (
// Equation(s):
// \memory|mem~30_combout  = (\memory|mem_rtl_0_bypass [76] & (\memory|mem_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (!\memory|mem_rtl_0_bypass [76] & ((\memory|mem_rtl_0_bypass [75])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [75]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [76]),
	.cin(gnd),
	.combout(\memory|mem~30_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~30 .lut_mask = 16'hAACC;
defparam \memory|mem~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[77] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [77]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

dffeas \memory|mem_rtl_0_bypass[78] (
	.clk(\clk~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [78]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memory|data[31]~64 (
// Equation(s):
// \memory|data[31]~64_combout  = ((\memory|mem_rtl_0_bypass [78] & (\memory|mem_rtl_0|auto_generated|ram_block1a31~portbdataout )) # (!\memory|mem_rtl_0_bypass [78] & ((\memory|mem_rtl_0_bypass [77])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [77]),
	.datac(\memory|mem_rtl_0_bypass [78]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[31]~64 .lut_mask = 16'hACFF;
defparam \memory|data[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memory|data_reg~33 (
// Equation(s):
// \memory|data_reg~33_combout  = (\bus_control_0|grant[0]~0_combout  & (\memory|data[31]~64_combout  & (!\I_cache|RAM_B.raddr_a[3]~1_combout  & !\memory|state.000~q )))

	.dataa(\bus_control_0|grant[0]~0_combout ),
	.datab(\memory|data[31]~64_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~33 .lut_mask = 16'h0008;
defparam \memory|data_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \memory|data_reg[31] (
	.clk(\clk~input_o ),
	.d(\memory|data_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[31] .is_wysiwyg = "true";
defparam \memory|data_reg[31] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data_reg [31]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\memory|addr_reg~4_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_b";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \memory|mem~31 (
// Equation(s):
// \memory|mem~31_combout  = (\memory|mem_rtl_0_bypass [78] & (\memory|mem_rtl_0|auto_generated|ram_block1a31~portbdataout )) # (!\memory|mem_rtl_0_bypass [78] & ((\memory|mem_rtl_0_bypass [77])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datab(\memory|mem_rtl_0_bypass [77]),
	.datac(gnd),
	.datad(\memory|mem_rtl_0_bypass [78]),
	.cin(gnd),
	.combout(\memory|mem~31_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~31 .lut_mask = 16'hAACC;
defparam \memory|mem~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[1] (
	.clk(\clk~input_o ),
	.d(\memory|data[0]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[0] (
	.clk(\clk~input_o ),
	.d(\I_cache|WE_B~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[0] (
	.clk(\clk~input_o ),
	.d(\I_cache|WE_A~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~0 (
// Equation(s):
// \I_cache|data_o~0_combout  = (\I_cache|RAM_B.raddr_a[0]~2_combout  & ((\I_cache|Mux0~6_combout  & ((\I_cache|Mux0~8_combout ))) # (!\I_cache|Mux0~6_combout  & (\I_cache|Mux0~1_combout )))) # (!\I_cache|RAM_B.raddr_a[0]~2_combout  & 
// (((\I_cache|Mux0~6_combout ))))

	.dataa(\I_cache|Mux0~1_combout ),
	.datab(\I_cache|RAM_B.raddr_a[0]~2_combout ),
	.datac(\I_cache|Mux0~8_combout ),
	.datad(\I_cache|Mux0~6_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~0 .lut_mask = 16'hF388;
defparam \I_cache|data_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~1 (
// Equation(s):
// \I_cache|data_o~1_combout  = (\I_cache|Equal0~7_combout  & (\I_cache|RAM_B_rtl_0_bypass [0])) # (!\I_cache|Equal0~7_combout  & ((\I_cache|data_o~0_combout  & ((\I_cache|RAM_A_rtl_0_bypass [0]))) # (!\I_cache|data_o~0_combout  & 
// (\I_cache|RAM_B_rtl_0_bypass [0]))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [0]),
	.datab(\I_cache|RAM_A_rtl_0_bypass [0]),
	.datac(\I_cache|Equal0~7_combout ),
	.datad(\I_cache|data_o~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~1 .lut_mask = 16'hACAA;
defparam \I_cache|data_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[0]~33_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|HIT_A (
// Equation(s):
// \I_cache|HIT_A~combout  = (\I_cache|Mux0~9_combout  & !\I_cache|Equal0~7_combout )

	.dataa(\I_cache|Mux0~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_cache|Equal0~7_combout ),
	.cin(gnd),
	.combout(\I_cache|HIT_A~combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|HIT_A .lut_mask = 16'h00AA;
defparam \I_cache|HIT_A .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[0]~33_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~2 (
// Equation(s):
// \I_cache|data_o~2_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\I_cache|data_o~1_combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~2 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[1] (
	.clk(\clk~input_o ),
	.d(\memory|data[0]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~3 (
// Equation(s):
// \I_cache|data_o~3_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|data_o~2_combout  & ((\I_cache|RAM_A_rtl_0_bypass [1]))) # (!\I_cache|data_o~2_combout  & (\I_cache|RAM_B_rtl_0_bypass [1])))) # (!\I_cache|data_o~1_combout  & 
// (((\I_cache|data_o~2_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [1]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|data_o~2_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\I_cache|data_o~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~3 .lut_mask = 16'hF838;
defparam \I_cache|data_o~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~4 (
// Equation(s):
// \I_cache|data_o~4_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[0]~33_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~3_combout ))))

	.dataa(\memory|data[0]~33_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~3_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~4 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[2] (
	.clk(\clk~input_o ),
	.d(\memory|data[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[1]~34_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[1]~34_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~5 (
// Equation(s):
// \I_cache|data_o~5_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\I_cache|data_o~1_combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~5 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[2] (
	.clk(\clk~input_o ),
	.d(\memory|data[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~6 (
// Equation(s):
// \I_cache|data_o~6_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|data_o~5_combout  & ((\I_cache|RAM_A_rtl_0_bypass [2]))) # (!\I_cache|data_o~5_combout  & (\I_cache|RAM_B_rtl_0_bypass [2])))) # (!\I_cache|data_o~1_combout  & 
// (((\I_cache|data_o~5_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [2]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|data_o~5_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\I_cache|data_o~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~6 .lut_mask = 16'hF838;
defparam \I_cache|data_o~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~7 (
// Equation(s):
// \I_cache|data_o~7_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[1]~34_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~6_combout ))))

	.dataa(\memory|data[1]~34_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~6_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~7 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[3] (
	.clk(\clk~input_o ),
	.d(\memory|data[2]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[2]~35_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[2]~35_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~8 (
// Equation(s):
// \I_cache|data_o~8_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\I_cache|data_o~1_combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~8_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~8 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[3] (
	.clk(\clk~input_o ),
	.d(\memory|data[2]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~9 (
// Equation(s):
// \I_cache|data_o~9_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|data_o~8_combout  & ((\I_cache|RAM_A_rtl_0_bypass [3]))) # (!\I_cache|data_o~8_combout  & (\I_cache|RAM_B_rtl_0_bypass [3])))) # (!\I_cache|data_o~1_combout  & 
// (((\I_cache|data_o~8_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [3]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|data_o~8_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [3]),
	.cin(gnd),
	.combout(\I_cache|data_o~9_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~9 .lut_mask = 16'hF838;
defparam \I_cache|data_o~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~10 (
// Equation(s):
// \I_cache|data_o~10_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[2]~35_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~9_combout ))))

	.dataa(\memory|data[2]~35_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~9_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~10_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~10 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[3]~36_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[4] (
	.clk(\clk~input_o ),
	.d(\memory|data[3]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[3]~36_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~11 (
// Equation(s):
// \I_cache|data_o~11_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|data_o~1_combout )))) # (!\I_cache|HIT_A~combout  & ((\I_cache|data_o~1_combout  & (\I_cache|RAM_B_rtl_0_bypass [4])) # (!\I_cache|data_o~1_combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3~portbdataout )))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_B_rtl_0_bypass [4]),
	.datac(\I_cache|data_o~1_combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~11_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~11 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[4] (
	.clk(\clk~input_o ),
	.d(\memory|data[3]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~12 (
// Equation(s):
// \I_cache|data_o~12_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~11_combout  & ((\I_cache|RAM_A_rtl_0_bypass [4]))) # (!\I_cache|data_o~11_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3~portbdataout )))) # (!\I_cache|HIT_A~combout  
// & (((\I_cache|data_o~11_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|data_o~11_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [4]),
	.cin(gnd),
	.combout(\I_cache|data_o~12_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~12 .lut_mask = 16'hF838;
defparam \I_cache|data_o~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~13 (
// Equation(s):
// \I_cache|data_o~13_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[3]~36_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~12_combout ))))

	.dataa(\memory|data[3]~36_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~12_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~13_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~13 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[5] (
	.clk(\clk~input_o ),
	.d(\memory|data[4]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[4]~37_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[4]~37_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~14 (
// Equation(s):
// \I_cache|data_o~14_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4~portbdataout )))))

	.dataa(\I_cache|data_o~1_combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~14_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~14 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[5] (
	.clk(\clk~input_o ),
	.d(\memory|data[4]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~15 (
// Equation(s):
// \I_cache|data_o~15_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|data_o~14_combout  & ((\I_cache|RAM_A_rtl_0_bypass [5]))) # (!\I_cache|data_o~14_combout  & (\I_cache|RAM_B_rtl_0_bypass [5])))) # (!\I_cache|data_o~1_combout  & 
// (((\I_cache|data_o~14_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [5]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|data_o~14_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\I_cache|data_o~15_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~15 .lut_mask = 16'hF838;
defparam \I_cache|data_o~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~16 (
// Equation(s):
// \I_cache|data_o~16_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[4]~37_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~15_combout ))))

	.dataa(\memory|data[4]~37_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~15_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~16_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~16 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[5]~38_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[6] (
	.clk(\clk~input_o ),
	.d(\memory|data[5]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[5]~38_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~17 (
// Equation(s):
// \I_cache|data_o~17_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|data_o~1_combout )))) # (!\I_cache|HIT_A~combout  & ((\I_cache|data_o~1_combout  & (\I_cache|RAM_B_rtl_0_bypass [6])) # (!\I_cache|data_o~1_combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_B_rtl_0_bypass [6]),
	.datac(\I_cache|data_o~1_combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~17_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~17 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[6] (
	.clk(\clk~input_o ),
	.d(\memory|data[5]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~18 (
// Equation(s):
// \I_cache|data_o~18_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~17_combout  & ((\I_cache|RAM_A_rtl_0_bypass [6]))) # (!\I_cache|data_o~17_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5~portbdataout )))) # (!\I_cache|HIT_A~combout  
// & (((\I_cache|data_o~17_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|data_o~17_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\I_cache|data_o~18_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~18 .lut_mask = 16'hF838;
defparam \I_cache|data_o~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~19 (
// Equation(s):
// \I_cache|data_o~19_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[5]~38_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~18_combout ))))

	.dataa(\memory|data[5]~38_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~18_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~19_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~19 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[7] (
	.clk(\clk~input_o ),
	.d(\memory|data[6]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[6]~39_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[6]~39_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~20 (
// Equation(s):
// \I_cache|data_o~20_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6~portbdataout )))))

	.dataa(\I_cache|data_o~1_combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~20_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~20 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[7] (
	.clk(\clk~input_o ),
	.d(\memory|data[6]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~21 (
// Equation(s):
// \I_cache|data_o~21_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|data_o~20_combout  & ((\I_cache|RAM_A_rtl_0_bypass [7]))) # (!\I_cache|data_o~20_combout  & (\I_cache|RAM_B_rtl_0_bypass [7])))) # (!\I_cache|data_o~1_combout  & 
// (((\I_cache|data_o~20_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [7]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|data_o~20_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\I_cache|data_o~21_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~21 .lut_mask = 16'hF838;
defparam \I_cache|data_o~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~22 (
// Equation(s):
// \I_cache|data_o~22_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[6]~39_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~21_combout ))))

	.dataa(\memory|data[6]~39_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~21_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~22_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~22 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[7]~40_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[8] (
	.clk(\clk~input_o ),
	.d(\memory|data[7]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[7]~40_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~23 (
// Equation(s):
// \I_cache|data_o~23_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|data_o~1_combout )))) # (!\I_cache|HIT_A~combout  & ((\I_cache|data_o~1_combout  & (\I_cache|RAM_B_rtl_0_bypass [8])) # (!\I_cache|data_o~1_combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7~portbdataout )))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_B_rtl_0_bypass [8]),
	.datac(\I_cache|data_o~1_combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~23_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~23 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[8] (
	.clk(\clk~input_o ),
	.d(\memory|data[7]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~24 (
// Equation(s):
// \I_cache|data_o~24_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~23_combout  & ((\I_cache|RAM_A_rtl_0_bypass [8]))) # (!\I_cache|data_o~23_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7~portbdataout )))) # (!\I_cache|HIT_A~combout  
// & (((\I_cache|data_o~23_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|data_o~23_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\I_cache|data_o~24_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~24 .lut_mask = 16'hF838;
defparam \I_cache|data_o~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~25 (
// Equation(s):
// \I_cache|data_o~25_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[7]~40_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~24_combout ))))

	.dataa(\memory|data[7]~40_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~24_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~25_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~25 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[9] (
	.clk(\clk~input_o ),
	.d(\memory|data[8]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[8]~41_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[8]~41_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~26 (
// Equation(s):
// \I_cache|data_o~26_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8~portbdataout )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8~portbdataout )))))

	.dataa(\I_cache|data_o~1_combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~26_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~26 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[9] (
	.clk(\clk~input_o ),
	.d(\memory|data[8]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~27 (
// Equation(s):
// \I_cache|data_o~27_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|data_o~26_combout  & ((\I_cache|RAM_A_rtl_0_bypass [9]))) # (!\I_cache|data_o~26_combout  & (\I_cache|RAM_B_rtl_0_bypass [9])))) # (!\I_cache|data_o~1_combout  & 
// (((\I_cache|data_o~26_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [9]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|data_o~26_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [9]),
	.cin(gnd),
	.combout(\I_cache|data_o~27_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~27 .lut_mask = 16'hF838;
defparam \I_cache|data_o~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~28 (
// Equation(s):
// \I_cache|data_o~28_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[8]~41_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~27_combout ))))

	.dataa(\memory|data[8]~41_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~27_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~28_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~28 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[9]~42_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[10] (
	.clk(\clk~input_o ),
	.d(\memory|data[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[9]~42_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~29 (
// Equation(s):
// \I_cache|data_o~29_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|data_o~1_combout )))) # (!\I_cache|HIT_A~combout  & ((\I_cache|data_o~1_combout  & (\I_cache|RAM_B_rtl_0_bypass [10])) # (!\I_cache|data_o~1_combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9~portbdataout )))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_B_rtl_0_bypass [10]),
	.datac(\I_cache|data_o~1_combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~29_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~29 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[10] (
	.clk(\clk~input_o ),
	.d(\memory|data[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~30 (
// Equation(s):
// \I_cache|data_o~30_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~29_combout  & ((\I_cache|RAM_A_rtl_0_bypass [10]))) # (!\I_cache|data_o~29_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9~portbdataout )))) # (!\I_cache|HIT_A~combout 
//  & (((\I_cache|data_o~29_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|data_o~29_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [10]),
	.cin(gnd),
	.combout(\I_cache|data_o~30_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~30 .lut_mask = 16'hF838;
defparam \I_cache|data_o~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~31 (
// Equation(s):
// \I_cache|data_o~31_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[9]~42_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~30_combout ))))

	.dataa(\memory|data[9]~42_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~30_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~31_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~31 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[11] (
	.clk(\clk~input_o ),
	.d(\memory|data[10]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[10]~43_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[10]~43_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~32 (
// Equation(s):
// \I_cache|data_o~32_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10~portbdataout )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10~portbdataout )))))

	.dataa(\I_cache|data_o~1_combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~32_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~32 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~32 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[11] (
	.clk(\clk~input_o ),
	.d(\memory|data[10]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~33 (
// Equation(s):
// \I_cache|data_o~33_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|data_o~32_combout  & ((\I_cache|RAM_A_rtl_0_bypass [11]))) # (!\I_cache|data_o~32_combout  & (\I_cache|RAM_B_rtl_0_bypass [11])))) # (!\I_cache|data_o~1_combout  & 
// (((\I_cache|data_o~32_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [11]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|data_o~32_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [11]),
	.cin(gnd),
	.combout(\I_cache|data_o~33_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~33 .lut_mask = 16'hF838;
defparam \I_cache|data_o~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~34 (
// Equation(s):
// \I_cache|data_o~34_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[10]~43_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~33_combout ))))

	.dataa(\memory|data[10]~43_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~33_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~34_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~34 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[11]~44_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[12] (
	.clk(\clk~input_o ),
	.d(\memory|data[11]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[11]~44_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~35 (
// Equation(s):
// \I_cache|data_o~35_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|data_o~1_combout )))) # (!\I_cache|HIT_A~combout  & ((\I_cache|data_o~1_combout  & (\I_cache|RAM_B_rtl_0_bypass [12])) # (!\I_cache|data_o~1_combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11~portbdataout )))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_B_rtl_0_bypass [12]),
	.datac(\I_cache|data_o~1_combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~35_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~35 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[12] (
	.clk(\clk~input_o ),
	.d(\memory|data[11]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~36 (
// Equation(s):
// \I_cache|data_o~36_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~35_combout  & ((\I_cache|RAM_A_rtl_0_bypass [12]))) # (!\I_cache|data_o~35_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11~portbdataout )))) # 
// (!\I_cache|HIT_A~combout  & (((\I_cache|data_o~35_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|data_o~35_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [12]),
	.cin(gnd),
	.combout(\I_cache|data_o~36_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~36 .lut_mask = 16'hF838;
defparam \I_cache|data_o~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~37 (
// Equation(s):
// \I_cache|data_o~37_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[11]~44_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~36_combout ))))

	.dataa(\memory|data[11]~44_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~36_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~37_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~37 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[13] (
	.clk(\clk~input_o ),
	.d(\memory|data[12]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[12]~45_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[12]~45_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~38 (
// Equation(s):
// \I_cache|data_o~38_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\I_cache|data_o~1_combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~38_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~38 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~38 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[13] (
	.clk(\clk~input_o ),
	.d(\memory|data[12]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~39 (
// Equation(s):
// \I_cache|data_o~39_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|data_o~38_combout  & ((\I_cache|RAM_A_rtl_0_bypass [13]))) # (!\I_cache|data_o~38_combout  & (\I_cache|RAM_B_rtl_0_bypass [13])))) # (!\I_cache|data_o~1_combout  & 
// (((\I_cache|data_o~38_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [13]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|data_o~38_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [13]),
	.cin(gnd),
	.combout(\I_cache|data_o~39_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~39 .lut_mask = 16'hF838;
defparam \I_cache|data_o~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~40 (
// Equation(s):
// \I_cache|data_o~40_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[12]~45_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~39_combout ))))

	.dataa(\memory|data[12]~45_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~39_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~40_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~40 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[13]~46_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[14] (
	.clk(\clk~input_o ),
	.d(\memory|data[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[13]~46_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~41 (
// Equation(s):
// \I_cache|data_o~41_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|data_o~1_combout )))) # (!\I_cache|HIT_A~combout  & ((\I_cache|data_o~1_combout  & (\I_cache|RAM_B_rtl_0_bypass [14])) # (!\I_cache|data_o~1_combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13~portbdataout )))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_B_rtl_0_bypass [14]),
	.datac(\I_cache|data_o~1_combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~41_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~41 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[14] (
	.clk(\clk~input_o ),
	.d(\memory|data[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~42 (
// Equation(s):
// \I_cache|data_o~42_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~41_combout  & ((\I_cache|RAM_A_rtl_0_bypass [14]))) # (!\I_cache|data_o~41_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13~portbdataout )))) # 
// (!\I_cache|HIT_A~combout  & (((\I_cache|data_o~41_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|data_o~41_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [14]),
	.cin(gnd),
	.combout(\I_cache|data_o~42_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~42 .lut_mask = 16'hF838;
defparam \I_cache|data_o~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~43 (
// Equation(s):
// \I_cache|data_o~43_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[13]~46_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~42_combout ))))

	.dataa(\memory|data[13]~46_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~42_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~43_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~43 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[15] (
	.clk(\clk~input_o ),
	.d(\memory|data[14]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[14]~47_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[14]~47_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~44 (
// Equation(s):
// \I_cache|data_o~44_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\I_cache|data_o~1_combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~44_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~44 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~44 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[15] (
	.clk(\clk~input_o ),
	.d(\memory|data[14]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~45 (
// Equation(s):
// \I_cache|data_o~45_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|data_o~44_combout  & ((\I_cache|RAM_A_rtl_0_bypass [15]))) # (!\I_cache|data_o~44_combout  & (\I_cache|RAM_B_rtl_0_bypass [15])))) # (!\I_cache|data_o~1_combout  & 
// (((\I_cache|data_o~44_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [15]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|data_o~44_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [15]),
	.cin(gnd),
	.combout(\I_cache|data_o~45_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~45 .lut_mask = 16'hF838;
defparam \I_cache|data_o~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~46 (
// Equation(s):
// \I_cache|data_o~46_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[14]~47_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~45_combout ))))

	.dataa(\memory|data[14]~47_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~45_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~46_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~46 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[15]~48_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[16] (
	.clk(\clk~input_o ),
	.d(\memory|data[15]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[15]~48_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~47 (
// Equation(s):
// \I_cache|data_o~47_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|data_o~1_combout )))) # (!\I_cache|HIT_A~combout  & ((\I_cache|data_o~1_combout  & (\I_cache|RAM_B_rtl_0_bypass [16])) # (!\I_cache|data_o~1_combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15~portbdataout )))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_B_rtl_0_bypass [16]),
	.datac(\I_cache|data_o~1_combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~47_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~47 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[16] (
	.clk(\clk~input_o ),
	.d(\memory|data[15]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~48 (
// Equation(s):
// \I_cache|data_o~48_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~47_combout  & ((\I_cache|RAM_A_rtl_0_bypass [16]))) # (!\I_cache|data_o~47_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15~portbdataout )))) # 
// (!\I_cache|HIT_A~combout  & (((\I_cache|data_o~47_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|data_o~47_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\I_cache|data_o~48_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~48 .lut_mask = 16'hF838;
defparam \I_cache|data_o~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~49 (
// Equation(s):
// \I_cache|data_o~49_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[15]~48_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~48_combout ))))

	.dataa(\memory|data[15]~48_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~48_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~49_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~49 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[17] (
	.clk(\clk~input_o ),
	.d(\memory|data[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[16]~49_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[16]~49_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~50 (
// Equation(s):
// \I_cache|data_o~50_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16~portbdataout )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16~portbdataout )))))

	.dataa(\I_cache|data_o~1_combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~50_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~50 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~50 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[17] (
	.clk(\clk~input_o ),
	.d(\memory|data[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~51 (
// Equation(s):
// \I_cache|data_o~51_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|data_o~50_combout  & ((\I_cache|RAM_A_rtl_0_bypass [17]))) # (!\I_cache|data_o~50_combout  & (\I_cache|RAM_B_rtl_0_bypass [17])))) # (!\I_cache|data_o~1_combout  & 
// (((\I_cache|data_o~50_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [17]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|data_o~50_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [17]),
	.cin(gnd),
	.combout(\I_cache|data_o~51_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~51 .lut_mask = 16'hF838;
defparam \I_cache|data_o~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~52 (
// Equation(s):
// \I_cache|data_o~52_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[16]~49_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~51_combout ))))

	.dataa(\memory|data[16]~49_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~51_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~52_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~52 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[17]~50_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[18] (
	.clk(\clk~input_o ),
	.d(\memory|data[17]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[17]~50_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~53 (
// Equation(s):
// \I_cache|data_o~53_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|data_o~1_combout )))) # (!\I_cache|HIT_A~combout  & ((\I_cache|data_o~1_combout  & (\I_cache|RAM_B_rtl_0_bypass [18])) # (!\I_cache|data_o~1_combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17~portbdataout )))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_B_rtl_0_bypass [18]),
	.datac(\I_cache|data_o~1_combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~53_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~53 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[18] (
	.clk(\clk~input_o ),
	.d(\memory|data[17]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~54 (
// Equation(s):
// \I_cache|data_o~54_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~53_combout  & ((\I_cache|RAM_A_rtl_0_bypass [18]))) # (!\I_cache|data_o~53_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17~portbdataout )))) # 
// (!\I_cache|HIT_A~combout  & (((\I_cache|data_o~53_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|data_o~53_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [18]),
	.cin(gnd),
	.combout(\I_cache|data_o~54_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~54 .lut_mask = 16'hF838;
defparam \I_cache|data_o~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~55 (
// Equation(s):
// \I_cache|data_o~55_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[17]~50_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~54_combout ))))

	.dataa(\memory|data[17]~50_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~54_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~55_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~55 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[19] (
	.clk(\clk~input_o ),
	.d(\memory|data[18]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[18]~51_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[18]~51_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~56 (
// Equation(s):
// \I_cache|data_o~56_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18~portbdataout )))))

	.dataa(\I_cache|data_o~1_combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~56_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~56 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[19] (
	.clk(\clk~input_o ),
	.d(\memory|data[18]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~57 (
// Equation(s):
// \I_cache|data_o~57_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|data_o~56_combout  & ((\I_cache|RAM_A_rtl_0_bypass [19]))) # (!\I_cache|data_o~56_combout  & (\I_cache|RAM_B_rtl_0_bypass [19])))) # (!\I_cache|data_o~1_combout  & 
// (((\I_cache|data_o~56_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [19]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|data_o~56_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [19]),
	.cin(gnd),
	.combout(\I_cache|data_o~57_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~57 .lut_mask = 16'hF838;
defparam \I_cache|data_o~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~58 (
// Equation(s):
// \I_cache|data_o~58_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[18]~51_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~57_combout ))))

	.dataa(\memory|data[18]~51_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~57_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~58_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~58 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[19]~52_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[20] (
	.clk(\clk~input_o ),
	.d(\memory|data[19]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[19]~52_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~59 (
// Equation(s):
// \I_cache|data_o~59_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|data_o~1_combout )))) # (!\I_cache|HIT_A~combout  & ((\I_cache|data_o~1_combout  & (\I_cache|RAM_B_rtl_0_bypass [20])) # (!\I_cache|data_o~1_combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19~portbdataout )))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_B_rtl_0_bypass [20]),
	.datac(\I_cache|data_o~1_combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~59_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~59 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[20] (
	.clk(\clk~input_o ),
	.d(\memory|data[19]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~60 (
// Equation(s):
// \I_cache|data_o~60_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~59_combout  & ((\I_cache|RAM_A_rtl_0_bypass [20]))) # (!\I_cache|data_o~59_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19~portbdataout )))) # 
// (!\I_cache|HIT_A~combout  & (((\I_cache|data_o~59_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|data_o~59_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [20]),
	.cin(gnd),
	.combout(\I_cache|data_o~60_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~60 .lut_mask = 16'hF838;
defparam \I_cache|data_o~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~61 (
// Equation(s):
// \I_cache|data_o~61_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[19]~52_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~60_combout ))))

	.dataa(\memory|data[19]~52_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~60_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~61_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~61 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[21] (
	.clk(\clk~input_o ),
	.d(\memory|data[20]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[20]~53_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[20]~53_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~62 (
// Equation(s):
// \I_cache|data_o~62_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20~portbdataout )))))

	.dataa(\I_cache|data_o~1_combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~62_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~62 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~62 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[21] (
	.clk(\clk~input_o ),
	.d(\memory|data[20]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~63 (
// Equation(s):
// \I_cache|data_o~63_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|data_o~62_combout  & ((\I_cache|RAM_A_rtl_0_bypass [21]))) # (!\I_cache|data_o~62_combout  & (\I_cache|RAM_B_rtl_0_bypass [21])))) # (!\I_cache|data_o~1_combout  & 
// (((\I_cache|data_o~62_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [21]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|data_o~62_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [21]),
	.cin(gnd),
	.combout(\I_cache|data_o~63_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~63 .lut_mask = 16'hF838;
defparam \I_cache|data_o~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~64 (
// Equation(s):
// \I_cache|data_o~64_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[20]~53_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~63_combout ))))

	.dataa(\memory|data[20]~53_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~63_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~64_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~64 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[21]~54_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[22] (
	.clk(\clk~input_o ),
	.d(\memory|data[21]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[21]~54_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~65 (
// Equation(s):
// \I_cache|data_o~65_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|data_o~1_combout )))) # (!\I_cache|HIT_A~combout  & ((\I_cache|data_o~1_combout  & (\I_cache|RAM_B_rtl_0_bypass [22])) # (!\I_cache|data_o~1_combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21~portbdataout )))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_B_rtl_0_bypass [22]),
	.datac(\I_cache|data_o~1_combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~65_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~65 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~65 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[22] (
	.clk(\clk~input_o ),
	.d(\memory|data[21]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~66 (
// Equation(s):
// \I_cache|data_o~66_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~65_combout  & ((\I_cache|RAM_A_rtl_0_bypass [22]))) # (!\I_cache|data_o~65_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21~portbdataout )))) # 
// (!\I_cache|HIT_A~combout  & (((\I_cache|data_o~65_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|data_o~65_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [22]),
	.cin(gnd),
	.combout(\I_cache|data_o~66_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~66 .lut_mask = 16'hF838;
defparam \I_cache|data_o~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~67 (
// Equation(s):
// \I_cache|data_o~67_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[21]~54_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~66_combout ))))

	.dataa(\memory|data[21]~54_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~66_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~67_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~67 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~67 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[23] (
	.clk(\clk~input_o ),
	.d(\memory|data[22]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[22]~55_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[22]~55_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~68 (
// Equation(s):
// \I_cache|data_o~68_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22~portbdataout )))))

	.dataa(\I_cache|data_o~1_combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~68_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~68 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~68 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[23] (
	.clk(\clk~input_o ),
	.d(\memory|data[22]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~69 (
// Equation(s):
// \I_cache|data_o~69_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|data_o~68_combout  & ((\I_cache|RAM_A_rtl_0_bypass [23]))) # (!\I_cache|data_o~68_combout  & (\I_cache|RAM_B_rtl_0_bypass [23])))) # (!\I_cache|data_o~1_combout  & 
// (((\I_cache|data_o~68_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [23]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|data_o~68_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [23]),
	.cin(gnd),
	.combout(\I_cache|data_o~69_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~69 .lut_mask = 16'hF838;
defparam \I_cache|data_o~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~70 (
// Equation(s):
// \I_cache|data_o~70_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[22]~55_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~69_combout ))))

	.dataa(\memory|data[22]~55_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~69_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~70_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~70 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[23]~56_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[24] (
	.clk(\clk~input_o ),
	.d(\memory|data[23]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[23]~56_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~71 (
// Equation(s):
// \I_cache|data_o~71_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|data_o~1_combout )))) # (!\I_cache|HIT_A~combout  & ((\I_cache|data_o~1_combout  & (\I_cache|RAM_B_rtl_0_bypass [24])) # (!\I_cache|data_o~1_combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23~portbdataout )))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_B_rtl_0_bypass [24]),
	.datac(\I_cache|data_o~1_combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~71_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~71 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~71 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[24] (
	.clk(\clk~input_o ),
	.d(\memory|data[23]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~72 (
// Equation(s):
// \I_cache|data_o~72_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~71_combout  & ((\I_cache|RAM_A_rtl_0_bypass [24]))) # (!\I_cache|data_o~71_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23~portbdataout )))) # 
// (!\I_cache|HIT_A~combout  & (((\I_cache|data_o~71_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|data_o~71_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [24]),
	.cin(gnd),
	.combout(\I_cache|data_o~72_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~72 .lut_mask = 16'hF838;
defparam \I_cache|data_o~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~73 (
// Equation(s):
// \I_cache|data_o~73_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[23]~56_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~72_combout ))))

	.dataa(\memory|data[23]~56_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~72_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~73_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~73 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~73 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[25] (
	.clk(\clk~input_o ),
	.d(\memory|data[24]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[24]~57_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[24]~57_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~74 (
// Equation(s):
// \I_cache|data_o~74_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24~portbdataout )))))

	.dataa(\I_cache|data_o~1_combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~74_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~74 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~74 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[25] (
	.clk(\clk~input_o ),
	.d(\memory|data[24]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~75 (
// Equation(s):
// \I_cache|data_o~75_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|data_o~74_combout  & ((\I_cache|RAM_A_rtl_0_bypass [25]))) # (!\I_cache|data_o~74_combout  & (\I_cache|RAM_B_rtl_0_bypass [25])))) # (!\I_cache|data_o~1_combout  & 
// (((\I_cache|data_o~74_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [25]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|data_o~74_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [25]),
	.cin(gnd),
	.combout(\I_cache|data_o~75_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~75 .lut_mask = 16'hF838;
defparam \I_cache|data_o~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~76 (
// Equation(s):
// \I_cache|data_o~76_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[24]~57_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~75_combout ))))

	.dataa(\memory|data[24]~57_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~75_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~76_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~76 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[25]~58_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[25]~58_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[26] (
	.clk(\clk~input_o ),
	.d(\memory|data[25]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[26] (
	.clk(\clk~input_o ),
	.d(\memory|data[25]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~77 (
// Equation(s):
// \I_cache|data_o~77_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0_bypass [26])) # (!\I_cache|HIT_A~combout  & ((\I_cache|RAM_B_rtl_0_bypass [26]))))) # (!\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout 
// ))))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [26]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [26]),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~77_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~77 .lut_mask = 16'hBBC0;
defparam \I_cache|data_o~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~78 (
// Equation(s):
// \I_cache|data_o~78_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|data_o~77_combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|data_o~77_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25~portbdataout )) # 
// (!\I_cache|data_o~77_combout  & ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25~portbdataout )))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datac(\I_cache|data_o~1_combout ),
	.datad(\I_cache|data_o~77_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~78_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~78 .lut_mask = 16'hFA0C;
defparam \I_cache|data_o~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~79 (
// Equation(s):
// \I_cache|data_o~79_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[25]~58_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~78_combout ))))

	.dataa(\memory|data[25]~58_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~78_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~79_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~79 .lut_mask = 16'hACA0;
defparam \I_cache|data_o~79 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[27] (
	.clk(\clk~input_o ),
	.d(\memory|data[26]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[26]~59_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[26]~59_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~80 (
// Equation(s):
// \I_cache|data_o~80_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26~portbdataout )))))

	.dataa(\I_cache|data_o~1_combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~80_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~80 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~80 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[27] (
	.clk(\clk~input_o ),
	.d(\memory|data[26]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~81 (
// Equation(s):
// \I_cache|data_o~81_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|data_o~80_combout  & ((\I_cache|RAM_A_rtl_0_bypass [27]))) # (!\I_cache|data_o~80_combout  & (\I_cache|RAM_B_rtl_0_bypass [27])))) # (!\I_cache|data_o~1_combout  & 
// (((\I_cache|data_o~80_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [27]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|data_o~80_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [27]),
	.cin(gnd),
	.combout(\I_cache|data_o~81_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~81 .lut_mask = 16'hF838;
defparam \I_cache|data_o~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~82 (
// Equation(s):
// \I_cache|data_o~82_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[26]~59_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~81_combout ))))

	.dataa(\memory|data[26]~59_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~81_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~82_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~82 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[27]~60_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[28] (
	.clk(\clk~input_o ),
	.d(\memory|data[27]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[27]~60_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~83 (
// Equation(s):
// \I_cache|data_o~83_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|data_o~1_combout )))) # (!\I_cache|HIT_A~combout  & ((\I_cache|data_o~1_combout  & (\I_cache|RAM_B_rtl_0_bypass [28])) # (!\I_cache|data_o~1_combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27~portbdataout )))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_B_rtl_0_bypass [28]),
	.datac(\I_cache|data_o~1_combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~83_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~83 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~83 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[28] (
	.clk(\clk~input_o ),
	.d(\memory|data[27]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~84 (
// Equation(s):
// \I_cache|data_o~84_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~83_combout  & ((\I_cache|RAM_A_rtl_0_bypass [28]))) # (!\I_cache|data_o~83_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27~portbdataout )))) # 
// (!\I_cache|HIT_A~combout  & (((\I_cache|data_o~83_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|data_o~83_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [28]),
	.cin(gnd),
	.combout(\I_cache|data_o~84_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~84 .lut_mask = 16'hF838;
defparam \I_cache|data_o~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~85 (
// Equation(s):
// \I_cache|data_o~85_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[27]~60_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~84_combout ))))

	.dataa(\memory|data[27]~60_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~84_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~85_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~85 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~85 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[29] (
	.clk(\clk~input_o ),
	.d(\memory|data[28]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[28]~61_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[28]~61_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~86 (
// Equation(s):
// \I_cache|data_o~86_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28~portbdataout )))))

	.dataa(\I_cache|data_o~1_combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~86_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~86 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~86 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[29] (
	.clk(\clk~input_o ),
	.d(\memory|data[28]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~87 (
// Equation(s):
// \I_cache|data_o~87_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|data_o~86_combout  & ((\I_cache|RAM_A_rtl_0_bypass [29]))) # (!\I_cache|data_o~86_combout  & (\I_cache|RAM_B_rtl_0_bypass [29])))) # (!\I_cache|data_o~1_combout  & 
// (((\I_cache|data_o~86_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [29]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|data_o~86_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [29]),
	.cin(gnd),
	.combout(\I_cache|data_o~87_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~87 .lut_mask = 16'hF838;
defparam \I_cache|data_o~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~88 (
// Equation(s):
// \I_cache|data_o~88_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[28]~61_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~87_combout ))))

	.dataa(\memory|data[28]~61_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~87_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~88_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~88 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[29]~62_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[30] (
	.clk(\clk~input_o ),
	.d(\memory|data[29]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[29]~62_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~89 (
// Equation(s):
// \I_cache|data_o~89_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|data_o~1_combout )))) # (!\I_cache|HIT_A~combout  & ((\I_cache|data_o~1_combout  & (\I_cache|RAM_B_rtl_0_bypass [30])) # (!\I_cache|data_o~1_combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29~portbdataout )))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_B_rtl_0_bypass [30]),
	.datac(\I_cache|data_o~1_combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~89_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~89 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~89 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[30] (
	.clk(\clk~input_o ),
	.d(\memory|data[29]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~90 (
// Equation(s):
// \I_cache|data_o~90_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~89_combout  & ((\I_cache|RAM_A_rtl_0_bypass [30]))) # (!\I_cache|data_o~89_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29~portbdataout )))) # 
// (!\I_cache|HIT_A~combout  & (((\I_cache|data_o~89_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|data_o~89_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [30]),
	.cin(gnd),
	.combout(\I_cache|data_o~90_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~90 .lut_mask = 16'hF838;
defparam \I_cache|data_o~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~91 (
// Equation(s):
// \I_cache|data_o~91_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[29]~62_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~90_combout ))))

	.dataa(\memory|data[29]~62_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~90_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~91_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~91 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~91 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[31] (
	.clk(\clk~input_o ),
	.d(\memory|data[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[30]~63_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[30]~63_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~92 (
// Equation(s):
// \I_cache|data_o~92_combout  = (\I_cache|data_o~1_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~1_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30~portbdataout )))))

	.dataa(\I_cache|data_o~1_combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~92_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~92 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~92 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[31] (
	.clk(\clk~input_o ),
	.d(\memory|data[30]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~93 (
// Equation(s):
// \I_cache|data_o~93_combout  = (\I_cache|data_o~1_combout  & ((\I_cache|data_o~92_combout  & ((\I_cache|RAM_A_rtl_0_bypass [31]))) # (!\I_cache|data_o~92_combout  & (\I_cache|RAM_B_rtl_0_bypass [31])))) # (!\I_cache|data_o~1_combout  & 
// (((\I_cache|data_o~92_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0_bypass [31]),
	.datab(\I_cache|data_o~1_combout ),
	.datac(\I_cache|data_o~92_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [31]),
	.cin(gnd),
	.combout(\I_cache|data_o~93_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~93 .lut_mask = 16'hF838;
defparam \I_cache|data_o~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~94 (
// Equation(s):
// \I_cache|data_o~94_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[30]~63_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~93_combout ))))

	.dataa(\memory|data[30]~63_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~93_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~94_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~94 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\I_cache|WE_A~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_A~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[31]~64_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \I_cache|RAM_B_rtl_0_bypass[32] (
	.clk(\clk~input_o ),
	.d(\memory|data[31]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\I_cache|WE_B~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\I_cache|WE_B~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memory|data[31]~64_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~1_combout ,\I_cache|RAM_B.raddr_a[3]~0_combout ,\I_cache|RAM_B.raddr_a[1]~3_combout ,\I_cache|RAM_B.raddr_a[0]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~95 (
// Equation(s):
// \I_cache|data_o~95_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|data_o~1_combout )))) # (!\I_cache|HIT_A~combout  & ((\I_cache|data_o~1_combout  & (\I_cache|RAM_B_rtl_0_bypass [32])) # (!\I_cache|data_o~1_combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31~portbdataout )))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_B_rtl_0_bypass [32]),
	.datac(\I_cache|data_o~1_combout ),
	.datad(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.cin(gnd),
	.combout(\I_cache|data_o~95_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~95 .lut_mask = 16'hE5E0;
defparam \I_cache|data_o~95 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \I_cache|RAM_A_rtl_0_bypass[32] (
	.clk(\clk~input_o ),
	.d(\memory|data[31]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~96 (
// Equation(s):
// \I_cache|data_o~96_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~95_combout  & ((\I_cache|RAM_A_rtl_0_bypass [32]))) # (!\I_cache|data_o~95_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31~portbdataout )))) # 
// (!\I_cache|HIT_A~combout  & (((\I_cache|data_o~95_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|data_o~95_combout ),
	.datad(\I_cache|RAM_A_rtl_0_bypass [32]),
	.cin(gnd),
	.combout(\I_cache|data_o~96_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~96 .lut_mask = 16'hF838;
defparam \I_cache|data_o~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|data_o~97 (
// Equation(s):
// \I_cache|data_o~97_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[31]~64_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~96_combout ))))

	.dataa(\memory|data[31]~64_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~96_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~97_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~97 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \I_cache|ready_o~0 (
// Equation(s):
// \I_cache|ready_o~0_combout  = (\I_cache|comb~0_combout ) # ((\I_cache|ready_in~0_combout ) # ((\CPU_stall~q  & !\I_cache|CPU_req_reg~q )))

	.dataa(\I_cache|comb~0_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\CPU_stall~q ),
	.datad(\I_cache|CPU_req_reg~q ),
	.cin(gnd),
	.combout(\I_cache|ready_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|ready_o~0 .lut_mask = 16'hEEFE;
defparam \I_cache|ready_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \CPU_stall_in~input (
	.i(CPU_stall_in),
	.ibar(gnd),
	.o(\CPU_stall_in~input_o ));
// synopsys translate_off
defparam \CPU_stall_in~input .bus_hold = "false";
defparam \CPU_stall_in~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
