{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1410916742876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1410916742876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 16 20:19:02 2014 " "Processing started: Tue Sep 16 20:19:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1410916742876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1410916742876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_Part5 -c Lab1_Part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_Part5 -c Lab1_Part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1410916742876 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1410916743669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M0 m0 Lab1_Part5.v(10) " "Verilog HDL Declaration information at Lab1_Part5.v(10): object \"M0\" differs only in case from object \"m0\" in the same scope" {  } { { "Lab1_Part5.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 5/Lab1_Part5.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1410916743830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M1 m1 Lab1_Part5.v(11) " "Verilog HDL Declaration information at Lab1_Part5.v(11): object \"M1\" differs only in case from object \"m1\" in the same scope" {  } { { "Lab1_Part5.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 5/Lab1_Part5.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1410916743831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M2 m2 Lab1_Part5.v(12) " "Verilog HDL Declaration information at Lab1_Part5.v(12): object \"M2\" differs only in case from object \"m2\" in the same scope" {  } { { "Lab1_Part5.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 5/Lab1_Part5.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1410916743831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M3 m3 Lab1_Part5.v(13) " "Verilog HDL Declaration information at Lab1_Part5.v(13): object \"M3\" differs only in case from object \"m3\" in the same scope" {  } { { "Lab1_Part5.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 5/Lab1_Part5.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1410916743831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M4 m4 Lab1_Part5.v(14) " "Verilog HDL Declaration information at Lab1_Part5.v(14): object \"M4\" differs only in case from object \"m4\" in the same scope" {  } { { "Lab1_Part5.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 5/Lab1_Part5.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1410916743831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_part5.v 3 3 " "Found 3 design units, including 3 entities, in source file lab1_part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_Part5 " "Found entity 1: Lab1_Part5" {  } { { "Lab1_Part5.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 5/Lab1_Part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410916743835 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_3bit_5to1 " "Found entity 2: mux_3bit_5to1" {  } { { "Lab1_Part5.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 5/Lab1_Part5.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410916743835 ""} { "Info" "ISGN_ENTITY_NAME" "3 char_7seg " "Found entity 3: char_7seg" {  } { { "Lab1_Part5.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 5/Lab1_Part5.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410916743835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410916743835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_Part5 " "Elaborating entity \"Lab1_Part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1410916744073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3bit_5to1 mux_3bit_5to1:m0 " "Elaborating entity \"mux_3bit_5to1\" for hierarchy \"mux_3bit_5to1:m0\"" {  } { { "Lab1_Part5.v" "m0" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 5/Lab1_Part5.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410916744611 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "U Lab1_Part5.v(43) " "Verilog HDL Always Construct warning at Lab1_Part5.v(43): variable \"U\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab1_Part5.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 5/Lab1_Part5.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1410916744650 "|Lab1_Part5|mux_3bit_5to1:m0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "V Lab1_Part5.v(44) " "Verilog HDL Always Construct warning at Lab1_Part5.v(44): variable \"V\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab1_Part5.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 5/Lab1_Part5.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1410916744650 "|Lab1_Part5|mux_3bit_5to1:m0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "X Lab1_Part5.v(45) " "Verilog HDL Always Construct warning at Lab1_Part5.v(45): variable \"X\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab1_Part5.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 5/Lab1_Part5.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1410916744650 "|Lab1_Part5|mux_3bit_5to1:m0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W Lab1_Part5.v(46) " "Verilog HDL Always Construct warning at Lab1_Part5.v(46): variable \"W\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab1_Part5.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 5/Lab1_Part5.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1410916744650 "|Lab1_Part5|mux_3bit_5to1:m0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y Lab1_Part5.v(47) " "Verilog HDL Always Construct warning at Lab1_Part5.v(47): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab1_Part5.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 5/Lab1_Part5.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1410916744651 "|Lab1_Part5|mux_3bit_5to1:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:H0 " "Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:H0\"" {  } { { "Lab1_Part5.v" "H0" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 5/Lab1_Part5.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410916744696 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 5/output_files/Lab1_Part5.map.smsg " "Generated suppressed messages file C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 5/output_files/Lab1_Part5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1410916746126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1410916747178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410916747178 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1410916748650 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1410916748650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1410916748650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1410916748650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1410916748681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 16 20:19:08 2014 " "Processing ended: Tue Sep 16 20:19:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1410916748681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1410916748681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1410916748681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1410916748681 ""}
