// Seed: 2528735807
module module_0;
  wire id_1;
  logic [-1 : -1] id_2;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output wor id_5,
    input wire id_6,
    output wand id_7,
    input supply1 id_8,
    input tri id_9,
    input wor id_10,
    output tri1 id_11
);
  assign id_4 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input tri1 id_1,
    output logic id_2,
    input uwire id_3,
    input supply1 id_4,
    output tri id_5
);
  always @(posedge 1) begin : LABEL_0
    if (1) begin : LABEL_1
      assert (id_0);
    end else begin : LABEL_2
      id_2 <= -1;
      wait (-1);
    end
    id_2 <= 1;
  end
  module_0 modCall_1 ();
endmodule
