

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Wed May  7 09:16:41 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        example
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.551 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      156|      156| 1.560 us | 1.560 us |   62|   62| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+----------+----------+-----+-----+---------+
        |                 |              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance    |    Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------+--------------+---------+---------+----------+----------+-----+-----+---------+
        |compute_blur_U0  |compute_blur  |       32|       32| 0.320 us | 0.320 us |   32|   32|   none  |
        |write_data_U0    |write_data    |       61|       61| 0.610 us | 0.610 us |   61|   61|   none  |
        |read_data_U0     |read_data     |       61|       61| 0.610 us | 0.610 us |   61|   61|   none  |
        +-----------------+--------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       14|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      4|      218|      699|    -|
|Memory               |        0|      -|      192|       31|    0|
|Multiplexer          |        -|      -|        -|       18|    -|
|Register             |        -|      -|        2|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      4|      412|      762|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+-------+-----+-----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------+--------------+---------+-------+-----+-----+-----+
    |compute_blur_U0  |compute_blur  |        0|      4|  185|  565|    0|
    |read_data_U0     |read_data     |        0|      0|   14|   67|    0|
    |write_data_U0    |write_data    |        0|      0|   19|   67|    0|
    +-----------------+--------------+---------+-------+-----+-----+-----+
    |Total            |              |        0|      4|  218|  699|    0|
    +-----------------+--------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |temp1_0_U  |example_temp1_0  |        0|  64|   8|    0|    15|   32|     2|          960|
    |temp1_1_U  |example_temp1_0  |        0|  64|   8|    0|    15|   32|     2|          960|
    |temp2_U    |example_temp2    |        0|  64|  15|    0|    30|   32|     2|         1920|
    +-----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                 |        0| 192|  31|    0|    60|   96|     6|         3840|
    +-----------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_temp1_0        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_temp1_1        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                        |    and   |      0|  0|   2|           1|           1|
    |compute_blur_U0_ap_start       |    and   |      0|  0|   2|           1|           1|
    |read_data_U0_ap_continue       |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_temp1_0  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_temp1_1  |    or    |      0|  0|   2|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  14|           7|           7|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_temp1_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_temp1_1  |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  18|          4|    2|          4|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_temp1_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_temp1_1  |  1|   0|    1|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              |  2|   0|    2|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_done     | out |    1| ap_ctrl_hs |    example   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    example   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    example   | return value |
|A_address0  | out |    5|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_d0        | out |   32|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|A_we0       | out |    1|  ap_memory |       A      |     array    |
|A_address1  | out |    5|  ap_memory |       A      |     array    |
|A_ce1       | out |    1|  ap_memory |       A      |     array    |
|A_d1        | out |   32|  ap_memory |       A      |     array    |
|A_q1        |  in |   32|  ap_memory |       A      |     array    |
|A_we1       | out |    1|  ap_memory |       A      |     array    |
|B_address0  | out |    5|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_d0        | out |   32|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|B_we0       | out |    1|  ap_memory |       B      |     array    |
|B_address1  | out |    5|  ap_memory |       B      |     array    |
|B_ce1       | out |    1|  ap_memory |       B      |     array    |
|B_d1        | out |   32|  ap_memory |       B      |     array    |
|B_q1        |  in |   32|  ap_memory |       B      |     array    |
|B_we1       | out |    1|  ap_memory |       B      |     array    |
+------------+-----+-----+------------+--------------+--------------+

