Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May  7 15:02:14 2020
| Host         : DESKTOP-E4CP06Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_wrapper_timing_summary_routed.rpt -pb test_wrapper_timing_summary_routed.pb -rpx test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.453        0.000                      0                19963        0.021        0.000                      0                19922        3.000        0.000                       0                  7621  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                     ------------       ----------      --------------
sys_clock                                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_test_clk_wiz_1_0                                               {0.000 5.000}      10.000          100.000         
    test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q    {0.000 20.000}     40.000          25.000          
    test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {0.000 40.000}     80.000          12.500          
  clkfbout_test_clk_wiz_1_0                                               {0.000 5.000}      10.000          100.000         
test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                      {0.000 16.666}     33.333          30.000          
test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                    {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_test_clk_wiz_1_0                                                     0.453        0.000                      0                19199        0.021        0.000                      0                19158        3.750        0.000                       0                  6880  
    test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q         15.418        0.000                      0                  495        0.023        0.000                      0                  495       19.020        0.000                       0                   474  
    test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q       30.593        0.000                      0                  266        0.262        0.000                      0                  266       39.500        0.000                       0                   258  
  clkfbout_test_clk_wiz_1_0                                                                                                                                                                                                 7.845        0.000                       0                     3  
test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                           12.123        0.000                      0                  496        0.023        0.000                      0                  496       15.686        0.000                       0                   476  
test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                          7.298        0.000                      0                  266        0.262        0.000                      0                  266       16.166        0.000                       0                   259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                            From Clock                                                            To Clock                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                            ----------                                                            --------                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                     test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q       36.953        0.000                      0                    2       40.941        0.000                      0                    2  
**async_default**                                                     test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                     13.658        0.000                      0                    2       17.646        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_test_clk_wiz_1_0
  To Clock:  clk_out1_test_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.514ns  (logic 4.422ns (46.481%)  route 5.092ns (53.519%))
  Logic Levels:           13  (CARRY4=8 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.544    -0.968    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X37Y82         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/Q
                         net (fo=8, routed)           1.102     0.590    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[26]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.152     0.742 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_9/O
                         net (fo=3, routed)           0.449     1.191    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[1]
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.326     1.517 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2/O
                         net (fo=1, routed)           0.769     2.287    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.685 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.685    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.799 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.799    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.133 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1/O[1]
                         net (fo=3, routed)           0.483     3.615    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2[1]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.303     3.918 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1_i_2/O
                         net (fo=1, routed)           0.519     4.437    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[11]_i_9_0[2]
    SLICE_X40Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.835 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.835    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.148 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/O[3]
                         net (fo=5, routed)           0.477     5.626    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[15]
    SLICE_X45Y81         LUT5 (Prop_lut5_I0_O)        0.306     5.932 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4/O
                         net (fo=1, routed)           0.479     6.410    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.960 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.960    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.077    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.400 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/O[1]
                         net (fo=1, routed)           0.813     8.214    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[25]
    SLICE_X43Y85         LUT3 (Prop_lut3_I2_O)        0.332     8.546 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[25]_i_1/O
                         net (fo=1, routed)           0.000     8.546    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[25]
    SLICE_X43Y85         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.432     8.436    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X43Y85         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[25]/C
                         clock pessimism              0.562     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)        0.075     8.999    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[25]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.447ns  (logic 4.534ns (47.993%)  route 4.913ns (52.007%))
  Logic Levels:           14  (CARRY4=9 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.544    -0.968    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X37Y82         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/Q
                         net (fo=8, routed)           1.102     0.590    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[26]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.152     0.742 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_9/O
                         net (fo=3, routed)           0.449     1.191    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[1]
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.326     1.517 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2/O
                         net (fo=1, routed)           0.769     2.287    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.685 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.685    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.799 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.799    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.133 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1/O[1]
                         net (fo=3, routed)           0.483     3.615    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2[1]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.303     3.918 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1_i_2/O
                         net (fo=1, routed)           0.519     4.437    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[11]_i_9_0[2]
    SLICE_X40Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.835 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.835    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.148 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/O[3]
                         net (fo=5, routed)           0.477     5.626    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[15]
    SLICE_X45Y81         LUT5 (Prop_lut5_I0_O)        0.306     5.932 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4/O
                         net (fo=1, routed)           0.479     6.410    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.960 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.960    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.077    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.194    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.509 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__6/O[3]
                         net (fo=1, routed)           0.635     8.144    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[31]
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.335     8.479 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[31]_i_1/O
                         net (fo=1, routed)           0.000     8.479    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[31]
    SLICE_X40Y85         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.432     8.436    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]/C
                         clock pessimism              0.562     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.075     8.999    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 4.538ns (48.341%)  route 4.850ns (51.659%))
  Logic Levels:           14  (CARRY4=9 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.544    -0.968    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X37Y82         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/Q
                         net (fo=8, routed)           1.102     0.590    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[26]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.152     0.742 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_9/O
                         net (fo=3, routed)           0.449     1.191    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[1]
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.326     1.517 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2/O
                         net (fo=1, routed)           0.769     2.287    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.685 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.685    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.799 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.799    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.133 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1/O[1]
                         net (fo=3, routed)           0.483     3.615    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2[1]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.303     3.918 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1_i_2/O
                         net (fo=1, routed)           0.519     4.437    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[11]_i_9_0[2]
    SLICE_X40Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.835 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.835    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.148 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/O[3]
                         net (fo=5, routed)           0.477     5.626    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[15]
    SLICE_X45Y81         LUT5 (Prop_lut5_I0_O)        0.306     5.932 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4/O
                         net (fo=1, routed)           0.479     6.410    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.960 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.960    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.077    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.194    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.517 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__6/O[1]
                         net (fo=1, routed)           0.571     8.089    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[29]
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.331     8.420 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[29]_i_1/O
                         net (fo=1, routed)           0.000     8.420    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[29]
    SLICE_X40Y85         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.432     8.436    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[29]/C
                         clock pessimism              0.562     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.075     8.999    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[29]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.273ns  (logic 4.424ns (47.709%)  route 4.849ns (52.291%))
  Logic Levels:           14  (CARRY4=9 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.544    -0.968    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X37Y82         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/Q
                         net (fo=8, routed)           1.102     0.590    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[26]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.152     0.742 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_9/O
                         net (fo=3, routed)           0.449     1.191    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[1]
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.326     1.517 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2/O
                         net (fo=1, routed)           0.769     2.287    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.685 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.685    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.799 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.799    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.133 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1/O[1]
                         net (fo=3, routed)           0.483     3.615    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2[1]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.303     3.918 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1_i_2/O
                         net (fo=1, routed)           0.519     4.437    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[11]_i_9_0[2]
    SLICE_X40Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.835 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.835    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.148 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/O[3]
                         net (fo=5, routed)           0.477     5.626    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[15]
    SLICE_X45Y81         LUT5 (Prop_lut5_I0_O)        0.306     5.932 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4/O
                         net (fo=1, routed)           0.479     6.410    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.960 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.960    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.077    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.194    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.433 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__6/O[2]
                         net (fo=1, routed)           0.571     8.004    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[30]
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.301     8.305 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[30]_i_1/O
                         net (fo=1, routed)           0.000     8.305    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[30]
    SLICE_X40Y85         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.432     8.436    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[30]/C
                         clock pessimism              0.562     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.031     8.955    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[30]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 4.398ns (47.505%)  route 4.860ns (52.495%))
  Logic Levels:           14  (CARRY4=9 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.544    -0.968    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X37Y82         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/Q
                         net (fo=8, routed)           1.102     0.590    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[26]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.152     0.742 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_9/O
                         net (fo=3, routed)           0.449     1.191    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[1]
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.326     1.517 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2/O
                         net (fo=1, routed)           0.769     2.287    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.685 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.685    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.799 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.799    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.133 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1/O[1]
                         net (fo=3, routed)           0.483     3.615    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2[1]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.303     3.918 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1_i_2/O
                         net (fo=1, routed)           0.519     4.437    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[11]_i_9_0[2]
    SLICE_X40Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.835 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.835    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.148 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/O[3]
                         net (fo=5, routed)           0.477     5.626    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[15]
    SLICE_X45Y81         LUT5 (Prop_lut5_I0_O)        0.306     5.932 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4/O
                         net (fo=1, routed)           0.479     6.410    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.960 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.960    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.077    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.194    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.413 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__6/O[0]
                         net (fo=1, routed)           0.582     7.995    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[28]
    SLICE_X40Y85         LUT3 (Prop_lut3_I2_O)        0.295     8.290 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[28]_i_1/O
                         net (fo=1, routed)           0.000     8.290    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[28]
    SLICE_X40Y85         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.432     8.436    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X40Y85         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[28]/C
                         clock pessimism              0.562     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.032     8.956    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[28]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.271ns  (logic 4.415ns (47.621%)  route 4.856ns (52.379%))
  Logic Levels:           13  (CARRY4=8 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.544    -0.968    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X37Y82         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/Q
                         net (fo=8, routed)           1.102     0.590    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[26]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.152     0.742 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_9/O
                         net (fo=3, routed)           0.449     1.191    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[1]
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.326     1.517 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2/O
                         net (fo=1, routed)           0.769     2.287    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.685 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.685    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.799 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.799    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.133 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1/O[1]
                         net (fo=3, routed)           0.483     3.615    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2[1]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.303     3.918 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1_i_2/O
                         net (fo=1, routed)           0.519     4.437    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[11]_i_9_0[2]
    SLICE_X40Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.835 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.835    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.148 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/O[3]
                         net (fo=5, routed)           0.477     5.626    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[15]
    SLICE_X45Y81         LUT5 (Prop_lut5_I0_O)        0.306     5.932 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4/O
                         net (fo=1, routed)           0.479     6.410    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.960 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.960    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.077    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.392 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__5/O[3]
                         net (fo=1, routed)           0.578     7.970    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[27]
    SLICE_X43Y83         LUT3 (Prop_lut3_I2_O)        0.333     8.303 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[27]_i_1/O
                         net (fo=1, routed)           0.000     8.303    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[27]
    SLICE_X43Y83         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.430     8.434    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X43Y83         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[27]/C
                         clock pessimism              0.562     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.075     8.997    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[27]
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 4.100ns (46.154%)  route 4.783ns (53.846%))
  Logic Levels:           13  (CARRY4=9 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.426 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.544    -0.968    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X37Y82         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/Q
                         net (fo=8, routed)           1.102     0.590    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[26]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.152     0.742 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_9/O
                         net (fo=3, routed)           0.449     1.191    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[1]
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.326     1.517 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2/O
                         net (fo=1, routed)           0.769     2.287    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.685 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.685    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.924 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/O[2]
                         net (fo=3, routed)           0.460     3.383    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1[2]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.302     3.685 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__0_i_1/O
                         net (fo=1, routed)           0.620     4.305    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[7]_i_9_0[3]
    SLICE_X40Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.690 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.690    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__0_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.024 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/O[1]
                         net (fo=5, routed)           0.850     5.874    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[9]
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.303     6.177 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[11]_i_8/O
                         net (fo=1, routed)           0.000     6.177    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[11]_i_8_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.727 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.727    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[11]_i_1_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.841    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[15]_i_1_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[19]_i_1_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[23]_i_1_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.382 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.534     7.915    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]_i_1_n_4
    SLICE_X41Y76         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.422     8.426    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X41Y76         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]/C
                         clock pessimism              0.562     8.988    
                         clock uncertainty           -0.074     8.914    
    SLICE_X41Y76         FDRE (Setup_fdre_C_D)       -0.263     8.651    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[27]
  -------------------------------------------------------------------
                         required time                          8.651    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 4.007ns (44.912%)  route 4.915ns (55.088%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 8.427 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.544    -0.968    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X37Y82         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/Q
                         net (fo=8, routed)           1.102     0.590    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[26]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.152     0.742 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_9/O
                         net (fo=3, routed)           0.449     1.191    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[1]
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.326     1.517 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2/O
                         net (fo=1, routed)           0.769     2.287    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.685 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.685    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.924 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/O[2]
                         net (fo=3, routed)           0.460     3.383    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1[2]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.302     3.685 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__0_i_1/O
                         net (fo=1, routed)           0.620     4.305    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[7]_i_9_0[3]
    SLICE_X40Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.690 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.690    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__0_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.024 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/O[1]
                         net (fo=5, routed)           0.850     5.874    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[9]
    SLICE_X37Y78         LUT4 (Prop_lut4_I0_O)        0.303     6.177 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[11]_i_8/O
                         net (fo=1, routed)           0.000     6.177    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[11]_i_8_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.727 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.727    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[11]_i_1_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.841    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[15]_i_1_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.955    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[19]_i_1_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.289 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.665     7.954    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[23]_i_1_n_6
    SLICE_X37Y78         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.423     8.427    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X37Y78         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[21]/C
                         clock pessimism              0.577     9.004    
                         clock uncertainty           -0.074     8.930    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)       -0.240     8.690    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[21]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 4.190ns (45.897%)  route 4.939ns (54.103%))
  Logic Levels:           12  (CARRY4=7 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.544    -0.968    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X37Y82         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/Q
                         net (fo=8, routed)           1.102     0.590    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[26]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.152     0.742 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_9/O
                         net (fo=3, routed)           0.449     1.191    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[1]
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.326     1.517 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2/O
                         net (fo=1, routed)           0.769     2.287    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.685 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.685    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.799 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.799    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.133 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__1/O[1]
                         net (fo=3, routed)           0.483     3.615    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__2[1]
    SLICE_X41Y79         LUT3 (Prop_lut3_I2_O)        0.303     3.918 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1_i_2/O
                         net (fo=1, routed)           0.519     4.437    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[11]_i_9_0[2]
    SLICE_X40Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.835 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.835    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.148 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__2/O[3]
                         net (fo=5, routed)           0.477     5.626    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[15]
    SLICE_X45Y81         LUT5 (Prop_lut5_I0_O)        0.306     5.932 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4/O
                         net (fo=1, routed)           0.479     6.410    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_i_4_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.960 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.960    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.199 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__4/O[2]
                         net (fo=1, routed)           0.661     7.860    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[22]
    SLICE_X45Y84         LUT3 (Prop_lut3_I2_O)        0.301     8.161 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[22]_i_1/O
                         net (fo=1, routed)           0.000     8.161    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[22]
    SLICE_X45Y84         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.432     8.436    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X45Y84         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[22]/C
                         clock pessimism              0.562     8.998    
                         clock uncertainty           -0.074     8.924    
    SLICE_X45Y84         FDRE (Setup_fdre_C_D)        0.031     8.955    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[22]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_test_clk_wiz_1_0 rise@10.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 4.051ns (44.277%)  route 5.098ns (55.723%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.544    -0.968    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X37Y82         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[26]/Q
                         net (fo=8, routed)           1.102     0.590    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E_reg[31]_0[26]
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.152     0.742 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_9/O
                         net (fo=3, routed)           0.449     1.191    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/SIGMA1_return__63[1]
    SLICE_X39Y77         LUT5 (Prop_lut5_I4_O)        0.326     1.517 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2/O
                         net (fo=1, routed)           0.769     2.287    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_i_2_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     2.685 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.685    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.924 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__0_carry__0/O[2]
                         net (fo=3, routed)           0.460     3.383    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__1[2]
    SLICE_X41Y78         LUT3 (Prop_lut3_I2_O)        0.302     3.685 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/sch_inst/temp1__94_carry__0_i_1/O
                         net (fo=1, routed)           0.620     4.305    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/E[7]_i_9_0[3]
    SLICE_X40Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.690 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.690    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__0_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.003 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/temp1__94_carry__1/O[3]
                         net (fo=5, routed)           0.513     5.516    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/p_1_in[11]
    SLICE_X43Y79         LUT5 (Prop_lut5_I0_O)        0.306     5.822 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_i_4/O
                         net (fo=1, routed)           0.471     6.293    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_i_4_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.843 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.843    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__2_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.166 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A0__0_carry__3/O[1]
                         net (fo=1, routed)           0.715     7.880    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A0[17]
    SLICE_X44Y80         LUT3 (Prop_lut3_I2_O)        0.301     8.181 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/A[17]_i_1/O
                         net (fo=1, routed)           0.000     8.181    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[31]_1[17]
    SLICE_X44Y80         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.427     8.431    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X44Y80         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[17]/C
                         clock pessimism              0.562     8.993    
                         clock uncertainty           -0.074     8.919    
    SLICE_X44Y80         FDRE (Setup_fdre_C_D)        0.075     8.994    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/A_reg[17]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  0.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[8].D32.SRLC32E_I/Using_FPGA.Native/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.647%)  route 0.212ns (62.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.561    -0.620    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X37Y54         FDRE                                         r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.492 r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.212    -0.280    test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[8].D32.SRLC32E_I/M_AXI_RDATA[0]
    SLICE_X34Y55         SRLC32E                                      r  test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[8].D32.SRLC32E_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.828    -0.861    test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[8].D32.SRLC32E_I/M_AXI_ACLK
    SLICE_X34Y55         SRLC32E                                      r  test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[8].D32.SRLC32E_I/Using_FPGA.Native/CLK
                         clock pessimism              0.503    -0.357    
    SLICE_X34Y55         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056    -0.301    test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[8].D32.SRLC32E_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/G_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/H_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.656%)  route 0.204ns (52.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.556    -0.625    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X35Y86         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/G_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/G_reg[30]/Q
                         net (fo=5, routed)           0.204    -0.280    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/Q[30]
    SLICE_X37Y85         LUT3 (Prop_lut3_I2_O)        0.045    -0.235 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/H[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/H_reg[31]_0[30]
    SLICE_X37Y85         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/H_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.824    -0.865    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/s00_axi_aclk
    SLICE_X37Y85         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/H_reg[30]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.092    -0.269    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/comp_inst/H_reg[30]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/hash4_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg25_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.168%)  route 0.184ns (52.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.553    -0.628    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/s00_axi_aclk
    SLICE_X38Y80         FDSE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/hash4_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDSE (Prop_fdse_C_Q)         0.164    -0.464 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/hash4_reg[12]/Q
                         net (fo=3, routed)           0.184    -0.281    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/sha256_hash4[12]
    SLICE_X34Y79         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg25_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.817    -0.872    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y79         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg25_reg[12]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X34Y79         FDRE (Hold_fdre_C_D)         0.052    -0.316    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg25_reg[12]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/External_Trace.rd_stopped_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/External_Trace.sync_stopped/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.257%)  route 0.228ns (61.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.553    -0.628    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Clk
    SLICE_X36Y28         FDRE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/External_Trace.rd_stopped_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/External_Trace.rd_stopped_clk_reg/Q
                         net (fo=2, routed)           0.228    -0.260    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/External_Trace.sync_stopped/D[0]
    SLICE_X32Y30         FDSE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/External_Trace.sync_stopped/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.822    -0.868    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/External_Trace.sync_stopped/Dbg_Trace_Clk
    SLICE_X32Y30         FDSE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/External_Trace.sync_stopped/Synchronize.use_sync_reset.sync_reg[1]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X32Y30         FDSE (Hold_fdse_C_D)         0.066    -0.298    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/External_Trace.sync_stopped/Synchronize.use_sync_reset.sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[12].mem_Rd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.090%)  route 0.229ns (61.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.562    -0.619    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y51         FDRE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/Q
                         net (fo=2, routed)           0.229    -0.249    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Q[11]
    SLICE_X42Y49         FDRE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[12].mem_Rd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.834    -0.856    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Clk
    SLICE_X42Y49         FDRE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[12].mem_Rd_reg[12]/C
                         clock pessimism              0.508    -0.347    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.059    -0.288    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.Gen_Bits[12].mem_Rd_reg[12]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/hash4_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg25_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.455%)  route 0.205ns (55.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.557    -0.624    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/s00_axi_aclk
    SLICE_X38Y84         FDSE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/hash4_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDSE (Prop_fdse_C_Q)         0.164    -0.460 r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/axi_sha256/hasher_inst/hash4_reg[30]/Q
                         net (fo=3, routed)           0.205    -0.255    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/sha256_hash4[30]
    SLICE_X35Y87         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg25_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.824    -0.865    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y87         FDRE                                         r  test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg25_reg[30]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X35Y87         FDRE (Hold_fdre_C_D)         0.066    -0.295    test_i/axi_sha256_0/inst/axi_sha256_v1_0_S00_AXI_inst/slv_reg25_reg[30]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[7].D32.SRLC32E_I/Using_FPGA.Native/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.560    -0.621    test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X32Y57         FDRE                                         r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  test_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.103    -0.377    test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[7].D32.SRLC32E_I/M_AXI_RDATA[0]
    SLICE_X30Y57         SRLC32E                                      r  test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[7].D32.SRLC32E_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.828    -0.861    test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[7].D32.SRLC32E_I/M_AXI_ACLK
    SLICE_X30Y57         SRLC32E                                      r  test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[7].D32.SRLC32E_I/Using_FPGA.Native/CLK
                         clock pessimism              0.256    -0.605    
    SLICE_X30Y57         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.422    test_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[7].D32.SRLC32E_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.057%)  route 0.159ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.558    -0.623    test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y62         FDRE                                         r  test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=108, routed)         0.159    -0.324    test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/A3
    SLICE_X38Y62         RAMD32                                       r  test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.825    -0.864    test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/WCLK
    SLICE_X38Y62         RAMD32                                       r  test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP/CLK
                         clock pessimism              0.254    -0.610    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.370    test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.057%)  route 0.159ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.558    -0.623    test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y62         FDRE                                         r  test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=108, routed)         0.159    -0.324    test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/A3
    SLICE_X38Y62         RAMD32                                       r  test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.825    -0.864    test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/WCLK
    SLICE_X38Y62         RAMD32                                       r  test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.254    -0.610    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.370    test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_test_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_test_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_test_clk_wiz_1_0 rise@0.000ns - clk_out1_test_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.057%)  route 0.159ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.558    -0.623    test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y62         FDRE                                         r  test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  test_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=108, routed)         0.159    -0.324    test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/A3
    SLICE_X38Y62         RAMD32                                       r  test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_test_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.825    -0.864    test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/WCLK
    SLICE_X38Y62         RAMD32                                       r  test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP/CLK
                         clock pessimism              0.254    -0.610    
    SLICE_X38Y62         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.370    test_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_test_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8      test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/External_Trace.Use_BRAM.External_Trace_FIFO/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8      test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/External_Trace.Use_BRAM.External_Trace_FIFO/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8      test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/External_Trace.Use_BRAM.External_Trace_FIFO/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8      test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/External_Trace.Use_BRAM.External_Trace_FIFO/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4      test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Profile_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4      test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Profile_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      test_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y51     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y51     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y51     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y51     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y51     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y51     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y51     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y51     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y51     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y51     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y47     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y47     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y47     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y47     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y47     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y47     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y47     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y47     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y53     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y53     test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  To Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       15.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.418ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.055ns  (logic 0.735ns (18.125%)  route 3.320ns (81.875%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns = ( 41.841 - 40.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 22.941 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.923ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.617    19.105    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456    19.561 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.661    21.222    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.318 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    22.941    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    23.400 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    23.832    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    23.956 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          2.542    26.498    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.152    26.650 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.346    26.997    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[0]
    SLICE_X48Y34         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.501    38.505    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.367    38.872 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.432    40.305    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.396 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.445    41.841    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y34         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.923    42.764    
                         clock uncertainty           -0.074    42.689    
    SLICE_X48Y34         FDCE (Setup_fdce_C_D)       -0.275    42.414    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         42.414    
                         arrival time                         -26.997    
  -------------------------------------------------------------------
                         slack                                 15.418    

Slack (MET) :             16.117ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        3.496ns  (logic 0.707ns (20.222%)  route 2.789ns (79.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 41.833 - 40.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 22.941 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.617    19.105    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456    19.561 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.661    21.222    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.318 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    22.941    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    23.400 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    23.832    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    23.956 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    24.536    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    24.660 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.777    26.438    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.501    38.505    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.367    38.872 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.432    40.305    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.396 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    41.833    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/C
                         clock pessimism              1.001    42.834    
                         clock uncertainty           -0.074    42.760    
    SLICE_X45Y56         FDCE (Setup_fdce_C_CE)      -0.205    42.555    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]
  -------------------------------------------------------------------
                         required time                         42.555    
                         arrival time                         -26.438    
  -------------------------------------------------------------------
                         slack                                 16.117    

Slack (MET) :             16.117ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        3.496ns  (logic 0.707ns (20.222%)  route 2.789ns (79.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 41.833 - 40.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 22.941 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.617    19.105    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456    19.561 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.661    21.222    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.318 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    22.941    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    23.400 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    23.832    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    23.956 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    24.536    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    24.660 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.777    26.438    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.501    38.505    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.367    38.872 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.432    40.305    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.396 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    41.833    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/C
                         clock pessimism              1.001    42.834    
                         clock uncertainty           -0.074    42.760    
    SLICE_X45Y56         FDCE (Setup_fdce_C_CE)      -0.205    42.555    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]
  -------------------------------------------------------------------
                         required time                         42.555    
                         arrival time                         -26.438    
  -------------------------------------------------------------------
                         slack                                 16.117    

Slack (MET) :             16.117ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        3.496ns  (logic 0.707ns (20.222%)  route 2.789ns (79.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 41.833 - 40.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 22.941 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.617    19.105    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456    19.561 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.661    21.222    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.318 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    22.941    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    23.400 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    23.832    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    23.956 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    24.536    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    24.660 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.777    26.438    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.501    38.505    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.367    38.872 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.432    40.305    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.396 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    41.833    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[5]/C
                         clock pessimism              1.001    42.834    
                         clock uncertainty           -0.074    42.760    
    SLICE_X45Y56         FDCE (Setup_fdce_C_CE)      -0.205    42.555    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[5]
  -------------------------------------------------------------------
                         required time                         42.555    
                         arrival time                         -26.438    
  -------------------------------------------------------------------
                         slack                                 16.117    

Slack (MET) :             16.117ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        3.496ns  (logic 0.707ns (20.222%)  route 2.789ns (79.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 41.833 - 40.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 22.941 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.617    19.105    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456    19.561 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.661    21.222    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.318 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    22.941    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    23.400 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    23.832    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    23.956 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    24.536    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    24.660 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.777    26.438    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.501    38.505    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.367    38.872 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.432    40.305    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.396 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    41.833    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[6]/C
                         clock pessimism              1.001    42.834    
                         clock uncertainty           -0.074    42.760    
    SLICE_X45Y56         FDCE (Setup_fdce_C_CE)      -0.205    42.555    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[6]
  -------------------------------------------------------------------
                         required time                         42.555    
                         arrival time                         -26.438    
  -------------------------------------------------------------------
                         slack                                 16.117    

Slack (MET) :             16.117ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        3.496ns  (logic 0.707ns (20.222%)  route 2.789ns (79.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 41.833 - 40.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 22.941 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.617    19.105    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456    19.561 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.661    21.222    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.318 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    22.941    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    23.400 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    23.832    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    23.956 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    24.536    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    24.660 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.777    26.438    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.501    38.505    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.367    38.872 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.432    40.305    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.396 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    41.833    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[7]/C
                         clock pessimism              1.001    42.834    
                         clock uncertainty           -0.074    42.760    
    SLICE_X45Y56         FDCE (Setup_fdce_C_CE)      -0.205    42.555    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[7]
  -------------------------------------------------------------------
                         required time                         42.555    
                         arrival time                         -26.438    
  -------------------------------------------------------------------
                         slack                                 16.117    

Slack (MET) :             16.117ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        3.496ns  (logic 0.707ns (20.222%)  route 2.789ns (79.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 41.833 - 40.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 22.941 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.617    19.105    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456    19.561 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.661    21.222    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.318 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    22.941    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    23.400 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    23.832    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    23.956 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    24.536    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    24.660 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.777    26.438    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.501    38.505    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.367    38.872 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.432    40.305    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.396 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    41.833    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[8]/C
                         clock pessimism              1.001    42.834    
                         clock uncertainty           -0.074    42.760    
    SLICE_X45Y56         FDCE (Setup_fdce_C_CE)      -0.205    42.555    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[8]
  -------------------------------------------------------------------
                         required time                         42.555    
                         arrival time                         -26.438    
  -------------------------------------------------------------------
                         slack                                 16.117    

Slack (MET) :             16.117ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        3.496ns  (logic 0.707ns (20.222%)  route 2.789ns (79.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 41.833 - 40.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 22.941 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.617    19.105    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456    19.561 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.661    21.222    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.318 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    22.941    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    23.400 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    23.832    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    23.956 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    24.536    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    24.660 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.777    26.438    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.501    38.505    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.367    38.872 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.432    40.305    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.396 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    41.833    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[9]/C
                         clock pessimism              1.001    42.834    
                         clock uncertainty           -0.074    42.760    
    SLICE_X45Y56         FDCE (Setup_fdce_C_CE)      -0.205    42.555    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[9]
  -------------------------------------------------------------------
                         required time                         42.555    
                         arrival time                         -26.438    
  -------------------------------------------------------------------
                         slack                                 16.117    

Slack (MET) :             16.127ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        3.487ns  (logic 0.707ns (20.277%)  route 2.780ns (79.723%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 41.833 - 40.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 22.941 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.617    19.105    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456    19.561 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.661    21.222    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.318 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    22.941    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    23.400 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    23.832    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    23.956 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    24.536    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    24.660 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.768    26.428    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X47Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.501    38.505    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.367    38.872 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.432    40.305    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.396 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    41.833    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X47Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]/C
                         clock pessimism              1.001    42.834    
                         clock uncertainty           -0.074    42.760    
    SLICE_X47Y53         FDCE (Setup_fdce_C_CE)      -0.205    42.555    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]
  -------------------------------------------------------------------
                         required time                         42.555    
                         arrival time                         -26.428    
  -------------------------------------------------------------------
                         slack                                 16.127    

Slack (MET) :             16.127ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        3.487ns  (logic 0.707ns (20.277%)  route 2.780ns (79.723%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 41.833 - 40.000 ) 
    Source Clock Delay      (SCD):    2.941ns = ( 22.941 - 20.000 ) 
    Clock Pessimism Removal (CPR):    1.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    17.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.617    19.105    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.456    19.561 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.661    21.222    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    21.318 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    22.941    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    23.400 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    23.832    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    23.956 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    24.536    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    24.660 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.768    26.428    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X47Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.501    38.505    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.367    38.872 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           1.432    40.305    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.396 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    41.833    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X47Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[16]/C
                         clock pessimism              1.001    42.834    
                         clock uncertainty           -0.074    42.760    
    SLICE_X47Y53         FDCE (Setup_fdce_C_CE)      -0.205    42.555    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[16]
  -------------------------------------------------------------------
                         required time                         42.555    
                         arrival time                         -26.428    
  -------------------------------------------------------------------
                         slack                                 16.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.426%)  route 0.190ns (50.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    -0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.587    -0.594    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.667     0.214    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.240 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.561     0.801    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X39Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141     0.942 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[13]/Q
                         net (fo=1, routed)           0.190     1.132    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg_n_0_[13]
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.177 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[14]_i_1/O
                         net (fo=1, routed)           0.000     1.177    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[14]_i_1_n_0
    SLICE_X35Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.855    -0.835    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.175    -0.660 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.767     0.107    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.136 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.828     0.965    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X35Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[14]/C
                         clock pessimism              0.099     1.064    
    SLICE_X35Y56         FDCE (Hold_fdce_C_D)         0.091     1.155    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.752%)  route 0.294ns (61.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    -0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.587    -0.594    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.667     0.214    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.240 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.560     0.800    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X31Y57         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.141     0.941 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[7]/Q
                         net (fo=1, routed)           0.294     1.235    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg_n_0_[7]
    SLICE_X36Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.280 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[8]_i_1/O
                         net (fo=1, routed)           0.000     1.280    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[8]_i_1_n_0
    SLICE_X36Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.855    -0.835    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.175    -0.660 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.767     0.107    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.136 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.829     0.966    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X36Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[8]/C
                         clock pessimism              0.099     1.065    
    SLICE_X36Y56         FDCE (Hold_fdce_C_D)         0.092     1.157    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.587    -0.594    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.667     0.214    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.240 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.593     0.833    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X62Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.141     0.974 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/Q
                         net (fo=1, routed)           0.065     1.039    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/access_idle_1
    SLICE_X62Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.855    -0.835    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.175    -0.660 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.767     0.107    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.136 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.863     1.000    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X62Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/C
                         clock pessimism             -0.167     0.833    
    SLICE_X62Y53         FDCE (Hold_fdce_C_D)         0.075     0.908    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.587    -0.594    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.667     0.214    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.240 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.565     0.805    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X57Y59         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.141     0.946 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[5]/Q
                         net (fo=1, routed)           0.089     1.035    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg_n_0_[5]
    SLICE_X56Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.080 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output[6]_i_1/O
                         net (fo=1, routed)           0.000     1.080    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output[6]_i_1_n_0
    SLICE_X56Y59         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.855    -0.835    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.175    -0.660 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.767     0.107    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.136 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.833     0.970    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X56Y59         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[6]/C
                         clock pessimism             -0.152     0.818    
    SLICE_X56Y59         FDCE (Hold_fdce_C_D)         0.121     0.939    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.587    -0.594    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.667     0.214    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.240 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.592     0.832    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X59Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.141     0.973 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[27]/Q
                         net (fo=1, routed)           0.101     1.074    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg_n_0_[27]
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.119 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output[28]_i_1/O
                         net (fo=1, routed)           0.000     1.119    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output[28]_i_1_n_0
    SLICE_X60Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.855    -0.835    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.175    -0.660 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.767     0.107    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.136 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.861     0.998    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X60Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[28]/C
                         clock pessimism             -0.150     0.848    
    SLICE_X60Y55         FDCE (Hold_fdce_C_D)         0.120     0.968    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.828ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.587    -0.594    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.667     0.214    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.240 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.588     0.828    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X61Y63         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.141     0.969 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/Q
                         net (fo=3, routed)           0.103     1.072    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][5]
    SLICE_X60Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.117 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[4]_i_1/O
                         net (fo=1, routed)           0.000     1.117    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_29
    SLICE_X60Y63         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.855    -0.835    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.175    -0.660 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.767     0.107    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.136 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.856     0.993    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X60Y63         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                         clock pessimism             -0.152     0.841    
    SLICE_X60Y63         FDCE (Hold_fdce_C_D)         0.121     0.962    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.587    -0.594    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.667     0.214    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.240 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.560     0.800    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X31Y57         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.141     0.941 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[1]/Q
                         net (fo=1, routed)           0.112     1.053    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg_n_0_[1]
    SLICE_X30Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.098 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[2]_i_1/O
                         net (fo=1, routed)           0.000     1.098    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[2]_i_1_n_0
    SLICE_X30Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.855    -0.835    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.175    -0.660 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.767     0.107    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.136 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.829     0.966    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[2]/C
                         clock pessimism             -0.149     0.817    
    SLICE_X30Y56         FDCE (Hold_fdce_C_D)         0.120     0.937    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.587    -0.594    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.667     0.214    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.240 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.561     0.801    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.141     0.942 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[20]/Q
                         net (fo=1, routed)           0.086     1.027    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg_n_0_[20]
    SLICE_X41Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.072 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[21]_i_1/O
                         net (fo=1, routed)           0.000     1.072    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[21]_i_1_n_0
    SLICE_X41Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.855    -0.835    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.175    -0.660 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.767     0.107    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.136 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.831     0.967    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X41Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[21]/C
                         clock pessimism             -0.153     0.814    
    SLICE_X41Y56         FDCE (Hold_fdce_C_D)         0.091     0.905    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.587    -0.594    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.667     0.214    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.240 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.562     0.802    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X49Y35         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDCE (Prop_fdce_C_Q)         0.141     0.943 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.112     1.055    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X49Y34         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.855    -0.835    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.175    -0.660 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.767     0.107    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.136 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.830     0.966    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y34         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.150     0.816    
    SLICE_X49Y34         FDCE (Hold_fdce_C_D)         0.070     0.886    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.587    -0.594    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.667     0.214    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.240 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.593     0.833    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Dbg_Clk
    SLICE_X58Y41         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDCE (Prop_fdce_C_Q)         0.141     0.974 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.112     1.086    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit_n_2
    SLICE_X58Y40         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.855    -0.835    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.175    -0.660 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.767     0.107    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.136 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.863     0.999    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y40         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]/C
                         clock pessimism             -0.150     0.849    
    SLICE_X58Y40         FDCE (Hold_fdce_C_D)         0.066     0.915    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/I1
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X46Y27   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X31Y26   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X31Y26   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X31Y25   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X31Y25   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X31Y25   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X31Y26   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X31Y26   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X31Y26   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[17]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X42Y39   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X46Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X46Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X46Y48   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X46Y48   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X46Y49   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X46Y49   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X34Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X34Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X34Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X38Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X38Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X42Y40   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X42Y39   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X46Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X46Y44   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X46Y48   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X46Y49   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X34Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X34Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  To Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       30.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.593ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        9.009ns  (logic 0.896ns (9.945%)  route 8.113ns (90.054%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 81.989 - 80.000 ) 
    Source Clock Delay      (SCD):    3.046ns = ( 43.046 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.616    39.104    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456    39.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.766    41.327    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.423 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    43.046    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    43.570 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    44.931    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    45.055 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    48.052    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.176 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.438    49.614    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124    49.738 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          2.317    52.055    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X58Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.500    78.504    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.367    78.871 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.522    80.394    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.485 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.504    81.989    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X58Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[28]/C
                         clock pessimism              0.938    82.927    
                         clock uncertainty           -0.074    82.853    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    82.648    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         82.648    
                         arrival time                         -52.055    
  -------------------------------------------------------------------
                         slack                                 30.593    

Slack (MET) :             30.593ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        9.009ns  (logic 0.896ns (9.945%)  route 8.113ns (90.054%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 81.989 - 80.000 ) 
    Source Clock Delay      (SCD):    3.046ns = ( 43.046 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.616    39.104    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456    39.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.766    41.327    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.423 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    43.046    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    43.570 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    44.931    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    45.055 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    48.052    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.176 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.438    49.614    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124    49.738 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          2.317    52.055    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X58Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.500    78.504    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.367    78.871 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.522    80.394    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.485 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.504    81.989    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X58Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[29]/C
                         clock pessimism              0.938    82.927    
                         clock uncertainty           -0.074    82.853    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    82.648    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         82.648    
                         arrival time                         -52.055    
  -------------------------------------------------------------------
                         slack                                 30.593    

Slack (MET) :             30.593ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        9.009ns  (logic 0.896ns (9.945%)  route 8.113ns (90.054%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 81.989 - 80.000 ) 
    Source Clock Delay      (SCD):    3.046ns = ( 43.046 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.616    39.104    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456    39.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.766    41.327    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.423 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    43.046    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    43.570 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    44.931    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    45.055 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    48.052    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.176 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.438    49.614    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124    49.738 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          2.317    52.055    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X58Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.500    78.504    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.367    78.871 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.522    80.394    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.485 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.504    81.989    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X58Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[30]/C
                         clock pessimism              0.938    82.927    
                         clock uncertainty           -0.074    82.853    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    82.648    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         82.648    
                         arrival time                         -52.055    
  -------------------------------------------------------------------
                         slack                                 30.593    

Slack (MET) :             30.593ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        9.009ns  (logic 0.896ns (9.945%)  route 8.113ns (90.054%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 81.989 - 80.000 ) 
    Source Clock Delay      (SCD):    3.046ns = ( 43.046 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.616    39.104    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456    39.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.766    41.327    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.423 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    43.046    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    43.570 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    44.931    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    45.055 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    48.052    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.176 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.438    49.614    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124    49.738 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          2.317    52.055    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X58Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.500    78.504    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.367    78.871 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.522    80.394    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.485 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.504    81.989    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X58Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[31]/C
                         clock pessimism              0.938    82.927    
                         clock uncertainty           -0.074    82.853    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    82.648    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         82.648    
                         arrival time                         -52.055    
  -------------------------------------------------------------------
                         slack                                 30.593    

Slack (MET) :             30.724ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        8.878ns  (logic 0.896ns (10.092%)  route 7.982ns (89.908%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 81.989 - 80.000 ) 
    Source Clock Delay      (SCD):    3.046ns = ( 43.046 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.616    39.104    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456    39.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.766    41.327    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.423 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    43.046    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    43.570 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    44.931    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    45.055 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    48.052    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.176 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.438    49.614    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124    49.738 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          2.186    51.924    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X59Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.500    78.504    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.367    78.871 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.522    80.394    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.485 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.504    81.989    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X59Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[27]/C
                         clock pessimism              0.938    82.927    
                         clock uncertainty           -0.074    82.853    
    SLICE_X59Y22         FDCE (Setup_fdce_C_CE)      -0.205    82.648    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         82.648    
                         arrival time                         -51.924    
  -------------------------------------------------------------------
                         slack                                 30.724    

Slack (MET) :             30.952ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[14]/CE
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        8.577ns  (logic 0.896ns (10.447%)  route 7.681ns (89.553%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 81.916 - 80.000 ) 
    Source Clock Delay      (SCD):    3.046ns = ( 43.046 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.616    39.104    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456    39.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.766    41.327    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.423 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    43.046    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    43.570 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    44.931    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    45.055 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    48.052    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.176 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.474    49.649    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124    49.773 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_cs_TCK_i_1/O
                         net (fo=31, routed)          1.849    51.622    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/High_Addr_Reg_En
    SLICE_X32Y22         FDPE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.500    78.504    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.367    78.871 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.522    80.394    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.485 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.431    81.916    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X32Y22         FDPE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[14]/C
                         clock pessimism              0.938    82.854    
                         clock uncertainty           -0.074    82.780    
    SLICE_X32Y22         FDPE (Setup_fdpe_C_CE)      -0.205    82.575    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         82.575    
                         arrival time                         -51.622    
  -------------------------------------------------------------------
                         slack                                 30.952    

Slack (MET) :             30.952ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[21]/CE
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        8.577ns  (logic 0.896ns (10.447%)  route 7.681ns (89.553%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns = ( 81.916 - 80.000 ) 
    Source Clock Delay      (SCD):    3.046ns = ( 43.046 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.616    39.104    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456    39.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.766    41.327    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.423 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    43.046    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    43.570 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    44.931    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    45.055 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    48.052    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.176 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.474    49.649    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124    49.773 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_cs_TCK_i_1/O
                         net (fo=31, routed)          1.849    51.622    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/High_Addr_Reg_En
    SLICE_X32Y22         FDPE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.500    78.504    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.367    78.871 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.522    80.394    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.485 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.431    81.916    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X32Y22         FDPE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[21]/C
                         clock pessimism              0.938    82.854    
                         clock uncertainty           -0.074    82.780    
    SLICE_X32Y22         FDPE (Setup_fdpe_C_CE)      -0.205    82.575    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         82.575    
                         arrival time                         -51.622    
  -------------------------------------------------------------------
                         slack                                 30.952    

Slack (MET) :             31.044ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        8.495ns  (logic 0.896ns (10.547%)  route 7.599ns (89.453%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.926ns = ( 81.926 - 80.000 ) 
    Source Clock Delay      (SCD):    3.046ns = ( 43.046 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.616    39.104    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456    39.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.766    41.327    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.423 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    43.046    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    43.570 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    44.931    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    45.055 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    48.052    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.176 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.438    49.614    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124    49.738 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          1.803    51.541    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X57Y21         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.500    78.504    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.367    78.871 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.522    80.394    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.485 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.441    81.926    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X57Y21         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[26]/C
                         clock pessimism              0.938    82.864    
                         clock uncertainty           -0.074    82.790    
    SLICE_X57Y21         FDCE (Setup_fdce_C_CE)      -0.205    82.585    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         82.585    
                         arrival time                         -51.541    
  -------------------------------------------------------------------
                         slack                                 31.044    

Slack (MET) :             31.123ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        8.405ns  (logic 0.896ns (10.660%)  route 7.509ns (89.340%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 81.915 - 80.000 ) 
    Source Clock Delay      (SCD):    3.046ns = ( 43.046 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.616    39.104    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456    39.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.766    41.327    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.423 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    43.046    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    43.570 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    44.931    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    45.055 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    48.052    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.176 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.474    49.649    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124    49.773 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_cs_TCK_i_1/O
                         net (fo=31, routed)          1.678    51.451    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/High_Addr_Reg_En
    SLICE_X33Y23         FDPE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.500    78.504    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.367    78.871 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.522    80.394    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.485 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.430    81.915    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X33Y23         FDPE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[0]/C
                         clock pessimism              0.938    82.853    
                         clock uncertainty           -0.074    82.779    
    SLICE_X33Y23         FDPE (Setup_fdpe_C_CE)      -0.205    82.574    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.574    
                         arrival time                         -51.451    
  -------------------------------------------------------------------
                         slack                                 31.123    

Slack (MET) :             31.123ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        8.405ns  (logic 0.896ns (10.660%)  route 7.509ns (89.340%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.915ns = ( 81.915 - 80.000 ) 
    Source Clock Delay      (SCD):    3.046ns = ( 43.046 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.938ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.616    39.104    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456    39.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.766    41.327    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.423 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    43.046    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    43.570 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    44.931    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    45.055 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    48.052    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    48.176 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.474    49.649    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124    49.773 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_cs_TCK_i_1/O
                         net (fo=31, routed)          1.678    51.451    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/High_Addr_Reg_En
    SLICE_X33Y23         FDPE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.500    78.504    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.367    78.871 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.522    80.394    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.485 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.430    81.915    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X33Y23         FDPE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[4]/C
                         clock pessimism              0.938    82.853    
                         clock uncertainty           -0.074    82.779    
    SLICE_X33Y23         FDPE (Setup_fdpe_C_CE)      -0.205    82.574    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         82.574    
                         arrival time                         -51.451    
  -------------------------------------------------------------------
                         slack                                 31.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.586    -0.595    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.714     0.260    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.286 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.591     0.877    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.141     1.018 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.167     1.185    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X63Y61         LUT3 (Prop_lut3_I2_O)        0.045     1.230 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.230    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_42
    SLICE_X63Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.854    -0.836    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.175    -0.661 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.822     0.162    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.191 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.861     1.052    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.175     0.877    
    SLICE_X63Y61         FDCE (Hold_fdce_C_D)         0.091     0.968    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.full_stop_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.full_stop_reg/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.053ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.586    -0.595    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.714     0.260    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.286 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.592     0.878    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X64Y59         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.full_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDCE (Prop_fdce_C_Q)         0.164     1.042 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.full_stop_reg/Q
                         net (fo=33, routed)          0.175     1.217    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/full_stop
    SLICE_X64Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.262 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Trace_AXI_Master.full_stop_i_1/O
                         net (fo=1, routed)           0.000     1.262    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_39
    SLICE_X64Y59         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.full_stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.854    -0.836    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.175    -0.661 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.822     0.162    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.191 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.862     1.053    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X64Y59         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.full_stop_reg/C
                         clock pessimism             -0.175     0.878    
    SLICE_X64Y59         FDCE (Hold_fdce_C_D)         0.120     0.998    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.full_stop_reg
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.399ns  (logic 0.212ns (53.083%)  route 0.187ns (46.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 41.052 - 40.000 ) 
    Source Clock Delay      (SCD):    0.877ns = ( 40.877 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.586    39.405    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141    39.546 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.714    40.260    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.286 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.591    40.877    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.167    41.044 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          0.187    41.231    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045    41.276 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    41.276    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.854    39.164    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.175    39.339 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.822    40.162    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.191 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.861    41.052    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.175    40.877    
    SLICE_X64Y61         FDCE (Hold_fdce_C_D)         0.124    41.001    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -41.001    
                         arrival time                          41.276    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.099%)  route 0.298ns (56.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.586    -0.595    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.714     0.260    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.286 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.590     0.876    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y62         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.128     1.004 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.298     1.302    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X63Y62         LUT3 (Prop_lut3_I2_O)        0.098     1.400 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.400    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_44
    SLICE_X63Y62         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.854    -0.836    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.175    -0.661 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.822     0.162    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.191 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.859     1.050    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y62         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.174     0.876    
    SLICE_X63Y62         FDCE (Hold_fdce_C_D)         0.107     0.983    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.823%)  route 0.333ns (64.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.586    -0.595    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.714     0.260    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.286 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.590     0.876    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y62         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.141     1.017 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.333     1.350    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X63Y62         LUT3 (Prop_lut3_I2_O)        0.045     1.395 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.395    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_41
    SLICE_X63Y62         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.854    -0.836    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.175    -0.661 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.822     0.162    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.191 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.859     1.050    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y62         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.174     0.876    
    SLICE_X63Y62         FDCE (Hold_fdce_C_D)         0.091     0.967    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.077ns  (logic 0.257ns (23.852%)  route 0.820ns (76.148%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 41.052 - 40.000 ) 
    Source Clock Delay      (SCD):    0.874ns = ( 40.874 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.586    39.405    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141    39.546 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.714    40.260    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.286 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.588    40.874    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y65         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.167    41.041 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.319    41.359    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.045    41.404 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.366    41.771    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X63Y60         LUT1 (Prop_lut1_I0_O)        0.045    41.816 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.136    41.951    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.854    39.164    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.175    39.339 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.822    40.162    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.191 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.861    41.052    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.138    40.914    
    SLICE_X63Y60         FDCE (Hold_fdce_C_CE)       -0.099    40.815    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -40.815    
                         arrival time                          41.951    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.077ns  (logic 0.257ns (23.852%)  route 0.820ns (76.148%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 41.052 - 40.000 ) 
    Source Clock Delay      (SCD):    0.874ns = ( 40.874 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.586    39.405    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141    39.546 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.714    40.260    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.286 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.588    40.874    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y65         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.167    41.041 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.319    41.359    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.045    41.404 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.366    41.771    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X63Y60         LUT1 (Prop_lut1_I0_O)        0.045    41.816 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.136    41.951    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.854    39.164    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.175    39.339 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.822    40.162    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.191 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.861    41.052    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.138    40.914    
    SLICE_X63Y60         FDCE (Hold_fdce_C_CE)       -0.099    40.815    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -40.815    
                         arrival time                          41.951    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.077ns  (logic 0.257ns (23.852%)  route 0.820ns (76.148%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 41.052 - 40.000 ) 
    Source Clock Delay      (SCD):    0.874ns = ( 40.874 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.586    39.405    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141    39.546 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.714    40.260    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.286 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.588    40.874    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y65         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.167    41.041 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.319    41.359    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.045    41.404 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.366    41.771    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X63Y60         LUT1 (Prop_lut1_I0_O)        0.045    41.816 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.136    41.951    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.854    39.164    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.175    39.339 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.822    40.162    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.191 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.861    41.052    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.138    40.914    
    SLICE_X63Y60         FDCE (Hold_fdce_C_CE)       -0.099    40.815    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -40.815    
                         arrival time                          41.951    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.077ns  (logic 0.257ns (23.852%)  route 0.820ns (76.148%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 41.052 - 40.000 ) 
    Source Clock Delay      (SCD):    0.874ns = ( 40.874 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.586    39.405    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141    39.546 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.714    40.260    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.286 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.588    40.874    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y65         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.167    41.041 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.319    41.359    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.045    41.404 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.366    41.771    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X63Y60         LUT1 (Prop_lut1_I0_O)        0.045    41.816 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.136    41.951    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.854    39.164    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.175    39.339 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.822    40.162    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.191 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.861    41.052    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.138    40.914    
    SLICE_X63Y60         FDCE (Hold_fdce_C_CE)       -0.099    40.815    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -40.815    
                         arrival time                          41.951    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.188ns  (logic 0.257ns (21.635%)  route 0.931ns (78.365%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns = ( 41.052 - 40.000 ) 
    Source Clock Delay      (SCD):    0.874ns = ( 40.874 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.586    39.405    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141    39.546 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.714    40.260    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.286 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.588    40.874    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y65         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.167    41.041 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.319    41.359    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.045    41.404 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.366    41.771    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X63Y60         LUT1 (Prop_lut1_I0_O)        0.045    41.816 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.246    42.062    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    37.752 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    38.282    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    38.311 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.854    39.164    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.175    39.339 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.822    40.162    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.191 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.861    41.052    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.138    40.914    
    SLICE_X62Y60         FDCE (Hold_fdce_C_CE)       -0.099    40.815    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -40.815    
                         arrival time                          42.062    
  -------------------------------------------------------------------
                         slack                                  1.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/I1
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X36Y25   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X36Y25   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X36Y27   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X36Y25   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X45Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X45Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X54Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[17]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X38Y29   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[18]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X45Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[19]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X45Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X45Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X45Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[19]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X45Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X45Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X45Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X49Y33   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X48Y33   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X48Y19   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X48Y30   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X36Y27   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X38Y29   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[18]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X36Y26   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X44Y26   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X44Y26   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X38Y26   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X49Y20   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.buffer_addr_reg_cs_TCK_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X50Y19   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.buffer_addr_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X50Y19   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.buffer_addr_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X50Y19   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.buffer_addr_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_test_clk_wiz_1_0
  To Clock:  clkfbout_test_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_test_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    test_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.055ns  (logic 0.735ns (18.125%)  route 3.320ns (81.875%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.193ns = ( 36.526 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.313 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.927    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    20.313    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    20.772 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    21.203    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    21.327 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          2.542    23.870    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y34         LUT2 (Prop_lut2_I0_O)        0.152    24.022 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.346    24.368    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__1[0]
    SLICE_X48Y34         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.445    36.526    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y34         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.275    36.801    
                         clock uncertainty           -0.035    36.766    
    SLICE_X48Y34         FDCE (Setup_fdce_C_D)       -0.275    36.491    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.491    
                         arrival time                         -24.368    
  -------------------------------------------------------------------
                         slack                                 12.123    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.496ns  (logic 0.707ns (20.222%)  route 2.789ns (79.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 36.519 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.313 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.927    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    20.313    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    20.772 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    21.203    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    21.327 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    21.907    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.031 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.777    23.809    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    36.519    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/C
                         clock pessimism              0.353    36.872    
                         clock uncertainty           -0.035    36.837    
    SLICE_X45Y56         FDCE (Setup_fdce_C_CE)      -0.205    36.632    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]
  -------------------------------------------------------------------
                         required time                         36.632    
                         arrival time                         -23.809    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.496ns  (logic 0.707ns (20.222%)  route 2.789ns (79.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 36.519 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.313 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.927    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    20.313    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    20.772 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    21.203    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    21.327 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    21.907    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.031 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.777    23.809    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    36.519    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/C
                         clock pessimism              0.353    36.872    
                         clock uncertainty           -0.035    36.837    
    SLICE_X45Y56         FDCE (Setup_fdce_C_CE)      -0.205    36.632    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]
  -------------------------------------------------------------------
                         required time                         36.632    
                         arrival time                         -23.809    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.496ns  (logic 0.707ns (20.222%)  route 2.789ns (79.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 36.519 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.313 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.927    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    20.313    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    20.772 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    21.203    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    21.327 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    21.907    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.031 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.777    23.809    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    36.519    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[5]/C
                         clock pessimism              0.353    36.872    
                         clock uncertainty           -0.035    36.837    
    SLICE_X45Y56         FDCE (Setup_fdce_C_CE)      -0.205    36.632    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[5]
  -------------------------------------------------------------------
                         required time                         36.632    
                         arrival time                         -23.809    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.496ns  (logic 0.707ns (20.222%)  route 2.789ns (79.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 36.519 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.313 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.927    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    20.313    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    20.772 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    21.203    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    21.327 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    21.907    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.031 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.777    23.809    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    36.519    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[6]/C
                         clock pessimism              0.353    36.872    
                         clock uncertainty           -0.035    36.837    
    SLICE_X45Y56         FDCE (Setup_fdce_C_CE)      -0.205    36.632    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[6]
  -------------------------------------------------------------------
                         required time                         36.632    
                         arrival time                         -23.809    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.496ns  (logic 0.707ns (20.222%)  route 2.789ns (79.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 36.519 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.313 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.927    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    20.313    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    20.772 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    21.203    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    21.327 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    21.907    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.031 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.777    23.809    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    36.519    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[7]/C
                         clock pessimism              0.353    36.872    
                         clock uncertainty           -0.035    36.837    
    SLICE_X45Y56         FDCE (Setup_fdce_C_CE)      -0.205    36.632    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[7]
  -------------------------------------------------------------------
                         required time                         36.632    
                         arrival time                         -23.809    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.496ns  (logic 0.707ns (20.222%)  route 2.789ns (79.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 36.519 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.313 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.927    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    20.313    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    20.772 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    21.203    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    21.327 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    21.907    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.031 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.777    23.809    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    36.519    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[8]/C
                         clock pessimism              0.353    36.872    
                         clock uncertainty           -0.035    36.837    
    SLICE_X45Y56         FDCE (Setup_fdce_C_CE)      -0.205    36.632    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[8]
  -------------------------------------------------------------------
                         required time                         36.632    
                         arrival time                         -23.809    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.496ns  (logic 0.707ns (20.222%)  route 2.789ns (79.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 36.519 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.313 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.927    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    20.313    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    20.772 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    21.203    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    21.327 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    21.907    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.031 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.777    23.809    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    36.519    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[9]/C
                         clock pessimism              0.353    36.872    
                         clock uncertainty           -0.035    36.837    
    SLICE_X45Y56         FDCE (Setup_fdce_C_CE)      -0.205    36.632    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[9]
  -------------------------------------------------------------------
                         required time                         36.632    
                         arrival time                         -23.809    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             12.832ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.487ns  (logic 0.707ns (20.277%)  route 2.780ns (79.723%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 36.519 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.313 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.927    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    20.313    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    20.772 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    21.203    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    21.327 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    21.907    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.031 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.768    23.799    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X47Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    36.519    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X47Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]/C
                         clock pessimism              0.353    36.872    
                         clock uncertainty           -0.035    36.837    
    SLICE_X47Y53         FDCE (Setup_fdce_C_CE)      -0.205    36.632    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[0]
  -------------------------------------------------------------------
                         required time                         36.632    
                         arrival time                         -23.799    
  -------------------------------------------------------------------
                         slack                                 12.832    

Slack (MET) :             12.832ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.487ns  (logic 0.707ns (20.277%)  route 2.780ns (79.723%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns = ( 36.519 - 33.333 ) 
    Source Clock Delay      (SCD):    3.646ns = ( 20.313 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.927    18.594    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.690 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.623    20.313    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X65Y61         FDRE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.459    20.772 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.432    21.203    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X62Y61         LUT5 (Prop_lut5_I4_O)        0.124    21.327 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=12, routed)          0.580    21.907    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.selected_reg
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.031 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          1.768    23.799    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/input0
    SLICE_X47Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.657    34.990    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.081 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         1.438    36.519    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X47Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[16]/C
                         clock pessimism              0.353    36.872    
                         clock uncertainty           -0.035    36.837    
    SLICE_X47Y53         FDCE (Setup_fdce_C_CE)      -0.205    36.632    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[16]
  -------------------------------------------------------------------
                         required time                         36.632    
                         arrival time                         -23.799    
  -------------------------------------------------------------------
                         slack                                 12.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.426%)  route 0.190ns (50.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.775     0.775    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.561     1.362    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X39Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDCE (Prop_fdce_C_Q)         0.141     1.503 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[13]/Q
                         net (fo=1, routed)           0.190     1.693    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg_n_0_[13]
    SLICE_X35Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.738 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[14]_i_1/O
                         net (fo=1, routed)           0.000     1.738    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[14]_i_1_n_0
    SLICE_X35Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.894     0.894    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.923 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.828     1.752    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X35Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[14]/C
                         clock pessimism             -0.127     1.625    
    SLICE_X35Y56         FDCE (Hold_fdce_C_D)         0.091     1.716    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.752%)  route 0.294ns (61.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.775     0.775    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.560     1.361    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X31Y57         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.141     1.502 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[7]/Q
                         net (fo=1, routed)           0.294     1.796    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg_n_0_[7]
    SLICE_X36Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.841 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[8]_i_1/O
                         net (fo=1, routed)           0.000     1.841    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[8]_i_1_n_0
    SLICE_X36Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.894     0.894    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.923 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.829     1.753    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X36Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[8]/C
                         clock pessimism             -0.127     1.626    
    SLICE_X36Y56         FDCE (Hold_fdce_C_D)         0.092     1.718    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.775     0.775    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.593     1.394    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X62Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.141     1.535 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/Q
                         net (fo=1, routed)           0.065     1.600    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/access_idle_1
    SLICE_X62Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.894     0.894    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.923 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.863     1.787    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X62Y53         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/C
                         clock pessimism             -0.393     1.394    
    SLICE_X62Y53         FDCE (Hold_fdce_C_D)         0.075     1.469    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.775     0.775    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.565     1.366    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X57Y59         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.141     1.507 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[5]/Q
                         net (fo=1, routed)           0.089     1.596    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg_n_0_[5]
    SLICE_X56Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.641 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output[6]_i_1/O
                         net (fo=1, routed)           0.000     1.641    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output[6]_i_1_n_0
    SLICE_X56Y59         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.894     0.894    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.923 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.833     1.757    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X56Y59         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[6]/C
                         clock pessimism             -0.378     1.379    
    SLICE_X56Y59         FDCE (Hold_fdce_C_D)         0.121     1.500    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.775     0.775    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.592     1.393    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X59Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.141     1.534 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[27]/Q
                         net (fo=1, routed)           0.101     1.635    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg_n_0_[27]
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.680 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output[28]_i_1/O
                         net (fo=1, routed)           0.000     1.680    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output[28]_i_1_n_0
    SLICE_X60Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.894     0.894    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.923 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.861     1.785    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X60Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[28]/C
                         clock pessimism             -0.376     1.409    
    SLICE_X60Y55         FDCE (Hold_fdce_C_D)         0.120     1.529    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.output_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.775     0.775    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.588     1.389    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X61Y63         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDCE (Prop_fdce_C_Q)         0.141     1.530 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/Q
                         net (fo=3, routed)           0.103     1.633    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][5]
    SLICE_X60Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.678 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[4]_i_1/O
                         net (fo=1, routed)           0.000     1.678    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_29
    SLICE_X60Y63         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.894     0.894    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.923 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.856     1.780    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X60Y63         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                         clock pessimism             -0.378     1.402    
    SLICE_X60Y63         FDCE (Hold_fdce_C_D)         0.121     1.523    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.775     0.775    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.560     1.361    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X31Y57         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDCE (Prop_fdce_C_Q)         0.141     1.502 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[1]/Q
                         net (fo=1, routed)           0.112     1.614    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg_n_0_[1]
    SLICE_X30Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.659 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[2]_i_1/O
                         net (fo=1, routed)           0.000     1.659    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[2]_i_1_n_0
    SLICE_X30Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.894     0.894    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.923 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.829     1.753    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[2]/C
                         clock pessimism             -0.375     1.378    
    SLICE_X30Y56         FDCE (Hold_fdce_C_D)         0.120     1.498    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.775     0.775    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.561     1.362    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.141     1.503 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[20]/Q
                         net (fo=1, routed)           0.086     1.588    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg_n_0_[20]
    SLICE_X41Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.633 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[21]_i_1/O
                         net (fo=1, routed)           0.000     1.633    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[21]_i_1_n_0
    SLICE_X41Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.894     0.894    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.923 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.831     1.754    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X41Y56         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[21]/C
                         clock pessimism             -0.379     1.375    
    SLICE_X41Y56         FDCE (Hold_fdce_C_D)         0.091     1.466    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.775     0.775    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.562     1.363    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X49Y35         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDCE (Prop_fdce_C_Q)         0.141     1.504 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.112     1.616    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X49Y34         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.894     0.894    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.923 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.830     1.753    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y34         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.376     1.377    
    SLICE_X49Y34         FDCE (Hold_fdce_C_D)         0.070     1.447    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.775     0.775    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.593     1.394    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Dbg_Clk
    SLICE_X58Y41         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDCE (Prop_fdce_C_Q)         0.141     1.535 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[2].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.112     1.647    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit_n_2
    SLICE_X58Y40         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.894     0.894    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.923 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=473, routed)         0.863     1.786    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y40         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]/C
                         clock pessimism             -0.376     1.410    
    SLICE_X58Y40         FDCE (Hold_fdce_C_D)         0.066     1.476    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X59Y64   test_i/mdm_1/U0/Use_Dbg_Reg_Access.No_BSCANID.jtag_busy_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X59Y65   test_i/mdm_1/U0/Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y27   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X31Y26   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X31Y26   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X31Y25   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X31Y25   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X31Y25   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X31Y26   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[15]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y44   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y47   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y43   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y45   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y46   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y39   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y48   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y57   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y57   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y57   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X38Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X38Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X38Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X38Y41   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X42Y40   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X42Y39   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X42Y39   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        7.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        9.009ns  (logic 0.896ns (9.945%)  route 8.113ns (90.054%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.584 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.591    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.687 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    20.310    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    20.834 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    22.195    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    22.319 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    25.316    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    25.440 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.438    26.878    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124    27.002 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          2.317    29.319    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X58Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.080 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.504    36.584    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X58Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[28]/C
                         clock pessimism              0.273    36.857    
                         clock uncertainty           -0.035    36.822    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    36.617    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         36.617    
                         arrival time                         -29.319    
  -------------------------------------------------------------------
                         slack                                  7.298    

Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        9.009ns  (logic 0.896ns (9.945%)  route 8.113ns (90.054%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.584 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.591    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.687 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    20.310    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    20.834 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    22.195    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    22.319 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    25.316    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    25.440 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.438    26.878    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124    27.002 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          2.317    29.319    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X58Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.080 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.504    36.584    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X58Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[29]/C
                         clock pessimism              0.273    36.857    
                         clock uncertainty           -0.035    36.822    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    36.617    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         36.617    
                         arrival time                         -29.319    
  -------------------------------------------------------------------
                         slack                                  7.298    

Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        9.009ns  (logic 0.896ns (9.945%)  route 8.113ns (90.054%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.584 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.591    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.687 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    20.310    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    20.834 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    22.195    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    22.319 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    25.316    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    25.440 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.438    26.878    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124    27.002 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          2.317    29.319    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X58Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.080 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.504    36.584    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X58Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[30]/C
                         clock pessimism              0.273    36.857    
                         clock uncertainty           -0.035    36.822    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    36.617    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         36.617    
                         arrival time                         -29.319    
  -------------------------------------------------------------------
                         slack                                  7.298    

Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        9.009ns  (logic 0.896ns (9.945%)  route 8.113ns (90.054%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.584 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.591    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.687 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    20.310    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    20.834 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    22.195    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    22.319 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    25.316    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    25.440 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.438    26.878    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124    27.002 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          2.317    29.319    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X58Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.080 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.504    36.584    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X58Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[31]/C
                         clock pessimism              0.273    36.857    
                         clock uncertainty           -0.035    36.822    
    SLICE_X58Y22         FDCE (Setup_fdce_C_CE)      -0.205    36.617    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         36.617    
                         arrival time                         -29.319    
  -------------------------------------------------------------------
                         slack                                  7.298    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        8.878ns  (logic 0.896ns (10.092%)  route 7.982ns (89.908%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 36.584 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.591    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.687 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    20.310    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    20.834 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    22.195    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    22.319 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    25.316    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    25.440 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.438    26.878    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124    27.002 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          2.186    29.188    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X59Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.080 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.504    36.584    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X59Y22         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[27]/C
                         clock pessimism              0.273    36.857    
                         clock uncertainty           -0.035    36.822    
    SLICE_X59Y22         FDCE (Setup_fdce_C_CE)      -0.205    36.617    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         36.617    
                         arrival time                         -29.188    
  -------------------------------------------------------------------
                         slack                                  7.430    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[14]/CE
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        8.577ns  (logic 0.896ns (10.447%)  route 7.681ns (89.553%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 36.511 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.591    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.687 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    20.310    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    20.834 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    22.195    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    22.319 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    25.316    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    25.440 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.474    26.913    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124    27.037 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_cs_TCK_i_1/O
                         net (fo=31, routed)          1.849    28.886    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/High_Addr_Reg_En
    SLICE_X32Y22         FDPE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.080 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.431    36.511    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X32Y22         FDPE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[14]/C
                         clock pessimism              0.273    36.784    
                         clock uncertainty           -0.035    36.749    
    SLICE_X32Y22         FDPE (Setup_fdpe_C_CE)      -0.205    36.544    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         36.544    
                         arrival time                         -28.886    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[21]/CE
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        8.577ns  (logic 0.896ns (10.447%)  route 7.681ns (89.553%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 36.511 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.591    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.687 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    20.310    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    20.834 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    22.195    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    22.319 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    25.316    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    25.440 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.474    26.913    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124    27.037 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_cs_TCK_i_1/O
                         net (fo=31, routed)          1.849    28.886    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/High_Addr_Reg_En
    SLICE_X32Y22         FDPE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.080 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.431    36.511    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X32Y22         FDPE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[21]/C
                         clock pessimism              0.273    36.784    
                         clock uncertainty           -0.035    36.749    
    SLICE_X32Y22         FDPE (Setup_fdpe_C_CE)      -0.205    36.544    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         36.544    
                         arrival time                         -28.886    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.749ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        8.495ns  (logic 0.896ns (10.547%)  route 7.599ns (89.453%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 36.521 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.591    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.687 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    20.310    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    20.834 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    22.195    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    22.319 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    25.316    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    25.440 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.438    26.878    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I5_O)        0.124    27.002 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_cs_TCK_i_1/O
                         net (fo=33, routed)          1.803    28.805    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Data_Write_Reg_En
    SLICE_X57Y21         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.080 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.441    36.521    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X57Y21         FDCE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[26]/C
                         clock pessimism              0.273    36.794    
                         clock uncertainty           -0.035    36.759    
    SLICE_X57Y21         FDCE (Setup_fdce_C_CE)      -0.205    36.554    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.data_write_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         36.554    
                         arrival time                         -28.805    
  -------------------------------------------------------------------
                         slack                                  7.749    

Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        8.405ns  (logic 0.896ns (10.660%)  route 7.509ns (89.340%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 36.510 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.591    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.687 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    20.310    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    20.834 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    22.195    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    22.319 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    25.316    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    25.440 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.474    26.913    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124    27.037 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_cs_TCK_i_1/O
                         net (fo=31, routed)          1.678    28.715    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/High_Addr_Reg_En
    SLICE_X33Y23         FDPE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.080 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.430    36.510    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X33Y23         FDPE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[0]/C
                         clock pessimism              0.273    36.783    
                         clock uncertainty           -0.035    36.748    
    SLICE_X33Y23         FDPE (Setup_fdpe_C_CE)      -0.205    36.543    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.543    
                         arrival time                         -28.715    
  -------------------------------------------------------------------
                         slack                                  7.828    

Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        8.405ns  (logic 0.896ns (10.660%)  route 7.509ns (89.340%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 36.510 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.591    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.687 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    20.310    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    20.834 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.362    22.195    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X61Y57         LUT3 (Prop_lut3_I1_O)        0.124    22.319 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=8, routed)           2.996    25.316    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Reg_En[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.124    25.440 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0/O
                         net (fo=6, routed)           1.474    26.913    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.control_reg[0]_i_2__0_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124    27.037 r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_cs_TCK_i_1/O
                         net (fo=31, routed)          1.678    28.715    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/High_Addr_Reg_En
    SLICE_X33Y23         FDPE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.080 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.430    36.510    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Dbg_Update
    SLICE_X33Y23         FDPE                                         r  test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[4]/C
                         clock pessimism              0.273    36.783    
                         clock uncertainty           -0.035    36.748    
    SLICE_X33Y23         FDPE (Setup_fdpe_C_CE)      -0.205    36.543    test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Profile.Debug_Profile_I/Serial_Dbg_Intf.high_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.543    
                         arrival time                         -28.715    
  -------------------------------------------------------------------
                         slack                                  7.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785     0.785    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.811 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.591     1.402    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.141     1.543 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.167     1.710    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X63Y61         LUT3 (Prop_lut3_I2_O)        0.045     1.755 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.755    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_42
    SLICE_X63Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904     0.904    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.933 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.861     1.795    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.393     1.402    
    SLICE_X63Y61         FDCE (Hold_fdce_C_D)         0.091     1.493    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.full_stop_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.full_stop_reg/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785     0.785    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.811 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.592     1.403    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X64Y59         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.full_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDCE (Prop_fdce_C_Q)         0.164     1.567 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.full_stop_reg/Q
                         net (fo=33, routed)          0.175     1.742    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/full_stop
    SLICE_X64Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Trace_AXI_Master.full_stop_i_1/O
                         net (fo=1, routed)           0.000     1.787    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_39
    SLICE_X64Y59         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.full_stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904     0.904    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.933 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.862     1.796    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X64Y59         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.full_stop_reg/C
                         clock pessimism             -0.393     1.403    
    SLICE_X64Y59         FDCE (Hold_fdce_C_D)         0.120     1.523    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.full_stop_reg
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.399ns  (logic 0.212ns (53.083%)  route 0.187ns (46.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 18.461 - 16.667 ) 
    Source Clock Delay      (SCD):    1.402ns = ( 18.068 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785    17.452    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.478 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.591    18.068    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.167    18.235 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          0.187    18.423    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045    18.468 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    18.468    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904    17.571    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.600 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.861    18.461    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.393    18.068    
    SLICE_X64Y61         FDCE (Hold_fdce_C_D)         0.124    18.192    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.192    
                         arrival time                          18.468    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.099%)  route 0.298ns (56.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785     0.785    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.811 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.590     1.401    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y62         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.128     1.529 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.298     1.827    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X63Y62         LUT3 (Prop_lut3_I2_O)        0.098     1.925 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.925    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_44
    SLICE_X63Y62         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904     0.904    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.933 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.859     1.793    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y62         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.392     1.401    
    SLICE_X63Y62         FDCE (Hold_fdce_C_D)         0.107     1.508    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.823%)  route 0.333ns (64.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785     0.785    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.811 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.590     1.401    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y62         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDCE (Prop_fdce_C_Q)         0.141     1.542 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.333     1.875    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X63Y62         LUT3 (Prop_lut3_I2_O)        0.045     1.920 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.920    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_41
    SLICE_X63Y62         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904     0.904    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.933 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.859     1.793    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y62         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.392     1.401    
    SLICE_X63Y62         FDCE (Hold_fdce_C_D)         0.091     1.492    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.077ns  (logic 0.257ns (23.852%)  route 0.820ns (76.148%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 18.461 - 16.667 ) 
    Source Clock Delay      (SCD):    1.399ns = ( 18.065 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785    17.452    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.478 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.588    18.065    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y65         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.167    18.232 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.319    18.551    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.045    18.596 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.366    18.962    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X63Y60         LUT1 (Prop_lut1_I0_O)        0.045    19.007 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.136    19.143    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904    17.571    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.600 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.861    18.461    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.105    
    SLICE_X63Y60         FDCE (Hold_fdce_C_CE)       -0.099    18.006    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.006    
                         arrival time                          19.143    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.077ns  (logic 0.257ns (23.852%)  route 0.820ns (76.148%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 18.461 - 16.667 ) 
    Source Clock Delay      (SCD):    1.399ns = ( 18.065 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785    17.452    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.478 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.588    18.065    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y65         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.167    18.232 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.319    18.551    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.045    18.596 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.366    18.962    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X63Y60         LUT1 (Prop_lut1_I0_O)        0.045    19.007 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.136    19.143    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904    17.571    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.600 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.861    18.461    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.105    
    SLICE_X63Y60         FDCE (Hold_fdce_C_CE)       -0.099    18.006    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.006    
                         arrival time                          19.143    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.077ns  (logic 0.257ns (23.852%)  route 0.820ns (76.148%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 18.461 - 16.667 ) 
    Source Clock Delay      (SCD):    1.399ns = ( 18.065 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785    17.452    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.478 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.588    18.065    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y65         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.167    18.232 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.319    18.551    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.045    18.596 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.366    18.962    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X63Y60         LUT1 (Prop_lut1_I0_O)        0.045    19.007 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.136    19.143    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904    17.571    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.600 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.861    18.461    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.105    
    SLICE_X63Y60         FDCE (Hold_fdce_C_CE)       -0.099    18.006    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.006    
                         arrival time                          19.143    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.077ns  (logic 0.257ns (23.852%)  route 0.820ns (76.148%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 18.461 - 16.667 ) 
    Source Clock Delay      (SCD):    1.399ns = ( 18.065 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785    17.452    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.478 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.588    18.065    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y65         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.167    18.232 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.319    18.551    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.045    18.596 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.366    18.962    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X63Y60         LUT1 (Prop_lut1_I0_O)        0.045    19.007 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.136    19.143    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X63Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904    17.571    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.600 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.861    18.461    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.105    
    SLICE_X63Y60         FDCE (Hold_fdce_C_CE)       -0.099    18.006    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.006    
                         arrival time                          19.143    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.188ns  (logic 0.257ns (21.635%)  route 0.931ns (78.365%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns = ( 18.461 - 16.667 ) 
    Source Clock Delay      (SCD):    1.399ns = ( 18.065 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785    17.452    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.478 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.588    18.065    test_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y65         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDCE (Prop_fdce_C_Q)         0.167    18.232 r  test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=5, routed)           0.319    18.551    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.045    18.596 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.366    18.962    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X63Y60         LUT1 (Prop_lut1_I0_O)        0.045    19.007 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.246    19.253    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X62Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904    17.571    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.600 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.861    18.461    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X62Y60         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.356    18.105    
    SLICE_X62Y60         FDCE (Hold_fdce_C_CE)       -0.099    18.006    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.006    
                         arrival time                          19.253    
  -------------------------------------------------------------------
                         slack                                  1.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X58Y65   test_i/mdm_1/U0/Use_Dbg_Reg_Access.update_set_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X36Y25   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X36Y25   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X36Y27   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X36Y25   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X45Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X45Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X54Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[17]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X38Y29   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[18]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X58Y65   test_i/mdm_1/U0/Use_Dbg_Reg_Access.update_set_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X36Y27   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X54Y36   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X38Y29   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[18]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X54Y37   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[20]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X54Y37   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[21]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X34Y33   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X34Y33   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X44Y26   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X44Y26   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X45Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X45Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[16]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X45Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[19]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X45Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X45Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X45Y32   test_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X64Y61   test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X60Y65   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X60Y65   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X60Y65   test_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  To Clock:  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       36.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       40.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.953ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (recovery check against rising-edge clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.546ns  (logic 0.648ns (25.451%)  route 1.898ns (74.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 81.993 - 80.000 ) 
    Source Clock Delay      (SCD):    3.046ns = ( 43.046 - 40.000 ) 
    Clock Pessimism Removal (CPR):    1.030ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.616    39.104    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456    39.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.766    41.327    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.423 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    43.046    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    43.570 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.185    44.755    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X63Y57         LUT2 (Prop_lut2_I1_O)        0.124    44.879 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=2, routed)           0.713    45.592    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X63Y55         FDCE                                         f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.500    78.504    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.367    78.871 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.522    80.394    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.485 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.509    81.993    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism              1.030    83.024    
                         clock uncertainty           -0.074    82.949    
    SLICE_X63Y55         FDCE (Recov_fdce_C_CLR)     -0.405    82.544    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         82.544    
                         arrival time                         -45.592    
  -------------------------------------------------------------------
                         slack                                 36.953    

Slack (MET) :             36.953ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.execute_reg/CLR
                            (recovery check against rising-edge clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.546ns  (logic 0.648ns (25.451%)  route 1.898ns (74.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 81.993 - 80.000 ) 
    Source Clock Delay      (SCD):    3.046ns = ( 43.046 - 40.000 ) 
    Clock Pessimism Removal (CPR):    1.030ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.691    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.731 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.392    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.488 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.616    39.104    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456    39.560 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.766    41.327    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    41.423 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    43.046    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    43.570 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.185    44.755    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X63Y57         LUT2 (Prop_lut2_I1_O)        0.124    44.879 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=2, routed)           0.713    45.592    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X63Y55         FDCE                                         f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    80.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.550    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    75.332 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    76.914    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.005 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        1.500    78.504    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.367    78.871 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           1.522    80.394    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.485 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.509    81.993    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.execute_reg/C
                         clock pessimism              1.030    83.024    
                         clock uncertainty           -0.074    82.949    
    SLICE_X63Y55         FDCE (Recov_fdce_C_CLR)     -0.405    82.544    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.execute_reg
  -------------------------------------------------------------------
                         required time                         82.544    
                         arrival time                         -45.592    
  -------------------------------------------------------------------
                         slack                                 36.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.941ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (removal check against rising-edge clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.941ns  (logic 0.212ns (22.529%)  route 0.729ns (77.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.877ns = ( 40.877 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.586    39.405    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141    39.546 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.714    40.260    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.286 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.591    40.877    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.167    41.044 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          0.479    41.523    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X63Y57         LUT2 (Prop_lut2_I1_O)        0.045    41.568 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=2, routed)           0.250    41.818    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X63Y55         FDCE                                         f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.854    -0.836    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.175    -0.661 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.822     0.162    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.191 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.863     1.054    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism             -0.159     0.895    
                         clock uncertainty            0.074     0.969    
    SLICE_X63Y55         FDCE (Remov_fdce_C_CLR)     -0.092     0.877    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                          41.818    
  -------------------------------------------------------------------
                         slack                                 40.941    

Slack (MET) :             40.941ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.execute_reg/CLR
                            (removal check against rising-edge clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.000ns  (test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.941ns  (logic 0.212ns (22.529%)  route 0.729ns (77.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns
    Source Clock Delay      (SCD):    0.877ns = ( 40.877 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    40.667    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    38.307 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    38.793    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    38.819 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.586    39.405    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141    39.546 f  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.714    40.260    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.286 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.591    40.877    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.167    41.044 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          0.479    41.523    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X63Y57         LUT2 (Prop_lut2_I1_O)        0.045    41.568 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=2, routed)           0.250    41.818    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X63Y55         FDCE                                         f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    test_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  test_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    test_i/clk_wiz_1/inst/clk_in1_test_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  test_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    test_i/clk_wiz_1/inst/clk_out1_test_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  test_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=6878, routed)        0.854    -0.836    test_i/mdm_1/U0/MDM_Core_I1/S_AXI_ACLK
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.175    -0.661 r  test_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.822     0.162    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.191 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.863     1.054    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.execute_reg/C
                         clock pessimism             -0.159     0.895    
                         clock uncertainty            0.074     0.969    
    SLICE_X63Y55         FDCE (Remov_fdce_C_CLR)     -0.092     0.877    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.execute_reg
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                          41.818    
  -------------------------------------------------------------------
                         slack                                 40.941    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (recovery check against rising-edge clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.546ns  (logic 0.648ns (25.451%)  route 1.898ns (74.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 36.589 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.591    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.687 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    20.310    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    20.834 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.185    22.019    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X63Y57         LUT2 (Prop_lut2_I1_O)        0.124    22.143 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=2, routed)           0.713    22.856    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X63Y55         FDCE                                         f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.080 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.509    36.589    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism              0.365    36.954    
                         clock uncertainty           -0.035    36.919    
    SLICE_X63Y55         FDCE (Recov_fdce_C_CLR)     -0.405    36.514    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         36.514    
                         arrival time                         -22.856    
  -------------------------------------------------------------------
                         slack                                 13.658    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.execute_reg/CLR
                            (recovery check against rising-edge clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.546ns  (logic 0.648ns (25.451%)  route 1.898ns (74.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 36.589 - 33.333 ) 
    Source Clock Delay      (SCD):    3.643ns = ( 20.310 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.924    18.591    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.687 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.623    20.310    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.524    20.834 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          1.185    22.019    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X63Y57         LUT2 (Prop_lut2_I1_O)        0.124    22.143 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=2, routed)           0.713    22.856    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X63Y55         FDCE                                         f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.656    34.989    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.080 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         1.509    36.589    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.execute_reg/C
                         clock pessimism              0.365    36.954    
                         clock uncertainty           -0.035    36.919    
    SLICE_X63Y55         FDCE (Recov_fdce_C_CLR)     -0.405    36.514    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.execute_reg
  -------------------------------------------------------------------
                         required time                         36.514    
                         arrival time                         -22.856    
  -------------------------------------------------------------------
                         slack                                 13.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.646ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (removal check against rising-edge clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.941ns  (logic 0.212ns (22.529%)  route 0.729ns (77.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.402ns = ( 18.068 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785    17.452    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.478 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.591    18.068    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.167    18.235 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          0.479    18.714    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X63Y57         LUT2 (Prop_lut2_I1_O)        0.045    18.759 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=2, routed)           0.250    19.009    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X63Y55         FDCE                                         f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904     0.904    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.933 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.863     1.797    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism             -0.377     1.420    
                         clock uncertainty            0.035     1.455    
    SLICE_X63Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                          19.009    
  -------------------------------------------------------------------
                         slack                                 17.646    

Slack (MET) :             17.646ns  (arrival time - required time)
  Source:                 test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.execute_reg/CLR
                            (removal check against rising-edge clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.941ns  (logic 0.212ns (22.529%)  route 0.729ns (77.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.402ns = ( 18.068 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.785    17.452    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.478 f  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.591    18.068    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X64Y61         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.167    18.235 r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          0.479    18.714    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X63Y57         LUT2 (Prop_lut2_I1_O)        0.045    18.759 f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=2, routed)           0.250    19.009    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_reset
    SLICE_X63Y55         FDCE                                         f  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  test_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.904     0.904    test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/UPDATE
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.933 r  test_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=257, routed)         0.863     1.797    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y55         FDCE                                         r  test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.execute_reg/C
                         clock pessimism             -0.377     1.420    
                         clock uncertainty            0.035     1.455    
    SLICE_X63Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    test_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Trace_AXI_Master.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                          19.009    
  -------------------------------------------------------------------
                         slack                                 17.646    





