# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/Asciiconve.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/ClockNBtn.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/debounce.vhd" \
"../../../../project_1.srcs/sources_1/new/font_test_gen.vhd" \
"../../../../project_1.srcs/sources_1/new/vga_sync.vhd" \
"../../../../project_1.srcs/sources_1/new/font_test_top.vhd" \
"../../../../project_1.srcs/sources_1/new/vga_test.vhd" \
"../../../../project_1.srcs/sim_1/imports/new/Asciiconve_tb.vhd" \
"../../../../project_1.srcs/sim_1/new/font_gen_top_tb.vhd" \
"../../../../project_1.srcs/sim_1/new/vga_test_tb.vhd" \

# Do not sort compile order
nosort
