GowinSynthesis start
Running parser ...
Analyzing Verilog file 'H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\DVI_TX\data\dvi_tx_top.v'
Analyzing included file 'top_define.v'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\DVI_TX\data\dvi_tx_top.v":30)
Back to file 'H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\DVI_TX\data\dvi_tx_top.v'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\DVI_TX\data\dvi_tx_top.v":30)
Analyzing included file 'H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\DVI_TX\data\static_macro_define.v'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\DVI_TX\data\dvi_tx_top.v":31)
Back to file 'H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\DVI_TX\data\dvi_tx_top.v'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\DVI_TX\data\dvi_tx_top.v":31)
Analyzing included file 'dvi_tx_defines.v'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\DVI_TX\data\dvi_tx_top.v":32)
Back to file 'H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\DVI_TX\data\dvi_tx_top.v'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\DVI_TX\data\dvi_tx_top.v":32)
Analyzing Verilog file 'H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\DVI_TX\data\rgb2dvi.v'
Analyzing included file '**'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\DVI_TX\data\rgb2dvi.v":535)
Back to file '**'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\DVI_TX\data\rgb2dvi.v":535)
Compiling module 'DVI_TX_Top'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\DVI_TX\data\dvi_tx_top.v":34)
Compiling module '**'("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\DVI_TX\data\rgb2dvi.v":535)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("H:\Gowin\Gowin_V1.9.9.01_x64\IDE\ipcore\DVI_TX\data\rgb2dvi.v":535)
NOTE  (EX0101) : Current top module is "DVI_TX_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "H:\git\TangPrimer20K_LUT-Network\mega138K\src\dvi_tx\temp\DviTx\DVI_TX_Top.vg" completed
Generate template file "H:\git\TangPrimer20K_LUT-Network\mega138K\src\dvi_tx\temp\DviTx\DVI_TX_Top_tmp.v" completed
[100%] Generate report file "H:\git\TangPrimer20K_LUT-Network\mega138K\src\dvi_tx\temp\DviTx\DVI_TX_Top_syn.rpt.html" completed
GowinSynthesis finish
