// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "07/28/2016 10:54:19"

// 
// Device: Altera 5CSEMA4U23C6 Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module proc (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	LED1,
	clk,
	LED2);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	[7:0] LED1;
input 	clk;
output 	[7:0] LED2;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \clk~input_o ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN1 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~3_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~3_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ;
wire \inst1|Selector4~2_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ;
wire \inst1|dest_sel[0]~2_combout ;
wire \inst1|dest_sel[0]~3_combout ;
wire \inst1|dest_sel[0]~0_combout ;
wire \inst1|dest_sel[0]~4_combout ;
wire \inst1|WideOr4~0_combout ;
wire \inst1|WideOr1~0_combout ;
wire \inst1|WideOr1~1_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[12]~21_combout ;
wire \inst|rf4|decode|Decoder0~4_combout ;
wire \inst|rf4|decode|Decoder0~5_combout ;
wire \inst|rf4|decode|Decoder0~6_combout ;
wire \inst|rf4|decode|Decoder0~7_combout ;
wire \inst|m241|OU[12]~22_combout ;
wire \inst|rf4|decode|Decoder0~1_combout ;
wire \inst|rf4|decode|Decoder0~2_combout ;
wire \inst|rf4|decode|Decoder0~3_combout ;
wire \inst|m241|OU[12]~23_combout ;
wire \inst|m241|OU[12]~24_combout ;
wire \inst|rf4|decode|Decoder0~8_combout ;
wire \inst|rf4|decode|Decoder0~9_combout ;
wire \inst|rf4|decode|Decoder0~10_combout ;
wire \inst|rf4|decode|Decoder0~11_combout ;
wire \inst|m241|OU[12]~25_combout ;
wire \inst|m241|OU[12]~26_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[13]~15_combout ;
wire \inst|m241|OU[13]~16_combout ;
wire \inst|m241|OU[13]~17_combout ;
wire \inst|m241|OU[13]~18_combout ;
wire \inst|m241|OU[13]~19_combout ;
wire \inst|m241|OU[13]~20_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[14]~9_combout ;
wire \inst|m241|OU[14]~10_combout ;
wire \inst|m241|OU[14]~11_combout ;
wire \inst|m241|OU[14]~12_combout ;
wire \inst|m241|OU[14]~13_combout ;
wire \inst|m241|OU[14]~14_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ;
wire \inst|m241|OU[15]~0_combout ;
wire \inst|m241|OU[15]~1_combout ;
wire \inst|m241|OU[15]~2_combout ;
wire \inst|m241|OU[15]~3_combout ;
wire \inst|m241|OU[15]~7_combout ;
wire \inst|m241|OU[15]~8_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[9]~39_combout ;
wire \inst|m241|OU[9]~40_combout ;
wire \inst|m241|OU[9]~41_combout ;
wire \inst|m241|OU[9]~42_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[9]~43_combout ;
wire \inst|m241|OU[9]~44_combout ;
wire \inst|fu|al16|a4|Add0~14 ;
wire \inst|fu|al16|a4|Add0~26 ;
wire \inst|fu|al16|a4|Add0~30 ;
wire \inst|fu|al16|a4|Add0~34 ;
wire \inst|fu|al16|a4|Add0~38 ;
wire \inst|fu|al16|a4|Add0~42 ;
wire \inst|fu|al16|a4|Add0~46 ;
wire \inst|fu|al16|a4|Add0~9_sumout ;
wire \inst|fu|al16|a4|Add0~17_sumout ;
wire \inst|fu|al16|a4|Add0~21_sumout ;
wire \inst|fu|al16|a4|a|FA1|S~combout ;
wire \inst|fu|al16|a4|Add0~25_sumout ;
wire \inst|fu|al16|a4|a|FA3|S~combout ;
wire \inst|fu|al16|a4|Add0~29_sumout ;
wire \inst|fu|al16|a4|Add0~33_sumout ;
wire \inst|fu|al16|a4|Add0~37_sumout ;
wire \inst|fu|al16|a4|a|FA6|HA1|C~0_combout ;
wire \inst|fu|al16|a4|a|FA6|HA2|S~combout ;
wire \inst|fu|al16|a4|a|FA6|HA1|S~0_combout ;
wire \inst|fu|al16|a4|Add0~41_sumout ;
wire \inst|fu|al16|a4|Add0~45_sumout ;
wire \inst|fu|al16|a4|a|FA8|S~combout ;
wire \inst|fu|al16|a4|Add0~10 ;
wire \inst|fu|al16|a4|Add0~49_sumout ;
wire \inst|fu|al16|a4|Add0~50 ;
wire \inst|fu|al16|a4|Add0~53_sumout ;
wire \inst|fu|al16|a4|a|FA11|HA1|C~0_combout ;
wire \inst|fu|al16|a4|a|FA11|HA2|S~combout ;
wire \inst|fu|al16|a4|a|FA11|HA1|S~0_combout ;
wire \inst|fu|al16|a4|Add0~54 ;
wire \inst|fu|al16|a4|Add0~57_sumout ;
wire \inst1|WideOr2~0_combout ;
wire \inst|fu|al16|l4|mu4|Mux3~0_combout ;
wire \inst|fu|al16|m2|OU[12]~14_combout ;
wire \inst1|Decoder0~0_combout ;
wire \inst|m242|OU[9]~2_combout ;
wire \inst|m242|OU[12]~17_combout ;
wire \inst|rf4|decode|Decoder0~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1_combout ;
wire \inst1|Selector4~0_combout ;
wire \inst1|Selector1~0_combout ;
wire \inst1|Selector0~0_combout ;
wire \inst|rf4|am4|Mux3~0_combout ;
wire \inst|rf4|am4|Mux3~1_combout ;
wire \inst|rf4|am4|Mux3~2_combout ;
wire \inst|rf4|am4|Mux3~3_combout ;
wire \inst1|Selector3~0_combout ;
wire \inst1|Selector2~0_combout ;
wire \inst|rf4|am4|Mux3~4_combout ;
wire \inst1|Decoder1~3_combout ;
wire \inst3|Add0~79_combout ;
wire \inst3|Add0~14 ;
wire \inst3|Add0~18 ;
wire \inst3|Add0~22 ;
wire \inst3|Add0~26 ;
wire \inst3|Add0~30 ;
wire \inst3|Add0~34 ;
wire \inst3|Add0~38 ;
wire \inst3|Add0~42 ;
wire \inst3|Add0~46 ;
wire \inst3|Add0~50 ;
wire \inst3|Add0~54 ;
wire \inst3|Add0~58 ;
wire \inst3|Add0~61_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout ;
wire \inst1|Selector4~1_combout ;
wire \inst1|Selector6~0_combout ;
wire \inst|m241|OU[11]~27_combout ;
wire \inst|m241|OU[11]~28_combout ;
wire \inst|m241|OU[11]~29_combout ;
wire \inst|m241|OU[11]~30_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[11]~31_combout ;
wire \inst|m241|OU[11]~32_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout ;
wire \inst|fu|al16|a4|a|FA7|HA1|S~0_combout ;
wire \inst|fu|al16|a4|a|FA9|S~combout ;
wire \inst|fu|al16|l4|mu4|Mux4~0_combout ;
wire \inst|fu|al16|m2|OU[11]~13_combout ;
wire \inst|m242|OU[11]~16_combout ;
wire \inst|rf4|am4|Mux4~0_combout ;
wire \inst|rf4|am4|Mux4~1_combout ;
wire \inst|rf4|am4|Mux4~2_combout ;
wire \inst|rf4|am4|Mux4~3_combout ;
wire \inst|rf4|am4|Mux4~4_combout ;
wire \inst3|Add0~78_combout ;
wire \inst3|Add0~57_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout ;
wire \inst1|Selector7~0_combout ;
wire \inst|m241|OU[10]~33_combout ;
wire \inst|m241|OU[10]~34_combout ;
wire \inst|m241|OU[10]~35_combout ;
wire \inst|m241|OU[10]~36_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[10]~37_combout ;
wire \inst|m241|OU[10]~38_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout ;
wire \inst|fu|al16|a4|a|FA10|HA1|C~0_combout ;
wire \inst|fu|al16|l4|mu4|Mux5~0_combout ;
wire \inst|fu|al16|m2|OU[10]~12_combout ;
wire \inst|m242|OU[10]~15_combout ;
wire \inst|rf4|am4|Mux5~0_combout ;
wire \inst|rf4|am4|Mux5~1_combout ;
wire \inst|rf4|am4|Mux5~2_combout ;
wire \inst|rf4|am4|Mux5~3_combout ;
wire \inst|rf4|am4|Mux5~4_combout ;
wire \inst3|Add0~77_combout ;
wire \inst3|Add0~53_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[0]~94_combout ;
wire \inst|m241|OU[0]~95_combout ;
wire \inst|m241|OU[0]~91_combout ;
wire \inst|m241|OU[0]~92_combout ;
wire \inst1|WideOr0~0_combout ;
wire \inst|m241|OU[2]~4_combout ;
wire \inst|m241|OU[3]~75_combout ;
wire \inst|m241|OU[0]~93_combout ;
wire \inst|m241|OU[0]~96_combout ;
wire \inst|fu|al16|a4|Add0~22 ;
wire \inst|fu|al16|a4|Add0~18 ;
wire \inst|fu|al16|a4|Add0~13_sumout ;
wire \inst|fu|al16|a4|a|FA2|S~combout ;
wire \inst|fu|al16|a4|a|FA4|S~combout ;
wire \inst|fu|al16|a4|a|FA7|HA1|C~0_combout ;
wire \inst|fu|al16|a4|a|FA7|HA2|S~0_combout ;
wire \inst|fu|al16|a4|a|FA9|HA1|C~0_combout ;
wire \inst|fu|al16|m2|OU[9]~11_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout ;
wire \inst|fu|al16|m2|OU[9]~15_combout ;
wire \inst|m242|OU[9]~18_combout ;
wire \inst|rf4|am4|Mux6~0_combout ;
wire \inst|rf4|am4|Mux6~1_combout ;
wire \inst|rf4|am4|Mux6~2_combout ;
wire \inst|rf4|am4|Mux6~3_combout ;
wire \inst|rf4|am4|Mux6~4_combout ;
wire \inst3|Add0~76_combout ;
wire \inst3|Add0~49_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \inst1|dest_sel[0]~10_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ;
wire \inst1|dest_sel[0]~11_combout ;
wire \inst|rf4|decode|Decoder0~15_combout ;
wire \inst|m241|OU[8]~45_combout ;
wire \inst|m241|OU[8]~46_combout ;
wire \inst|m241|OU[8]~47_combout ;
wire \inst|m241|OU[8]~48_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[8]~49_combout ;
wire \inst|m241|OU[8]~50_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout ;
wire \inst|fu|al16|l4|mu4|Mux7~0_combout ;
wire \inst|fu|al16|m2|OU[8]~10_combout ;
wire \inst|m242|OU[8]~14_combout ;
wire \inst|rf4|am4|Mux7~0_combout ;
wire \inst|rf4|am4|Mux7~1_combout ;
wire \inst|rf4|am4|Mux7~2_combout ;
wire \inst|rf4|am4|Mux7~3_combout ;
wire \inst|rf4|am4|Mux7~4_combout ;
wire \inst3|Add0~75_combout ;
wire \inst3|Add0~45_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ;
wire \inst1|dest_sel[3]~8_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ;
wire \inst1|dest_sel[3]~9_combout ;
wire \inst|rf4|decode|Decoder0~14_combout ;
wire \inst|m241|OU[7]~51_combout ;
wire \inst|m241|OU[7]~52_combout ;
wire \inst|m241|OU[7]~53_combout ;
wire \inst|m241|OU[7]~54_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[7]~55_combout ;
wire \inst|m241|OU[7]~56_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ;
wire \inst|fu|al16|l4|mu4|Mux8~0_combout ;
wire \inst|fu|al16|m2|OU[7]~9_combout ;
wire \inst|m242|OU[7]~13_combout ;
wire \inst|rf4|am4|Mux8~0_combout ;
wire \inst|rf4|am4|Mux8~1_combout ;
wire \inst|rf4|am4|Mux8~2_combout ;
wire \inst|rf4|am4|Mux8~3_combout ;
wire \inst|rf4|am4|Mux8~4_combout ;
wire \inst3|Add0~74_combout ;
wire \inst3|Add0~41_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ;
wire \inst1|dest_sel[2]~6_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ;
wire \inst1|dest_sel[2]~7_combout ;
wire \inst|rf4|decode|Decoder0~13_combout ;
wire \inst|m241|OU[6]~57_combout ;
wire \inst|m241|OU[6]~58_combout ;
wire \inst|m241|OU[6]~59_combout ;
wire \inst|m241|OU[6]~60_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[6]~61_combout ;
wire \inst|m241|OU[6]~62_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ;
wire \inst|fu|al16|l4|mu4|Mux9~0_combout ;
wire \inst|fu|al16|a4|a|FA6|HA2|C~0_combout ;
wire \inst|fu|al16|m2|OU[6]~8_combout ;
wire \inst|m242|OU[6]~12_combout ;
wire \inst|rf4|am4|Mux9~0_combout ;
wire \inst|rf4|am4|Mux9~1_combout ;
wire \inst|rf4|am4|Mux9~2_combout ;
wire \inst|rf4|am4|Mux9~3_combout ;
wire \inst|rf4|am4|Mux9~4_combout ;
wire \inst3|Add0~73_combout ;
wire \inst3|Add0~37_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ;
wire \inst1|dest_sel[1]~1_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ;
wire \inst1|dest_sel[1]~5_combout ;
wire \inst|rf4|decode|Decoder0~12_combout ;
wire \inst|m241|OU[5]~63_combout ;
wire \inst|m241|OU[5]~64_combout ;
wire \inst|m241|OU[5]~65_combout ;
wire \inst|m241|OU[5]~66_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[5]~67_combout ;
wire \inst|m241|OU[5]~68_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ;
wire \inst|fu|al16|a4|a|FA5|HA1|C~0_combout ;
wire \inst|fu|al16|l4|mu4|Mux10~0_combout ;
wire \inst|fu|al16|m2|OU[5]~7_combout ;
wire \inst|m242|OU[5]~11_combout ;
wire \inst|rf4|am4|Mux10~0_combout ;
wire \inst|rf4|am4|Mux10~1_combout ;
wire \inst|rf4|am4|Mux10~2_combout ;
wire \inst|rf4|am4|Mux10~3_combout ;
wire \inst|rf4|am4|Mux10~4_combout ;
wire \inst3|Add0~72_combout ;
wire \inst3|Add0~33_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout ;
wire \inst1|Selector5~0_combout ;
wire \inst|m241|OU[4]~69_combout ;
wire \inst|m241|OU[4]~70_combout ;
wire \inst|m241|OU[4]~71_combout ;
wire \inst|m241|OU[4]~72_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[4]~73_combout ;
wire \inst|m241|OU[4]~74_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ;
wire \inst|fu|al16|a4|a|FA4|HA1|C~0_combout ;
wire \inst|fu|al16|l4|mu4|Mux11~0_combout ;
wire \inst|fu|al16|m2|OU[4]~6_combout ;
wire \inst|m242|OU[4]~10_combout ;
wire \inst|rf4|am4|Mux11~0_combout ;
wire \inst|rf4|am4|Mux11~1_combout ;
wire \inst|rf4|am4|Mux11~2_combout ;
wire \inst|rf4|am4|Mux11~3_combout ;
wire \inst|rf4|am4|Mux11~4_combout ;
wire \inst3|Add0~71_combout ;
wire \inst3|Add0~29_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[3]~79_combout ;
wire \inst|m241|OU[3]~80_combout ;
wire \inst|m241|OU[3]~76_combout ;
wire \inst|m241|OU[3]~77_combout ;
wire \inst|m241|OU[3]~78_combout ;
wire \inst|m241|OU[3]~108_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ;
wire \inst|fu|al16|l4|mu4|Mux12~0_combout ;
wire \inst|fu|al16|a4|a|FA3|HA2|C~0_combout ;
wire \inst|fu|al16|m2|OU[3]~5_combout ;
wire \inst|m242|OU[3]~9_combout ;
wire \inst|rf4|am4|Mux12~0_combout ;
wire \inst|rf4|am4|Mux12~1_combout ;
wire \inst|rf4|am4|Mux12~2_combout ;
wire \inst|rf4|am4|Mux12~3_combout ;
wire \inst|rf4|am4|Mux12~4_combout ;
wire \inst3|Add0~70_combout ;
wire \inst3|Add0~25_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout ;
wire \inst1|Selector4~4_combout ;
wire \inst|m241|OU[2]~6_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[2]~84_combout ;
wire \inst|m241|OU[2]~85_combout ;
wire \inst|m241|OU[2]~81_combout ;
wire \inst|m241|OU[2]~82_combout ;
wire \inst|m241|OU[2]~83_combout ;
wire \inst|m241|OU[2]~104_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ;
wire \inst|fu|al16|l4|mu4|Mux13~0_combout ;
wire \inst|fu|al16|m2|OU[2]~4_combout ;
wire \inst|m242|OU[2]~8_combout ;
wire \inst|rf4|am4|Mux13~0_combout ;
wire \inst|rf4|am4|Mux13~1_combout ;
wire \inst|rf4|am4|Mux13~2_combout ;
wire \inst|rf4|am4|Mux13~3_combout ;
wire \inst|rf4|am4|Mux13~4_combout ;
wire \inst3|Add0~69_combout ;
wire \inst3|Add0~21_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout ;
wire \inst1|Selector4~3_combout ;
wire \inst|m241|OU[2]~5_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ;
wire \inst|m241|OU[1]~89_combout ;
wire \inst|m241|OU[1]~90_combout ;
wire \inst|m241|OU[1]~86_combout ;
wire \inst|m241|OU[1]~87_combout ;
wire \inst|m241|OU[1]~88_combout ;
wire \inst|m241|OU[1]~100_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ;
wire \inst|fu|al16|l4|mu4|Mux14~0_combout ;
wire \inst|fu|al16|m2|OU[1]~3_combout ;
wire \inst|m242|OU[1]~7_combout ;
wire \inst|rf4|am4|Mux14~0_combout ;
wire \inst|rf4|am4|Mux14~1_combout ;
wire \inst|rf4|am4|Mux14~2_combout ;
wire \inst|rf4|am4|Mux14~3_combout ;
wire \inst|rf4|am4|Mux14~4_combout ;
wire \inst3|Add0~68_combout ;
wire \inst3|Add0~17_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ;
wire \inst1|Decoder1~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout ;
wire \inst|fu|al16|a4|a|FA11|S~combout ;
wire \inst|fu|al16|a4|Add0~58 ;
wire \inst|fu|al16|a4|Add0~5_sumout ;
wire \inst|fu|al16|a4|a|FA13|HA1|C~0_combout ;
wire \inst|fu|al16|l4|mu4|Mux2~0_combout ;
wire \inst|fu|al16|m2|OU[13]~0_combout ;
wire \inst|m242|OU[13]~3_combout ;
wire \inst|rf4|am4|Mux2~0_combout ;
wire \inst|rf4|am4|Mux2~1_combout ;
wire \inst|rf4|am4|Mux2~2_combout ;
wire \inst|rf4|am4|Mux2~3_combout ;
wire \inst|rf4|am4|Mux2~4_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout ;
wire \inst|fu|al16|a4|a|FA5|HA2|S~combout ;
wire \inst|fu|al16|a4|a|FA5|HA1|S~0_combout ;
wire \inst|fu|al16|a4|a|FA7|S~combout ;
wire \inst|fu|al16|a4|a|FA10|HA2|S~0_combout ;
wire \inst|fu|al16|a4|a|FA10|HA1|S~0_combout ;
wire \inst|fu|al16|a4|a|FA12|S~combout ;
wire \inst|fu|al16|a4|Add0~6 ;
wire \inst|fu|al16|a4|Add0~1_sumout ;
wire \inst|fu|al16|a4|a|FA14|HA1|C~0_combout ;
wire \inst|fu|al16|l4|mu4|Mux1~0_combout ;
wire \inst|fu|al16|m2|OU[14]~1_combout ;
wire \inst|m242|OU[14]~4_combout ;
wire \inst|rf4|am4|Mux1~0_combout ;
wire \inst|rf4|am4|Mux1~1_combout ;
wire \inst|rf4|am4|Mux1~2_combout ;
wire \inst|rf4|am4|Mux1~3_combout ;
wire \inst|rf4|am4|Mux1~4_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout ;
wire \inst|fu|al16|l4|mu4|Mux15~0_combout ;
wire \inst|fu|al16|m2|OU[0]~2_combout ;
wire \inst|m242|OU[0]~5_combout ;
wire \inst|m242|OU[0]~6_combout ;
wire \inst|rf4|am4|Mux15~0_combout ;
wire \inst|rf4|am4|Mux15~1_combout ;
wire \inst|rf4|am4|Mux15~2_combout ;
wire \inst|rf4|am4|Mux15~3_combout ;
wire \inst|rf4|am4|Mux15~4_combout ;
wire \inst3|Add0~67_combout ;
wire \inst3|Add0~13_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \inst6|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \inst11|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ;
wire \inst1|WideOr5~0_combout ;
wire \inst3|Add0~66_combout ;
wire \inst3|Add0~62 ;
wire \inst3|Add0~9_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ;
wire \inst1|Decoder1~4_combout ;
wire \inst3|Add0~65_combout ;
wire \inst3|Add0~10 ;
wire \inst3|Add0~5_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ;
wire \inst1|WideOr3~0_combout ;
wire \inst|fu|al16|a4|Add0~2 ;
wire \inst|fu|al16|a4|Add0~61_sumout ;
wire \inst|fu|al16|l4|mu4|Mux0~0_combout ;
wire \inst|fu|al16|a4|a|FA13|S~combout ;
wire \inst|fu|al16|m2|OU[15]~16_combout ;
wire \inst1|Decoder1~2_combout ;
wire \inst|fu|al16|a4|a|FA13|HA2|C~0_combout ;
wire \inst|fu|al16|WideAnd0~0_combout ;
wire \inst|fu|al16|WideAnd0~1_combout ;
wire \inst|fu|al16|WideAnd0~2_combout ;
wire \inst|fu|al16|WideAnd0~3_combout ;
wire \inst2|add_offset~0_combout ;
wire \inst3|Add0~64_combout ;
wire \inst3|Add0~6 ;
wire \inst3|Add0~1_sumout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0_combout ;
wire \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ;
wire \inst1|Decoder1~1_combout ;
wire \inst|m242|OU[15]~0_combout ;
wire \inst|m242|OU[15]~1_combout ;
wire \inst|rf4|am4|Mux0~0_combout ;
wire \inst|rf4|am4|Mux0~1_combout ;
wire \inst|rf4|am4|Mux0~2_combout ;
wire \inst|rf4|am4|Mux0~3_combout ;
wire \inst|rf4|am4|Mux0~4_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ;
wire \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ;
wire \altera_internal_jtag~TDO ;
wire [15:0] \inst|rf4|S1612|Q ;
wire [15:0] \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [15:0] \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [2:0] \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [3:0] \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w ;
wire [6:0] \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [3:0] \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [15:0] \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [4:0] \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [15:0] \inst|rf4|S169|Q ;
wire [6:0] \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [31:0] \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [15:0] \inst|rf4|S161|Q ;
wire [1:0] \inst5|clk_inst|altera_pll_i|outclk_wire ;
wire [15:0] \inst|rf4|S162|Q ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [15:0] \inst|rf4|S163|Q ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w ;
wire [3:0] \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w ;
wire [15:0] \inst|rf4|S164|Q ;
wire [3:0] \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w ;
wire [2:0] \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a ;
wire [15:0] \inst|rf4|S165|Q ;
wire [15:0] \inst|rf4|S166|Q ;
wire [2:0] \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [15:0] \inst|rf4|S167|Q ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w ;
wire [15:0] \inst|rf4|S168|Q ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w ;
wire [15:0] \inst|rf4|S1610|Q ;
wire [15:0] \inst|rf4|S1611|Q ;
wire [15:0] \inst|rf4|S1613|Q ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w ;
wire [15:0] \inst|rf4|S1614|Q ;
wire [15:0] \inst|rf4|S1615|Q ;
wire [15:0] \inst|rf4|S1616|Q ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [3:0] \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [2:0] \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [4:0] \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [5:0] \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [3:0] \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w ;
wire [15:0] \inst3|PC ;
wire [3:0] \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w ;
wire [3:0] \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [1:0] \inst5|clk_inst|altera_pll_i|fboutclk_wire ;

wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ;
wire [0:0] \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ;
wire [7:0] \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus [0];

assign \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0  = \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus [0];

assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];
assign \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN1  = \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [1];

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

cyclonev_io_obuf \LED1[7]~output (
	.i(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED1[7]),
	.obar());
// synopsys translate_off
defparam \LED1[7]~output .bus_hold = "false";
defparam \LED1[7]~output .open_drain_output = "false";
defparam \LED1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED1[6]~output (
	.i(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED1[6]),
	.obar());
// synopsys translate_off
defparam \LED1[6]~output .bus_hold = "false";
defparam \LED1[6]~output .open_drain_output = "false";
defparam \LED1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED1[5]~output (
	.i(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED1[5]),
	.obar());
// synopsys translate_off
defparam \LED1[5]~output .bus_hold = "false";
defparam \LED1[5]~output .open_drain_output = "false";
defparam \LED1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED1[4]~output (
	.i(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED1[4]),
	.obar());
// synopsys translate_off
defparam \LED1[4]~output .bus_hold = "false";
defparam \LED1[4]~output .open_drain_output = "false";
defparam \LED1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED1[3]~output (
	.i(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED1[3]),
	.obar());
// synopsys translate_off
defparam \LED1[3]~output .bus_hold = "false";
defparam \LED1[3]~output .open_drain_output = "false";
defparam \LED1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED1[2]~output (
	.i(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED1[2]),
	.obar());
// synopsys translate_off
defparam \LED1[2]~output .bus_hold = "false";
defparam \LED1[2]~output .open_drain_output = "false";
defparam \LED1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED1[1]~output (
	.i(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED1[1]),
	.obar());
// synopsys translate_off
defparam \LED1[1]~output .bus_hold = "false";
defparam \LED1[1]~output .open_drain_output = "false";
defparam \LED1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED1[0]~output (
	.i(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED1[0]),
	.obar());
// synopsys translate_off
defparam \LED1[0]~output .bus_hold = "false";
defparam \LED1[0]~output .open_drain_output = "false";
defparam \LED1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED2[7]~output (
	.i(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED2[7]),
	.obar());
// synopsys translate_off
defparam \LED2[7]~output .bus_hold = "false";
defparam \LED2[7]~output .open_drain_output = "false";
defparam \LED2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED2[6]~output (
	.i(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED2[6]),
	.obar());
// synopsys translate_off
defparam \LED2[6]~output .bus_hold = "false";
defparam \LED2[6]~output .open_drain_output = "false";
defparam \LED2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED2[5]~output (
	.i(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED2[5]),
	.obar());
// synopsys translate_off
defparam \LED2[5]~output .bus_hold = "false";
defparam \LED2[5]~output .open_drain_output = "false";
defparam \LED2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED2[4]~output (
	.i(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED2[4]),
	.obar());
// synopsys translate_off
defparam \LED2[4]~output .bus_hold = "false";
defparam \LED2[4]~output .open_drain_output = "false";
defparam \LED2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED2[3]~output (
	.i(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED2[3]),
	.obar());
// synopsys translate_off
defparam \LED2[3]~output .bus_hold = "false";
defparam \LED2[3]~output .open_drain_output = "false";
defparam \LED2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED2[2]~output (
	.i(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED2[2]),
	.obar());
// synopsys translate_off
defparam \LED2[2]~output .bus_hold = "false";
defparam \LED2[2]~output .open_drain_output = "false";
defparam \LED2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED2[1]~output (
	.i(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED2[1]),
	.obar());
// synopsys translate_off
defparam \LED2[1]~output .bus_hold = "false";
defparam \LED2[1]~output .open_drain_output = "false";
defparam \LED2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED2[0]~output (
	.i(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED2[0]),
	.obar());
// synopsys translate_off
defparam \LED2[0]~output .bus_hold = "false";
defparam \LED2[0]~output .open_drain_output = "false";
defparam \LED2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_pll_refclk_select \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clk~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

cyclonev_fractional_pll \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\inst5|clk_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\inst5|clk_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "400.0 mhz";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "1st_order";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 4;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 4;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 256;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 256;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

cyclonev_pll_reconfig \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

cyclonev_pll_output_counter \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN1 ),
	.tclk0(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 125;
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 125;
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "1.6 mhz";
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \inst5|clk_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 1;
// synopsys translate_on

cyclonev_pll_output_counter \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\inst5|clk_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 251;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 250;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 250;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "0.8 mhz";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "625000 ps";
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \inst5|clk_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 1;
// synopsys translate_on

cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h1515151515151515;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 64'hBFFFBFFFBFFFBFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 64'h1555155515551555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 64'h6666666666666666;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 64'h5656565656565656;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 64'hBAAABAAABAAABAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altera_internal_jtag~TDIUTAP ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 64'h8000000080000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 64'h0000000008000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .extended_lut = "off";
defparam \~QIC_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QIC_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~15 (
	.dataa(!\~QIC_CREATED_GND~I_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\~QIC_CREATED_GND~I_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~15 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~15 .lut_mask = 64'h3330335F333F335F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0 .lut_mask = 64'h0004FBFF0004FBFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .lut_mask = 64'h8888888888888888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .lut_mask = 64'h0300030003100300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h7777777777777777;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 64'hE0E0E0E0E0E0E0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 64'h0000000001FA0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 64'h0000000004000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 64'h051537370515FFBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0010001000100010;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.asdata(vcc),
	.clrn(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~61 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 .lut_mask = 64'h0303001003030000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 64'h0C0C0C0C00008000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 64'h0000100000001000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 64'h000000000004FA04;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0002000200020002;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~3 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~3 .lut_mask = 64'h0000007000000070;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .lut_mask = 64'h00FEFF0000FEFF00;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .lut_mask = 64'h0F0E0F5A0F0E0F5A;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 .lut_mask = 64'h3332333633323336;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h555455AA555455AA;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0 .lut_mask = 64'h00000404000C040C;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1 .lut_mask = 64'h00000004FFFFFFFF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 64'h7777777777777777;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 64'h0004000400040004;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.asdata(vcc),
	.clrn(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .lut_mask = 64'h0404040404040404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .lut_mask = 64'h2F2F2F2F2F2F2F2F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .lut_mask = 64'h3030303000008000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .lut_mask = 64'h0000100000001000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 64'h0004000400040004;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 64'h0000000200000002;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~3 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~3 .lut_mask = 64'h0000007000000070;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 64'h3336363633363636;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 64'h3333333633363336;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 .lut_mask = 64'hFFFFFF8F00000000;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 64'h3333333633333333;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .lut_mask = 64'h0001000100010001;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .lut_mask = 64'h3332333233323332;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 64'h0000000000000004;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 64'h6A6A6A6A6A6A6A6A;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .lut_mask = 64'h5466546654665466;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .lut_mask = 64'h0004000400040004;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0 .lut_mask = 64'h04FFFFFF04FFFFFF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~1_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~61 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.cout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~29_sumout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~37_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~33_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~61_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~57_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~53_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~49_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~45_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~41_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~25_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~21_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~17_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~13_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~9_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|Add0~5_sumout ),
	.asdata(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.asdata(vcc),
	.clrn(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.asdata(vcc),
	.clrn(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 64'h0111011101110111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 .lut_mask = 64'h0000FFFF00400040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.asdata(vcc),
	.clrn(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.asdata(vcc),
	.clrn(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 64'h8888F0008888F000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.asdata(vcc),
	.clrn(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .lut_mask = 64'h0000445000004450;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.asdata(vcc),
	.clrn(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.asdata(vcc),
	.clrn(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.asdata(vcc),
	.clrn(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.asdata(vcc),
	.clrn(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.asdata(vcc),
	.clrn(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.asdata(vcc),
	.clrn(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 64'h0053ACFF0053ACFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.asdata(vcc),
	.clrn(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .lut_mask = 64'h00AA00AA11BB05AF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~9_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11 .lut_mask = 64'h51005DFF5DFF5DFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h4444444444444444;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 64'h4444444444444444;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 64'h0503AFCF0503AFCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 64'h0000FFFF4000F377;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .extended_lut = "on";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .lut_mask = 64'h0F0F00000F0F0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hC8C8C8C8C8C8C8C8;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h4040404040404040;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout  = (\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// !\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))

	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0 .lut_mask = 64'h4040404040404040;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3] (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3] = ( \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3] .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3] .lut_mask = 64'h0000001000000010;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout  = (!\inst3|PC [13] & (!\inst3|PC [14] & \inst3|PC [15]))

	.dataa(!\inst3|PC [13]),
	.datab(!\inst3|PC [14]),
	.datac(!\inst3|PC [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0 .lut_mask = 64'h0808080808080808;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 64'h0010001000100010;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3] = (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])))

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3] .lut_mask = 64'h0020002000200020;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout  = (!\inst|rf4|am4|Mux0~4_combout  & (!\inst|rf4|am4|Mux2~4_combout  & \inst|rf4|am4|Mux1~4_combout ))

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(!\inst|rf4|am4|Mux1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0 .lut_mask = 64'h0808080808080808;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout  = (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg 
// [15] & \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0 .lut_mask = 64'h0808080808080808;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Selector4~2 (
// Equation(s):
// \inst1|Selector4~2_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  & 
// (((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector4~2 .extended_lut = "off";
defparam \inst1|Selector4~2 .lut_mask = 64'h0A8E00000A8E0000;
defparam \inst1|Selector4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  = (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2 .lut_mask = 64'h8888888888888888;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout  = (!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))

	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0 .lut_mask = 64'h0808080808080808;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3] (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3] = ( \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3] .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3] .lut_mask = 64'h0000001000000010;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout  = (!\inst3|PC [13] & (\inst3|PC [14] & !\inst3|PC [15]))

	.dataa(!\inst3|PC [13]),
	.datab(!\inst3|PC [14]),
	.datac(!\inst3|PC [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1 .lut_mask = 64'h2020202020202020;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout  = (!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))

	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0 .lut_mask = 64'h0202020202020202;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3] (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3] = ( \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3] .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3] .lut_mask = 64'h0000001000000010;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout  = (\inst3|PC [13] & (\inst3|PC [14] & !\inst3|PC [15]))

	.dataa(!\inst3|PC [13]),
	.datab(!\inst3|PC [14]),
	.datac(!\inst3|PC [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2 .lut_mask = 64'h1010101010101010;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1613|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst1|dest_sel[0]~2 (
// Equation(s):
// \inst1|dest_sel[0]~2_combout  = (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[0]~2 .extended_lut = "off";
defparam \inst1|dest_sel[0]~2 .lut_mask = 64'h8A8A8A8A8A8A8A8A;
defparam \inst1|dest_sel[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|dest_sel[0]~3 (
// Equation(s):
// \inst1|dest_sel[0]~3_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( 
// !\inst1|dest_sel[0]~2_combout  ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( 
// !\inst1|dest_sel[0]~2_combout  ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( 
// (!\inst1|dest_sel[0]~2_combout  & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ) # ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( !\inst1|dest_sel[0]~2_combout  ) ) )

	.dataa(!\inst1|dest_sel[0]~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[0]~3 .extended_lut = "off";
defparam \inst1|dest_sel[0]~3 .lut_mask = 64'hAAAAAA8AAAAAAAAA;
defparam \inst1|dest_sel[0]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|dest_sel[0]~0 (
// Equation(s):
// \inst1|dest_sel[0]~0_combout  = (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0]))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[0]~0 .extended_lut = "off";
defparam \inst1|dest_sel[0]~0 .lut_mask = 64'h2020202020202020;
defparam \inst1|dest_sel[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|dest_sel[0]~4 (
// Equation(s):
// \inst1|dest_sel[0]~4_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( 
// !\inst1|dest_sel[0]~0_combout  ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( 
// !\inst1|dest_sel[0]~0_combout  ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( 
// (!\inst1|dest_sel[0]~0_combout  & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ) # ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( !\inst1|dest_sel[0]~0_combout  ) ) )

	.dataa(!\inst1|dest_sel[0]~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[0]~4 .extended_lut = "off";
defparam \inst1|dest_sel[0]~4 .lut_mask = 64'hAAAAAA8AAAAAAAAA;
defparam \inst1|dest_sel[0]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1613|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1614|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1613|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1614|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1615|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst1|WideOr4~0 (
// Equation(s):
// \inst1|WideOr4~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ) # 
// (((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ) # (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout )) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr4~0 .extended_lut = "off";
defparam \inst1|WideOr4~0 .lut_mask = 64'h0004FFFB0004FFFB;
defparam \inst1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|WideOr1~0 (
// Equation(s):
// \inst1|WideOr1~0_combout  = (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout  $ 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout  & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ) # 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ))))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr1~0 .extended_lut = "off";
defparam \inst1|WideOr1~0 .lut_mask = 64'hC30EC30EC30EC30E;
defparam \inst1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|WideOr1~1 (
// Equation(s):
// \inst1|WideOr1~1_combout  = (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & !\inst1|WideOr1~0_combout )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datab(!\inst1|WideOr1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr1~1 .extended_lut = "off";
defparam \inst1|WideOr1~1 .lut_mask = 64'h8888888888888888;
defparam \inst1|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1613|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[10]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1614|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[10]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1615|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[10]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1616|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[10]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1613|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1614|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1615|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1616|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[11] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w[3] (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3] = (!\inst3|PC [13] & (!\inst3|PC [14] & !\inst3|PC [15]))

	.dataa(!\inst3|PC [13]),
	.datab(!\inst3|PC [14]),
	.datac(!\inst3|PC [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w[3] .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w[3] .lut_mask = 64'h8080808080808080;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout  = (!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// !\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))

	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0 .lut_mask = 64'h8080808080808080;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006A";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout  = (!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & (\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & 
// !\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))

	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0 .lut_mask = 64'h2020202020202020;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3] (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3] = ( \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3] .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3] .lut_mask = 64'h0000001000000010;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout  = (\inst3|PC [13] & (!\inst3|PC [14] & !\inst3|PC [15]))

	.dataa(!\inst3|PC [13]),
	.datab(!\inst3|PC [14]),
	.datac(!\inst3|PC [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0 .lut_mask = 64'h4040404040404040;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_first_bit_number = 19;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4 .lut_mask = 64'h37FF37FF37FF37FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_first_bit_number = 18;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_first_bit_number = 17;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_first_bit_number = 16;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_first_bit_number = 15;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a143~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1 .lut_mask = 64'h004020608ACAAAEA;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1613|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[12] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1614|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[12] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1615|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[12] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1616|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[12]~21 (
// Equation(s):
// \inst|m241|OU[12]~21_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1616|Q [12] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1615|Q [12] ) ) ) # ( \inst1|Selector7~0_combout 
//  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1614|Q [12] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1613|Q [12] ) ) )

	.dataa(!\inst|rf4|S1613|Q [12]),
	.datab(!\inst|rf4|S1614|Q [12]),
	.datac(!\inst|rf4|S1615|Q [12]),
	.datad(!\inst|rf4|S1616|Q [12]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[12]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[12]~21 .extended_lut = "off";
defparam \inst|m241|OU[12]~21 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[12]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|decode|Decoder0~4 (
// Equation(s):
// \inst|rf4|decode|Decoder0~4_combout  = ( !\inst1|dest_sel[0]~11_combout  & ( (!\inst1|dest_sel[1]~5_combout  & (\inst1|dest_sel[2]~7_combout  & (!\inst1|dest_sel[3]~9_combout  & !\inst1|WideOr4~0_combout ))) ) )

	.dataa(!\inst1|dest_sel[1]~5_combout ),
	.datab(!\inst1|dest_sel[2]~7_combout ),
	.datac(!\inst1|dest_sel[3]~9_combout ),
	.datad(!\inst1|WideOr4~0_combout ),
	.datae(!\inst1|dest_sel[0]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~4 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~4 .lut_mask = 64'h2000000020000000;
defparam \inst|rf4|decode|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S165|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|decode|Decoder0~5 (
// Equation(s):
// \inst|rf4|decode|Decoder0~5_combout  = ( \inst1|dest_sel[0]~11_combout  & ( (!\inst1|dest_sel[1]~5_combout  & (\inst1|dest_sel[2]~7_combout  & (!\inst1|dest_sel[3]~9_combout  & !\inst1|WideOr4~0_combout ))) ) )

	.dataa(!\inst1|dest_sel[1]~5_combout ),
	.datab(!\inst1|dest_sel[2]~7_combout ),
	.datac(!\inst1|dest_sel[3]~9_combout ),
	.datad(!\inst1|WideOr4~0_combout ),
	.datae(!\inst1|dest_sel[0]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~5 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~5 .lut_mask = 64'h0000200000002000;
defparam \inst|rf4|decode|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S166|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|decode|Decoder0~6 (
// Equation(s):
// \inst|rf4|decode|Decoder0~6_combout  = ( !\inst1|dest_sel[0]~11_combout  & ( (\inst1|dest_sel[1]~5_combout  & (\inst1|dest_sel[2]~7_combout  & (!\inst1|dest_sel[3]~9_combout  & !\inst1|WideOr4~0_combout ))) ) )

	.dataa(!\inst1|dest_sel[1]~5_combout ),
	.datab(!\inst1|dest_sel[2]~7_combout ),
	.datac(!\inst1|dest_sel[3]~9_combout ),
	.datad(!\inst1|WideOr4~0_combout ),
	.datae(!\inst1|dest_sel[0]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~6 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~6 .lut_mask = 64'h1000000010000000;
defparam \inst|rf4|decode|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S167|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|decode|Decoder0~7 (
// Equation(s):
// \inst|rf4|decode|Decoder0~7_combout  = ( \inst1|dest_sel[0]~11_combout  & ( (\inst1|dest_sel[1]~5_combout  & (\inst1|dest_sel[2]~7_combout  & (!\inst1|dest_sel[3]~9_combout  & !\inst1|WideOr4~0_combout ))) ) )

	.dataa(!\inst1|dest_sel[1]~5_combout ),
	.datab(!\inst1|dest_sel[2]~7_combout ),
	.datac(!\inst1|dest_sel[3]~9_combout ),
	.datad(!\inst1|WideOr4~0_combout ),
	.datae(!\inst1|dest_sel[0]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~7 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~7 .lut_mask = 64'h0000100000001000;
defparam \inst|rf4|decode|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S168|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[12]~22 (
// Equation(s):
// \inst|m241|OU[12]~22_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S168|Q [12] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S167|Q [12] ) ) ) # ( \inst1|Selector7~0_combout  
// & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S166|Q [12] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S165|Q [12] ) ) )

	.dataa(!\inst|rf4|S165|Q [12]),
	.datab(!\inst|rf4|S166|Q [12]),
	.datac(!\inst|rf4|S167|Q [12]),
	.datad(!\inst|rf4|S168|Q [12]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[12]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[12]~22 .extended_lut = "off";
defparam \inst|m241|OU[12]~22 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[12]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|decode|Decoder0~1 (
// Equation(s):
// \inst|rf4|decode|Decoder0~1_combout  = ( \inst1|dest_sel[0]~11_combout  & ( (!\inst1|dest_sel[1]~5_combout  & (!\inst1|dest_sel[2]~7_combout  & (!\inst1|dest_sel[3]~9_combout  & !\inst1|WideOr4~0_combout ))) ) )

	.dataa(!\inst1|dest_sel[1]~5_combout ),
	.datab(!\inst1|dest_sel[2]~7_combout ),
	.datac(!\inst1|dest_sel[3]~9_combout ),
	.datad(!\inst1|WideOr4~0_combout ),
	.datae(!\inst1|dest_sel[0]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~1 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~1 .lut_mask = 64'h0000800000008000;
defparam \inst|rf4|decode|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S162|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|decode|Decoder0~2 (
// Equation(s):
// \inst|rf4|decode|Decoder0~2_combout  = ( !\inst1|dest_sel[0]~11_combout  & ( (\inst1|dest_sel[1]~5_combout  & (!\inst1|dest_sel[2]~7_combout  & (!\inst1|dest_sel[3]~9_combout  & !\inst1|WideOr4~0_combout ))) ) )

	.dataa(!\inst1|dest_sel[1]~5_combout ),
	.datab(!\inst1|dest_sel[2]~7_combout ),
	.datac(!\inst1|dest_sel[3]~9_combout ),
	.datad(!\inst1|WideOr4~0_combout ),
	.datae(!\inst1|dest_sel[0]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~2 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~2 .lut_mask = 64'h4000000040000000;
defparam \inst|rf4|decode|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S163|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|decode|Decoder0~3 (
// Equation(s):
// \inst|rf4|decode|Decoder0~3_combout  = ( \inst1|dest_sel[0]~11_combout  & ( (\inst1|dest_sel[1]~5_combout  & (!\inst1|dest_sel[2]~7_combout  & (!\inst1|dest_sel[3]~9_combout  & !\inst1|WideOr4~0_combout ))) ) )

	.dataa(!\inst1|dest_sel[1]~5_combout ),
	.datab(!\inst1|dest_sel[2]~7_combout ),
	.datac(!\inst1|dest_sel[3]~9_combout ),
	.datad(!\inst1|WideOr4~0_combout ),
	.datae(!\inst1|dest_sel[0]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~3 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~3 .lut_mask = 64'h0000400000004000;
defparam \inst|rf4|decode|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S164|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[12]~23 (
// Equation(s):
// \inst|m241|OU[12]~23_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S164|Q [12] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S163|Q [12] ) ) ) # ( \inst1|Selector7~0_combout  
// & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S162|Q [12] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S161|Q [12] ) ) )

	.dataa(!\inst|rf4|S161|Q [12]),
	.datab(!\inst|rf4|S162|Q [12]),
	.datac(!\inst|rf4|S163|Q [12]),
	.datad(!\inst|rf4|S164|Q [12]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[12]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[12]~23 .extended_lut = "off";
defparam \inst|m241|OU[12]~23 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[12]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[12]~24 (
// Equation(s):
// \inst|m241|OU[12]~24_combout  = ( \inst|m241|OU[12]~23_combout  & ( (!\inst1|Selector4~3_combout  & ((!\inst1|Selector5~0_combout ) # ((\inst|m241|OU[12]~22_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[12]~21_combout )))) ) ) # ( 
// !\inst|m241|OU[12]~23_combout  & ( (!\inst1|Selector4~3_combout  & (\inst1|Selector5~0_combout  & ((\inst|m241|OU[12]~22_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[12]~21_combout )))) ) )

	.dataa(!\inst1|Selector4~3_combout ),
	.datab(!\inst1|Selector5~0_combout ),
	.datac(!\inst|m241|OU[12]~21_combout ),
	.datad(!\inst|m241|OU[12]~22_combout ),
	.datae(!\inst|m241|OU[12]~23_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[12]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[12]~24 .extended_lut = "off";
defparam \inst|m241|OU[12]~24 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|m241|OU[12]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|decode|Decoder0~8 (
// Equation(s):
// \inst|rf4|decode|Decoder0~8_combout  = ( !\inst1|dest_sel[0]~11_combout  & ( (!\inst1|dest_sel[1]~5_combout  & (!\inst1|dest_sel[2]~7_combout  & (\inst1|dest_sel[3]~9_combout  & !\inst1|WideOr4~0_combout ))) ) )

	.dataa(!\inst1|dest_sel[1]~5_combout ),
	.datab(!\inst1|dest_sel[2]~7_combout ),
	.datac(!\inst1|dest_sel[3]~9_combout ),
	.datad(!\inst1|WideOr4~0_combout ),
	.datae(!\inst1|dest_sel[0]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~8 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~8 .lut_mask = 64'h0800000008000000;
defparam \inst|rf4|decode|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S169|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|decode|Decoder0~9 (
// Equation(s):
// \inst|rf4|decode|Decoder0~9_combout  = ( \inst1|dest_sel[0]~11_combout  & ( (!\inst1|dest_sel[1]~5_combout  & (!\inst1|dest_sel[2]~7_combout  & (\inst1|dest_sel[3]~9_combout  & !\inst1|WideOr4~0_combout ))) ) )

	.dataa(!\inst1|dest_sel[1]~5_combout ),
	.datab(!\inst1|dest_sel[2]~7_combout ),
	.datac(!\inst1|dest_sel[3]~9_combout ),
	.datad(!\inst1|WideOr4~0_combout ),
	.datae(!\inst1|dest_sel[0]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~9 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~9 .lut_mask = 64'h0000080000000800;
defparam \inst|rf4|decode|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1610|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|decode|Decoder0~10 (
// Equation(s):
// \inst|rf4|decode|Decoder0~10_combout  = ( !\inst1|dest_sel[0]~11_combout  & ( (\inst1|dest_sel[1]~5_combout  & (!\inst1|dest_sel[2]~7_combout  & (\inst1|dest_sel[3]~9_combout  & !\inst1|WideOr4~0_combout ))) ) )

	.dataa(!\inst1|dest_sel[1]~5_combout ),
	.datab(!\inst1|dest_sel[2]~7_combout ),
	.datac(!\inst1|dest_sel[3]~9_combout ),
	.datad(!\inst1|WideOr4~0_combout ),
	.datae(!\inst1|dest_sel[0]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~10 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~10 .lut_mask = 64'h0400000004000000;
defparam \inst|rf4|decode|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1611|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|decode|Decoder0~11 (
// Equation(s):
// \inst|rf4|decode|Decoder0~11_combout  = ( \inst1|dest_sel[0]~11_combout  & ( (\inst1|dest_sel[1]~5_combout  & (!\inst1|dest_sel[2]~7_combout  & (\inst1|dest_sel[3]~9_combout  & !\inst1|WideOr4~0_combout ))) ) )

	.dataa(!\inst1|dest_sel[1]~5_combout ),
	.datab(!\inst1|dest_sel[2]~7_combout ),
	.datac(!\inst1|dest_sel[3]~9_combout ),
	.datad(!\inst1|WideOr4~0_combout ),
	.datae(!\inst1|dest_sel[0]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~11 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~11 .lut_mask = 64'h0000040000000400;
defparam \inst|rf4|decode|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1612|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[12]~25 (
// Equation(s):
// \inst|m241|OU[12]~25_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1612|Q [12] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1611|Q [12] ) ) ) # ( \inst1|Selector7~0_combout 
//  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1610|Q [12] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S169|Q [12] ) ) )

	.dataa(!\inst|rf4|S169|Q [12]),
	.datab(!\inst|rf4|S1610|Q [12]),
	.datac(!\inst|rf4|S1611|Q [12]),
	.datad(!\inst|rf4|S1612|Q [12]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[12]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[12]~25 .extended_lut = "off";
defparam \inst|m241|OU[12]~25 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[12]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[12]~26 (
// Equation(s):
// \inst|m241|OU[12]~26_combout  = ( \inst|m241|OU[12]~25_combout  & ( (!\inst|m241|OU[2]~5_combout  & (((\inst|m241|OU[2]~6_combout )))) # (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & ((\inst|m241|OU[12]~24_combout ))) # 
// (\inst|m241|OU[2]~6_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout )))) ) ) # ( !\inst|m241|OU[12]~25_combout  & ( (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & 
// ((\inst|m241|OU[12]~24_combout ))) # (\inst|m241|OU[2]~6_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ),
	.datab(!\inst|m241|OU[2]~5_combout ),
	.datac(!\inst|m241|OU[2]~6_combout ),
	.datad(!\inst|m241|OU[12]~24_combout ),
	.datae(!\inst|m241|OU[12]~25_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[12]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[12]~26 .extended_lut = "off";
defparam \inst|m241|OU[12]~26 .lut_mask = 64'h01310D3D01310D3D;
defparam \inst|m241|OU[12]~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3] = (\inst|rf4|am4|Mux0~4_combout  & (!\inst|rf4|am4|Mux2~4_combout  & (!\inst|rf4|am4|Mux1~4_combout  & \inst1|Decoder1~0_combout )))

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(!\inst|rf4|am4|Mux1~4_combout ),
	.datad(!\inst1|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3] .lut_mask = 64'h0040004000400040;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3] = (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])))

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3] .lut_mask = 64'h0200020002000200;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout  = (\inst|rf4|am4|Mux0~4_combout  & (!\inst|rf4|am4|Mux2~4_combout  & !\inst|rf4|am4|Mux1~4_combout ))

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(!\inst|rf4|am4|Mux1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0 .lut_mask = 64'h4040404040404040;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout  = (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// !\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0 .lut_mask = 64'h2020202020202020;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[12]~26_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a144~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1 .lut_mask = 64'h004020608ACAAAEA;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1613|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1614|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1615|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1616|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[13]~15 (
// Equation(s):
// \inst|m241|OU[13]~15_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1616|Q [13] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1615|Q [13] ) ) ) # ( \inst1|Selector7~0_combout 
//  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1614|Q [13] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1613|Q [13] ) ) )

	.dataa(!\inst|rf4|S1613|Q [13]),
	.datab(!\inst|rf4|S1614|Q [13]),
	.datac(!\inst|rf4|S1615|Q [13]),
	.datad(!\inst|rf4|S1616|Q [13]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[13]~15 .extended_lut = "off";
defparam \inst|m241|OU[13]~15 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[13]~15 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S165|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S166|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S167|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S168|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[13]~16 (
// Equation(s):
// \inst|m241|OU[13]~16_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S168|Q [13] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S167|Q [13] ) ) ) # ( \inst1|Selector7~0_combout  
// & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S166|Q [13] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S165|Q [13] ) ) )

	.dataa(!\inst|rf4|S165|Q [13]),
	.datab(!\inst|rf4|S166|Q [13]),
	.datac(!\inst|rf4|S167|Q [13]),
	.datad(!\inst|rf4|S168|Q [13]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[13]~16 .extended_lut = "off";
defparam \inst|m241|OU[13]~16 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[13]~16 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S162|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S163|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S164|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[13]~17 (
// Equation(s):
// \inst|m241|OU[13]~17_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S164|Q [13] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S163|Q [13] ) ) ) # ( \inst1|Selector7~0_combout  
// & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S162|Q [13] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S161|Q [13] ) ) )

	.dataa(!\inst|rf4|S161|Q [13]),
	.datab(!\inst|rf4|S162|Q [13]),
	.datac(!\inst|rf4|S163|Q [13]),
	.datad(!\inst|rf4|S164|Q [13]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[13]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[13]~17 .extended_lut = "off";
defparam \inst|m241|OU[13]~17 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[13]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[13]~18 (
// Equation(s):
// \inst|m241|OU[13]~18_combout  = ( \inst|m241|OU[13]~17_combout  & ( (!\inst1|Selector4~3_combout  & ((!\inst1|Selector5~0_combout ) # ((\inst|m241|OU[13]~16_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[13]~15_combout )))) ) ) # ( 
// !\inst|m241|OU[13]~17_combout  & ( (!\inst1|Selector4~3_combout  & (\inst1|Selector5~0_combout  & ((\inst|m241|OU[13]~16_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[13]~15_combout )))) ) )

	.dataa(!\inst1|Selector4~3_combout ),
	.datab(!\inst1|Selector5~0_combout ),
	.datac(!\inst|m241|OU[13]~15_combout ),
	.datad(!\inst|m241|OU[13]~16_combout ),
	.datae(!\inst|m241|OU[13]~17_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[13]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[13]~18 .extended_lut = "off";
defparam \inst|m241|OU[13]~18 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|m241|OU[13]~18 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S169|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1610|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1611|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1612|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[13]~19 (
// Equation(s):
// \inst|m241|OU[13]~19_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1612|Q [13] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1611|Q [13] ) ) ) # ( \inst1|Selector7~0_combout 
//  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1610|Q [13] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S169|Q [13] ) ) )

	.dataa(!\inst|rf4|S169|Q [13]),
	.datab(!\inst|rf4|S1610|Q [13]),
	.datac(!\inst|rf4|S1611|Q [13]),
	.datad(!\inst|rf4|S1612|Q [13]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[13]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[13]~19 .extended_lut = "off";
defparam \inst|m241|OU[13]~19 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[13]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[13]~20 (
// Equation(s):
// \inst|m241|OU[13]~20_combout  = ( \inst|m241|OU[13]~19_combout  & ( (!\inst|m241|OU[2]~5_combout  & (((\inst|m241|OU[2]~6_combout )))) # (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & ((\inst|m241|OU[13]~18_combout ))) # 
// (\inst|m241|OU[2]~6_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout )))) ) ) # ( !\inst|m241|OU[13]~19_combout  & ( (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & 
// ((\inst|m241|OU[13]~18_combout ))) # (\inst|m241|OU[2]~6_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout ),
	.datab(!\inst|m241|OU[2]~5_combout ),
	.datac(!\inst|m241|OU[2]~6_combout ),
	.datad(!\inst|m241|OU[13]~18_combout ),
	.datae(!\inst|m241|OU[13]~19_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[13]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[13]~20 .extended_lut = "off";
defparam \inst|m241|OU[13]~20 .lut_mask = 64'h01310D3D01310D3D;
defparam \inst|m241|OU[13]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[13]~20_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a145~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1 .lut_mask = 64'h004020608ACAAAEA;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1613|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1614|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1615|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1616|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[14]~9 (
// Equation(s):
// \inst|m241|OU[14]~9_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1616|Q [14] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1615|Q [14] ) ) ) # ( \inst1|Selector7~0_combout  
// & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1614|Q [14] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1613|Q [14] ) ) )

	.dataa(!\inst|rf4|S1613|Q [14]),
	.datab(!\inst|rf4|S1614|Q [14]),
	.datac(!\inst|rf4|S1615|Q [14]),
	.datad(!\inst|rf4|S1616|Q [14]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[14]~9 .extended_lut = "off";
defparam \inst|m241|OU[14]~9 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[14]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S165|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S166|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S167|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S168|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[14]~10 (
// Equation(s):
// \inst|m241|OU[14]~10_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S168|Q [14] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S167|Q [14] ) ) ) # ( \inst1|Selector7~0_combout  
// & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S166|Q [14] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S165|Q [14] ) ) )

	.dataa(!\inst|rf4|S165|Q [14]),
	.datab(!\inst|rf4|S166|Q [14]),
	.datac(!\inst|rf4|S167|Q [14]),
	.datad(!\inst|rf4|S168|Q [14]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[14]~10 .extended_lut = "off";
defparam \inst|m241|OU[14]~10 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[14]~10 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S162|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S163|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S164|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[14]~11 (
// Equation(s):
// \inst|m241|OU[14]~11_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S164|Q [14] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S163|Q [14] ) ) ) # ( \inst1|Selector7~0_combout  
// & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S162|Q [14] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S161|Q [14] ) ) )

	.dataa(!\inst|rf4|S161|Q [14]),
	.datab(!\inst|rf4|S162|Q [14]),
	.datac(!\inst|rf4|S163|Q [14]),
	.datad(!\inst|rf4|S164|Q [14]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[14]~11 .extended_lut = "off";
defparam \inst|m241|OU[14]~11 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[14]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[14]~12 (
// Equation(s):
// \inst|m241|OU[14]~12_combout  = ( \inst|m241|OU[14]~11_combout  & ( (!\inst1|Selector4~3_combout  & ((!\inst1|Selector5~0_combout ) # ((\inst|m241|OU[14]~10_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[14]~9_combout )))) ) ) # ( 
// !\inst|m241|OU[14]~11_combout  & ( (!\inst1|Selector4~3_combout  & (\inst1|Selector5~0_combout  & ((\inst|m241|OU[14]~10_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[14]~9_combout )))) ) )

	.dataa(!\inst1|Selector4~3_combout ),
	.datab(!\inst1|Selector5~0_combout ),
	.datac(!\inst|m241|OU[14]~9_combout ),
	.datad(!\inst|m241|OU[14]~10_combout ),
	.datae(!\inst|m241|OU[14]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[14]~12 .extended_lut = "off";
defparam \inst|m241|OU[14]~12 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|m241|OU[14]~12 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S169|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1610|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1611|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1612|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[14]~13 (
// Equation(s):
// \inst|m241|OU[14]~13_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1612|Q [14] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1611|Q [14] ) ) ) # ( \inst1|Selector7~0_combout 
//  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1610|Q [14] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S169|Q [14] ) ) )

	.dataa(!\inst|rf4|S169|Q [14]),
	.datab(!\inst|rf4|S1610|Q [14]),
	.datac(!\inst|rf4|S1611|Q [14]),
	.datad(!\inst|rf4|S1612|Q [14]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[14]~13 .extended_lut = "off";
defparam \inst|m241|OU[14]~13 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[14]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[14]~14 (
// Equation(s):
// \inst|m241|OU[14]~14_combout  = ( \inst|m241|OU[14]~13_combout  & ( (!\inst|m241|OU[2]~5_combout  & (((\inst|m241|OU[2]~6_combout )))) # (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & ((\inst|m241|OU[14]~12_combout ))) # 
// (\inst|m241|OU[2]~6_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout )))) ) ) # ( !\inst|m241|OU[14]~13_combout  & ( (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & 
// ((\inst|m241|OU[14]~12_combout ))) # (\inst|m241|OU[2]~6_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout ),
	.datab(!\inst|m241|OU[2]~5_combout ),
	.datac(!\inst|m241|OU[2]~6_combout ),
	.datad(!\inst|m241|OU[14]~12_combout ),
	.datae(!\inst|m241|OU[14]~13_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[14]~14 .extended_lut = "off";
defparam \inst|m241|OU[14]~14 .lut_mask = 64'h01310D3D01310D3D;
defparam \inst|m241|OU[14]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[14]~14_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \inst|rf4|S1613|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1614|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1615|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1616|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[15]~0 (
// Equation(s):
// \inst|m241|OU[15]~0_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1616|Q [15] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1615|Q [15] ) ) ) # ( \inst1|Selector7~0_combout  
// & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1614|Q [15] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1613|Q [15] ) ) )

	.dataa(!\inst|rf4|S1613|Q [15]),
	.datab(!\inst|rf4|S1614|Q [15]),
	.datac(!\inst|rf4|S1615|Q [15]),
	.datad(!\inst|rf4|S1616|Q [15]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[15]~0 .extended_lut = "off";
defparam \inst|m241|OU[15]~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[15]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S165|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S166|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S167|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S168|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[15]~1 (
// Equation(s):
// \inst|m241|OU[15]~1_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S168|Q [15] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S167|Q [15] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S166|Q [15] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S165|Q [15] ) ) )

	.dataa(!\inst|rf4|S165|Q [15]),
	.datab(!\inst|rf4|S166|Q [15]),
	.datac(!\inst|rf4|S167|Q [15]),
	.datad(!\inst|rf4|S168|Q [15]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[15]~1 .extended_lut = "off";
defparam \inst|m241|OU[15]~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[15]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S162|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S163|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S164|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[15]~2 (
// Equation(s):
// \inst|m241|OU[15]~2_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S164|Q [15] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S163|Q [15] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S162|Q [15] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S161|Q [15] ) ) )

	.dataa(!\inst|rf4|S161|Q [15]),
	.datab(!\inst|rf4|S162|Q [15]),
	.datac(!\inst|rf4|S163|Q [15]),
	.datad(!\inst|rf4|S164|Q [15]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[15]~2 .extended_lut = "off";
defparam \inst|m241|OU[15]~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[15]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[15]~3 (
// Equation(s):
// \inst|m241|OU[15]~3_combout  = ( \inst|m241|OU[15]~2_combout  & ( (!\inst1|Selector4~3_combout  & (((!\inst1|Selector5~0_combout ) # (\inst|m241|OU[15]~1_combout )))) # (\inst1|Selector4~3_combout  & (\inst|m241|OU[15]~0_combout )) ) ) # ( 
// !\inst|m241|OU[15]~2_combout  & ( (!\inst1|Selector4~3_combout  & (((\inst|m241|OU[15]~1_combout  & \inst1|Selector5~0_combout )))) # (\inst1|Selector4~3_combout  & (\inst|m241|OU[15]~0_combout )) ) )

	.dataa(!\inst|m241|OU[15]~0_combout ),
	.datab(!\inst1|Selector4~3_combout ),
	.datac(!\inst|m241|OU[15]~1_combout ),
	.datad(!\inst1|Selector5~0_combout ),
	.datae(!\inst|m241|OU[15]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[15]~3 .extended_lut = "off";
defparam \inst|m241|OU[15]~3 .lut_mask = 64'h111DDD1D111DDD1D;
defparam \inst|m241|OU[15]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S169|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1610|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1611|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[15] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1612|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[15]~7 (
// Equation(s):
// \inst|m241|OU[15]~7_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1612|Q [15] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1611|Q [15] ) ) ) # ( \inst1|Selector7~0_combout  
// & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1610|Q [15] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S169|Q [15] ) ) )

	.dataa(!\inst|rf4|S169|Q [15]),
	.datab(!\inst|rf4|S1610|Q [15]),
	.datac(!\inst|rf4|S1611|Q [15]),
	.datad(!\inst|rf4|S1612|Q [15]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[15]~7 .extended_lut = "off";
defparam \inst|m241|OU[15]~7 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[15]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[15]~8 (
// Equation(s):
// \inst|m241|OU[15]~8_combout  = ( \inst|m241|OU[15]~7_combout  & ( (!\inst|m241|OU[2]~5_combout  & (((\inst|m241|OU[2]~6_combout )))) # (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & ((\inst|m241|OU[15]~3_combout ))) # 
// (\inst|m241|OU[2]~6_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout )))) ) ) # ( !\inst|m241|OU[15]~7_combout  & ( (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & 
// ((\inst|m241|OU[15]~3_combout ))) # (\inst|m241|OU[2]~6_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout ),
	.datab(!\inst|m241|OU[15]~3_combout ),
	.datac(!\inst|m241|OU[2]~5_combout ),
	.datad(!\inst|m241|OU[2]~6_combout ),
	.datae(!\inst|m241|OU[15]~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[15]~8 .extended_lut = "off";
defparam \inst|m241|OU[15]~8 .lut_mask = 64'h030503F5030503F5;
defparam \inst|m241|OU[15]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[15]~8_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 64'hCCCCCCCCCCCCCCC8;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1] .power_up = "low";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 64'h4040404040404040;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3] = (!\inst|rf4|am4|Mux0~4_combout  & (!\inst|rf4|am4|Mux2~4_combout  & (!\inst|rf4|am4|Mux1~4_combout  & \inst1|Decoder1~0_combout )))

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(!\inst|rf4|am4|Mux1~4_combout ),
	.datad(!\inst1|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w[3] .lut_mask = 64'h0080008000800080;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3] = (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])))

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3] .lut_mask = 64'h2000200020002000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3] = (!\inst|rf4|am4|Mux0~4_combout  & (!\inst|rf4|am4|Mux2~4_combout  & !\inst|rf4|am4|Mux1~4_combout ))

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(!\inst|rf4|am4|Mux1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w[3] .lut_mask = 64'h8080808080808080;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3] = (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// !\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w[3] .lut_mask = 64'h8080808080808080;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[15]~8_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3] = (!\inst|rf4|am4|Mux0~4_combout  & (\inst|rf4|am4|Mux2~4_combout  & (!\inst|rf4|am4|Mux1~4_combout  & \inst1|Decoder1~0_combout )))

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(!\inst|rf4|am4|Mux1~4_combout ),
	.datad(!\inst1|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w[3] .lut_mask = 64'h0020002000200020;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3] = (\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & !\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])))

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3] .lut_mask = 64'h1000100010001000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout  = (!\inst|rf4|am4|Mux0~4_combout  & (\inst|rf4|am4|Mux2~4_combout  & !\inst|rf4|am4|Mux1~4_combout ))

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(!\inst|rf4|am4|Mux1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2 .lut_mask = 64'h2020202020202020;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout  = (\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// !\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0 .lut_mask = 64'h4040404040404040;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[15]~8_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[15]~8_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3] = (!\inst|rf4|am4|Mux0~4_combout  & (\inst|rf4|am4|Mux2~4_combout  & (\inst|rf4|am4|Mux1~4_combout  & \inst1|Decoder1~0_combout )))

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(!\inst|rf4|am4|Mux1~4_combout ),
	.datad(!\inst1|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w[3] .lut_mask = 64'h0002000200020002;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3] = (\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout  & 
// (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14])))

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3] .lut_mask = 64'h0010001000100010;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout  = (!\inst|rf4|am4|Mux0~4_combout  & (\inst|rf4|am4|Mux2~4_combout  & \inst|rf4|am4|Mux1~4_combout ))

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(!\inst|rf4|am4|Mux1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1 .lut_mask = 64'h0202020202020202;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout  = (\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13] & (!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15] & 
// \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]))

	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [13]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [15]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0 .lut_mask = 64'h0404040404040404;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[15]~8_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 15;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0 ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h03035353F303F353;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[14]~14_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[14]~14_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[14]~14_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[14]~14_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 14;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h03035353F303F353;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[13]~20_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[13]~20_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[13]~20_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[13]~20_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h03035353F303F353;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[12]~26_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[12]~26_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[12]~26_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[12]~26_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h03035353F303F353;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ))))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0_combout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout )))) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0_combout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout )))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1613|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1614|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1615|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1616|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[9]~39 (
// Equation(s):
// \inst|m241|OU[9]~39_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1616|Q [9] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1615|Q [9] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1614|Q [9] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1613|Q [9] ) ) )

	.dataa(!\inst|rf4|S1613|Q [9]),
	.datab(!\inst|rf4|S1614|Q [9]),
	.datac(!\inst|rf4|S1615|Q [9]),
	.datad(!\inst|rf4|S1616|Q [9]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[9]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[9]~39 .extended_lut = "off";
defparam \inst|m241|OU[9]~39 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[9]~39 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S165|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S166|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S167|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S168|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[9]~40 (
// Equation(s):
// \inst|m241|OU[9]~40_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S168|Q [9] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S167|Q [9] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S166|Q [9] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S165|Q [9] ) ) )

	.dataa(!\inst|rf4|S165|Q [9]),
	.datab(!\inst|rf4|S166|Q [9]),
	.datac(!\inst|rf4|S167|Q [9]),
	.datad(!\inst|rf4|S168|Q [9]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[9]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[9]~40 .extended_lut = "off";
defparam \inst|m241|OU[9]~40 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[9]~40 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S162|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S163|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S164|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[9]~41 (
// Equation(s):
// \inst|m241|OU[9]~41_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S164|Q [9] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S163|Q [9] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S162|Q [9] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S161|Q [9] ) ) )

	.dataa(!\inst|rf4|S161|Q [9]),
	.datab(!\inst|rf4|S162|Q [9]),
	.datac(!\inst|rf4|S163|Q [9]),
	.datad(!\inst|rf4|S164|Q [9]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[9]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[9]~41 .extended_lut = "off";
defparam \inst|m241|OU[9]~41 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[9]~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[9]~42 (
// Equation(s):
// \inst|m241|OU[9]~42_combout  = ( \inst|m241|OU[9]~41_combout  & ( (!\inst1|Selector4~3_combout  & ((!\inst1|Selector5~0_combout ) # ((\inst|m241|OU[9]~40_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[9]~39_combout )))) ) ) # ( 
// !\inst|m241|OU[9]~41_combout  & ( (!\inst1|Selector4~3_combout  & (\inst1|Selector5~0_combout  & ((\inst|m241|OU[9]~40_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[9]~39_combout )))) ) )

	.dataa(!\inst1|Selector4~3_combout ),
	.datab(!\inst1|Selector5~0_combout ),
	.datac(!\inst|m241|OU[9]~39_combout ),
	.datad(!\inst|m241|OU[9]~40_combout ),
	.datae(!\inst|m241|OU[9]~41_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[9]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[9]~42 .extended_lut = "off";
defparam \inst|m241|OU[9]~42 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|m241|OU[9]~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_first_bit_number = 14;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_first_bit_number = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_first_bit_number = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ))))) 
// ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ))))) 
// ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a140~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S169|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1610|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1611|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1612|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[9]~43 (
// Equation(s):
// \inst|m241|OU[9]~43_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1612|Q [9] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1611|Q [9] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1610|Q [9] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S169|Q [9] ) ) )

	.dataa(!\inst|rf4|S169|Q [9]),
	.datab(!\inst|rf4|S1610|Q [9]),
	.datac(!\inst|rf4|S1611|Q [9]),
	.datad(!\inst|rf4|S1612|Q [9]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[9]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[9]~43 .extended_lut = "off";
defparam \inst|m241|OU[9]~43 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[9]~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[9]~44 (
// Equation(s):
// \inst|m241|OU[9]~44_combout  = ( \inst|m241|OU[9]~43_combout  & ( (!\inst|m241|OU[2]~5_combout  & (\inst|m241|OU[2]~6_combout )) # (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & (\inst|m241|OU[9]~42_combout )) # 
// (\inst|m241|OU[2]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout ))))) ) ) # ( !\inst|m241|OU[9]~43_combout  & ( (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & 
// (\inst|m241|OU[9]~42_combout )) # (\inst|m241|OU[2]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\inst|m241|OU[2]~5_combout ),
	.datab(!\inst|m241|OU[2]~6_combout ),
	.datac(!\inst|m241|OU[9]~42_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout ),
	.datae(!\inst|m241|OU[9]~43_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[9]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[9]~44 .extended_lut = "off";
defparam \inst|m241|OU[9]~44 .lut_mask = 64'h0415263704152637;
defparam \inst|m241|OU[9]~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|Add0~13 (
// Equation(s):
// \inst|fu|al16|a4|Add0~13_sumout  = SUM(( !\inst|m241|OU[2]~104_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~18  ))
// \inst|fu|al16|a4|Add0~14  = CARRY(( !\inst|m241|OU[2]~104_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~18  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\inst|m241|OU[2]~104_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~13_sumout ),
	.cout(\inst|fu|al16|a4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~13 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~13 .lut_mask = 64'h0000FFFF00000FA5;
defparam \inst|fu|al16|a4|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|Add0~25 (
// Equation(s):
// \inst|fu|al16|a4|Add0~25_sumout  = SUM(( !\inst|m241|OU[3]~108_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~14  ))
// \inst|fu|al16|a4|Add0~26  = CARRY(( !\inst|m241|OU[3]~108_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~14  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\inst|m241|OU[3]~108_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~25_sumout ),
	.cout(\inst|fu|al16|a4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~25 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~25 .lut_mask = 64'h0000FFFF00000FA5;
defparam \inst|fu|al16|a4|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|Add0~29 (
// Equation(s):
// \inst|fu|al16|a4|Add0~29_sumout  = SUM(( !\inst|m241|OU[4]~74_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~26  ))
// \inst|fu|al16|a4|Add0~30  = CARRY(( !\inst|m241|OU[4]~74_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~26  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\inst|m241|OU[4]~74_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~29_sumout ),
	.cout(\inst|fu|al16|a4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~29 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~29 .lut_mask = 64'h0000FFFF00000FA5;
defparam \inst|fu|al16|a4|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|Add0~33 (
// Equation(s):
// \inst|fu|al16|a4|Add0~33_sumout  = SUM(( !\inst|m241|OU[5]~68_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~30  ))
// \inst|fu|al16|a4|Add0~34  = CARRY(( !\inst|m241|OU[5]~68_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~30  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\inst|m241|OU[5]~68_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~33_sumout ),
	.cout(\inst|fu|al16|a4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~33 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~33 .lut_mask = 64'h0000FFFF00000FA5;
defparam \inst|fu|al16|a4|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|Add0~37 (
// Equation(s):
// \inst|fu|al16|a4|Add0~37_sumout  = SUM(( !\inst|m241|OU[6]~62_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~34  ))
// \inst|fu|al16|a4|Add0~38  = CARRY(( !\inst|m241|OU[6]~62_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~34  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\inst|m241|OU[6]~62_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~37_sumout ),
	.cout(\inst|fu|al16|a4|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~37 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~37 .lut_mask = 64'h0000FFFF00000FA5;
defparam \inst|fu|al16|a4|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|Add0~41 (
// Equation(s):
// \inst|fu|al16|a4|Add0~41_sumout  = SUM(( !\inst|m241|OU[7]~56_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~38  ))
// \inst|fu|al16|a4|Add0~42  = CARRY(( !\inst|m241|OU[7]~56_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~38  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\inst|m241|OU[7]~56_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~41_sumout ),
	.cout(\inst|fu|al16|a4|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~41 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~41 .lut_mask = 64'h0000FFFF00000FA5;
defparam \inst|fu|al16|a4|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|Add0~45 (
// Equation(s):
// \inst|fu|al16|a4|Add0~45_sumout  = SUM(( !\inst|m241|OU[8]~50_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~42  ))
// \inst|fu|al16|a4|Add0~46  = CARRY(( !\inst|m241|OU[8]~50_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~42  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\inst|m241|OU[8]~50_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~45_sumout ),
	.cout(\inst|fu|al16|a4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~45 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~45 .lut_mask = 64'h0000FFFF00000FA5;
defparam \inst|fu|al16|a4|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|Add0~9 (
// Equation(s):
// \inst|fu|al16|a4|Add0~9_sumout  = SUM(( !\inst|m241|OU[9]~44_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~46  ))
// \inst|fu|al16|a4|Add0~10  = CARRY(( !\inst|m241|OU[9]~44_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~46  ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datab(gnd),
	.datac(!\inst|m241|OU[9]~44_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~9_sumout ),
	.cout(\inst|fu|al16|a4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~9 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~9 .lut_mask = 64'h0000FFFF00000FA5;
defparam \inst|fu|al16|a4|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|Add0~17 (
// Equation(s):
// \inst|fu|al16|a4|Add0~17_sumout  = SUM(( !\inst|m241|OU[1]~100_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~22  ))
// \inst|fu|al16|a4|Add0~18  = CARRY(( !\inst|m241|OU[1]~100_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~22  ))

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(!\inst|m241|OU[1]~100_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~17_sumout ),
	.cout(\inst|fu|al16|a4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~17 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~17 .lut_mask = 64'h0000FFFF00004B4B;
defparam \inst|fu|al16|a4|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|Add0~21 (
// Equation(s):
// \inst|fu|al16|a4|Add0~21_sumout  = SUM(( (\inst1|WideOr3~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ) ) + ( !\inst|m241|OU[0]~96_combout  $ (((!\inst1|WideOr3~0_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( !VCC ))
// \inst|fu|al16|a4|Add0~22  = CARRY(( (\inst1|WideOr3~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ) ) + ( !\inst|m241|OU[0]~96_combout  $ (((!\inst1|WideOr3~0_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( !VCC ))

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|m241|OU[0]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~21_sumout ),
	.cout(\inst|fu|al16|a4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~21 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~21 .lut_mask = 64'h0000BB4400004444;
defparam \inst|fu|al16|a4|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA1|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA1|S~combout  = (!\inst|rf4|am4|Mux14~4_combout  & (\inst|rf4|am4|Mux15~4_combout  & (\inst|fu|al16|a4|Add0~17_sumout  & \inst|fu|al16|a4|Add0~21_sumout ))) # (\inst|rf4|am4|Mux14~4_combout  & (((\inst|rf4|am4|Mux15~4_combout  & 
// \inst|fu|al16|a4|Add0~21_sumout )) # (\inst|fu|al16|a4|Add0~17_sumout )))

	.dataa(!\inst|rf4|am4|Mux15~4_combout ),
	.datab(!\inst|rf4|am4|Mux14~4_combout ),
	.datac(!\inst|fu|al16|a4|Add0~17_sumout ),
	.datad(!\inst|fu|al16|a4|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA1|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA1|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA1|S .lut_mask = 64'h0317031703170317;
defparam \inst|fu|al16|a4|a|FA1|S .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA3|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA3|S~combout  = ( \inst|fu|al16|a4|Add0~25_sumout  & ( ((!\inst|rf4|am4|Mux13~4_combout  & (\inst|fu|al16|a4|Add0~13_sumout  & \inst|fu|al16|a4|a|FA1|S~combout )) # (\inst|rf4|am4|Mux13~4_combout  & ((\inst|fu|al16|a4|a|FA1|S~combout ) 
// # (\inst|fu|al16|a4|Add0~13_sumout )))) # (\inst|rf4|am4|Mux12~4_combout ) ) ) # ( !\inst|fu|al16|a4|Add0~25_sumout  & ( (\inst|rf4|am4|Mux12~4_combout  & ((!\inst|rf4|am4|Mux13~4_combout  & (\inst|fu|al16|a4|Add0~13_sumout  & 
// \inst|fu|al16|a4|a|FA1|S~combout )) # (\inst|rf4|am4|Mux13~4_combout  & ((\inst|fu|al16|a4|a|FA1|S~combout ) # (\inst|fu|al16|a4|Add0~13_sumout ))))) ) )

	.dataa(!\inst|rf4|am4|Mux13~4_combout ),
	.datab(!\inst|rf4|am4|Mux12~4_combout ),
	.datac(!\inst|fu|al16|a4|Add0~13_sumout ),
	.datad(!\inst|fu|al16|a4|a|FA1|S~combout ),
	.datae(!\inst|fu|al16|a4|Add0~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA3|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA3|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA3|S .lut_mask = 64'h0113377F0113377F;
defparam \inst|fu|al16|a4|a|FA3|S .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA6|HA1|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA6|HA1|C~0_combout  = !\inst|rf4|am4|Mux9~4_combout  $ (!\inst|fu|al16|a4|Add0~37_sumout )

	.dataa(!\inst|rf4|am4|Mux9~4_combout ),
	.datab(!\inst|fu|al16|a4|Add0~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA6|HA1|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA6|HA1|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA6|HA1|C~0 .lut_mask = 64'h6666666666666666;
defparam \inst|fu|al16|a4|a|FA6|HA1|C~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA6|HA2|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA6|HA2|S~combout  = ( \inst|fu|al16|a4|Add0~33_sumout  & ( \inst|fu|al16|a4|a|FA6|HA1|C~0_combout  & ( ((!\inst|rf4|am4|Mux11~4_combout  & (\inst|fu|al16|a4|a|FA3|S~combout  & \inst|fu|al16|a4|Add0~29_sumout )) # 
// (\inst|rf4|am4|Mux11~4_combout  & ((\inst|fu|al16|a4|Add0~29_sumout ) # (\inst|fu|al16|a4|a|FA3|S~combout )))) # (\inst|rf4|am4|Mux10~4_combout ) ) ) ) # ( !\inst|fu|al16|a4|Add0~33_sumout  & ( \inst|fu|al16|a4|a|FA6|HA1|C~0_combout  & ( 
// (\inst|rf4|am4|Mux10~4_combout  & ((!\inst|rf4|am4|Mux11~4_combout  & (\inst|fu|al16|a4|a|FA3|S~combout  & \inst|fu|al16|a4|Add0~29_sumout )) # (\inst|rf4|am4|Mux11~4_combout  & ((\inst|fu|al16|a4|Add0~29_sumout ) # (\inst|fu|al16|a4|a|FA3|S~combout ))))) 
// ) ) )

	.dataa(!\inst|rf4|am4|Mux11~4_combout ),
	.datab(!\inst|rf4|am4|Mux10~4_combout ),
	.datac(!\inst|fu|al16|a4|a|FA3|S~combout ),
	.datad(!\inst|fu|al16|a4|Add0~29_sumout ),
	.datae(!\inst|fu|al16|a4|Add0~33_sumout ),
	.dataf(!\inst|fu|al16|a4|a|FA6|HA1|C~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA6|HA2|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA6|HA2|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA6|HA2|S .lut_mask = 64'h000000000113377F;
defparam \inst|fu|al16|a4|a|FA6|HA2|S .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA6|HA1|S~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA6|HA1|S~0_combout  = (\inst|rf4|am4|Mux9~4_combout  & \inst|fu|al16|a4|Add0~37_sumout )

	.dataa(!\inst|rf4|am4|Mux9~4_combout ),
	.datab(!\inst|fu|al16|a4|Add0~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA6|HA1|S~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA6|HA1|S~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA6|HA1|S~0 .lut_mask = 64'h1111111111111111;
defparam \inst|fu|al16|a4|a|FA6|HA1|S~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA8|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA8|S~combout  = ( \inst|fu|al16|a4|Add0~41_sumout  & ( \inst|fu|al16|a4|Add0~45_sumout  & ( (!\inst|rf4|am4|Mux8~4_combout  & (!\inst|rf4|am4|Mux7~4_combout  & (!\inst|fu|al16|a4|a|FA6|HA2|S~combout  & 
// !\inst|fu|al16|a4|a|FA6|HA1|S~0_combout ))) ) ) ) # ( !\inst|fu|al16|a4|Add0~41_sumout  & ( \inst|fu|al16|a4|Add0~45_sumout  & ( (!\inst|rf4|am4|Mux7~4_combout  & ((!\inst|rf4|am4|Mux8~4_combout ) # ((!\inst|fu|al16|a4|a|FA6|HA2|S~combout  & 
// !\inst|fu|al16|a4|a|FA6|HA1|S~0_combout )))) ) ) ) # ( \inst|fu|al16|a4|Add0~41_sumout  & ( !\inst|fu|al16|a4|Add0~45_sumout  & ( (!\inst|rf4|am4|Mux7~4_combout ) # ((!\inst|rf4|am4|Mux8~4_combout  & (!\inst|fu|al16|a4|a|FA6|HA2|S~combout  & 
// !\inst|fu|al16|a4|a|FA6|HA1|S~0_combout ))) ) ) ) # ( !\inst|fu|al16|a4|Add0~41_sumout  & ( !\inst|fu|al16|a4|Add0~45_sumout  & ( (!\inst|rf4|am4|Mux8~4_combout ) # ((!\inst|rf4|am4|Mux7~4_combout ) # ((!\inst|fu|al16|a4|a|FA6|HA2|S~combout  & 
// !\inst|fu|al16|a4|a|FA6|HA1|S~0_combout ))) ) ) )

	.dataa(!\inst|rf4|am4|Mux8~4_combout ),
	.datab(!\inst|rf4|am4|Mux7~4_combout ),
	.datac(!\inst|fu|al16|a4|a|FA6|HA2|S~combout ),
	.datad(!\inst|fu|al16|a4|a|FA6|HA1|S~0_combout ),
	.datae(!\inst|fu|al16|a4|Add0~41_sumout ),
	.dataf(!\inst|fu|al16|a4|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA8|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA8|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA8|S .lut_mask = 64'hFEEEECCCC8888000;
defparam \inst|fu|al16|a4|a|FA8|S .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|Add0~49 (
// Equation(s):
// \inst|fu|al16|a4|Add0~49_sumout  = SUM(( !\inst|m241|OU[10]~38_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~10  ))
// \inst|fu|al16|a4|Add0~50  = CARRY(( !\inst|m241|OU[10]~38_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~10  ))

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(!\inst|m241|OU[10]~38_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~49_sumout ),
	.cout(\inst|fu|al16|a4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~49 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~49 .lut_mask = 64'h0000FFFF000044BB;
defparam \inst|fu|al16|a4|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|Add0~53 (
// Equation(s):
// \inst|fu|al16|a4|Add0~53_sumout  = SUM(( !\inst|m241|OU[11]~32_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~50  ))
// \inst|fu|al16|a4|Add0~54  = CARRY(( !\inst|m241|OU[11]~32_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~50  ))

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(!\inst|m241|OU[11]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~53_sumout ),
	.cout(\inst|fu|al16|a4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~53 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~53 .lut_mask = 64'h0000FFFF000044BB;
defparam \inst|fu|al16|a4|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA11|HA1|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA11|HA1|C~0_combout  = !\inst|rf4|am4|Mux4~4_combout  $ (!\inst|fu|al16|a4|Add0~53_sumout )

	.dataa(!\inst|rf4|am4|Mux4~4_combout ),
	.datab(!\inst|fu|al16|a4|Add0~53_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA11|HA1|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA11|HA1|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA11|HA1|C~0 .lut_mask = 64'h6666666666666666;
defparam \inst|fu|al16|a4|a|FA11|HA1|C~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA11|HA2|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA11|HA2|S~combout  = ( \inst|fu|al16|a4|Add0~49_sumout  & ( \inst|fu|al16|a4|a|FA11|HA1|C~0_combout  & ( ((!\inst|rf4|am4|Mux6~4_combout  & (\inst|fu|al16|a4|Add0~9_sumout  & !\inst|fu|al16|a4|a|FA8|S~combout )) # 
// (\inst|rf4|am4|Mux6~4_combout  & ((!\inst|fu|al16|a4|a|FA8|S~combout ) # (\inst|fu|al16|a4|Add0~9_sumout )))) # (\inst|rf4|am4|Mux5~4_combout ) ) ) ) # ( !\inst|fu|al16|a4|Add0~49_sumout  & ( \inst|fu|al16|a4|a|FA11|HA1|C~0_combout  & ( 
// (\inst|rf4|am4|Mux5~4_combout  & ((!\inst|rf4|am4|Mux6~4_combout  & (\inst|fu|al16|a4|Add0~9_sumout  & !\inst|fu|al16|a4|a|FA8|S~combout )) # (\inst|rf4|am4|Mux6~4_combout  & ((!\inst|fu|al16|a4|a|FA8|S~combout ) # (\inst|fu|al16|a4|Add0~9_sumout ))))) ) 
// ) )

	.dataa(!\inst|rf4|am4|Mux6~4_combout ),
	.datab(!\inst|rf4|am4|Mux5~4_combout ),
	.datac(!\inst|fu|al16|a4|Add0~9_sumout ),
	.datad(!\inst|fu|al16|a4|a|FA8|S~combout ),
	.datae(!\inst|fu|al16|a4|Add0~49_sumout ),
	.dataf(!\inst|fu|al16|a4|a|FA11|HA1|C~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA11|HA2|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA11|HA2|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA11|HA2|S .lut_mask = 64'h0000000013017F37;
defparam \inst|fu|al16|a4|a|FA11|HA2|S .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA11|HA1|S~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA11|HA1|S~0_combout  = (\inst|rf4|am4|Mux4~4_combout  & \inst|fu|al16|a4|Add0~53_sumout )

	.dataa(!\inst|rf4|am4|Mux4~4_combout ),
	.datab(!\inst|fu|al16|a4|Add0~53_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA11|HA1|S~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA11|HA1|S~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA11|HA1|S~0 .lut_mask = 64'h1111111111111111;
defparam \inst|fu|al16|a4|a|FA11|HA1|S~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|Add0~57 (
// Equation(s):
// \inst|fu|al16|a4|Add0~57_sumout  = SUM(( !\inst|m241|OU[12]~26_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~54  ))
// \inst|fu|al16|a4|Add0~58  = CARRY(( !\inst|m241|OU[12]~26_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~54  ))

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(!\inst|m241|OU[12]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~57_sumout ),
	.cout(\inst|fu|al16|a4|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~57 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~57 .lut_mask = 64'h0000FFFF000044BB;
defparam \inst|fu|al16|a4|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|WideOr2~0 (
// Equation(s):
// \inst1|WideOr2~0_combout  = (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout  & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ))))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr2~0 .extended_lut = "off";
defparam \inst1|WideOr2~0 .lut_mask = 64'h20C020C020C020C0;
defparam \inst1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux3~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux3~0_combout  = ( \inst|rf4|am4|Mux3~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[12]~26_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (((\inst|m241|OU[12]~26_combout )))) ) ) # ( !\inst|rf4|am4|Mux3~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ((!\inst1|WideOr3~0_combout  & (\inst1|WideOr2~0_combout  & \inst|m241|OU[12]~26_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|m241|OU[12]~26_combout ) # 
// (\inst1|WideOr2~0_combout ))))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst|m241|OU[12]~26_combout ),
	.datae(!\inst|rf4|am4|Mux3~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux3~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux3~0 .lut_mask = 64'h044C48F3044C48F3;
defparam \inst|fu|al16|l4|mu4|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|m2|OU[12]~14 (
// Equation(s):
// \inst|fu|al16|m2|OU[12]~14_combout  = ( \inst|fu|al16|a4|Add0~57_sumout  & ( \inst|fu|al16|l4|mu4|Mux3~0_combout  & ( (!\inst|rf4|am4|Mux3~4_combout  $ (((\inst|fu|al16|a4|a|FA11|HA1|S~0_combout ) # (\inst|fu|al16|a4|a|FA11|HA2|S~combout )))) # 
// (\inst1|WideOr1~1_combout ) ) ) ) # ( !\inst|fu|al16|a4|Add0~57_sumout  & ( \inst|fu|al16|l4|mu4|Mux3~0_combout  & ( (!\inst|rf4|am4|Mux3~4_combout  $ (((!\inst|fu|al16|a4|a|FA11|HA2|S~combout  & !\inst|fu|al16|a4|a|FA11|HA1|S~0_combout )))) # 
// (\inst1|WideOr1~1_combout ) ) ) ) # ( \inst|fu|al16|a4|Add0~57_sumout  & ( !\inst|fu|al16|l4|mu4|Mux3~0_combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|rf4|am4|Mux3~4_combout  $ (((\inst|fu|al16|a4|a|FA11|HA1|S~0_combout ) # 
// (\inst|fu|al16|a4|a|FA11|HA2|S~combout ))))) ) ) ) # ( !\inst|fu|al16|a4|Add0~57_sumout  & ( !\inst|fu|al16|l4|mu4|Mux3~0_combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|rf4|am4|Mux3~4_combout  $ (((!\inst|fu|al16|a4|a|FA11|HA2|S~combout  & 
// !\inst|fu|al16|a4|a|FA11|HA1|S~0_combout ))))) ) ) )

	.dataa(!\inst|rf4|am4|Mux3~4_combout ),
	.datab(!\inst1|WideOr1~1_combout ),
	.datac(!\inst|fu|al16|a4|a|FA11|HA2|S~combout ),
	.datad(!\inst|fu|al16|a4|a|FA11|HA1|S~0_combout ),
	.datae(!\inst|fu|al16|a4|Add0~57_sumout ),
	.dataf(!\inst|fu|al16|l4|mu4|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[12]~14 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[12]~14 .lut_mask = 64'h488884447BBBB777;
defparam \inst|fu|al16|m2|OU[12]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Decoder0~0 (
// Equation(s):
// \inst1|Decoder0~0_combout  = (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout  & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout )))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Decoder0~0 .extended_lut = "off";
defparam \inst1|Decoder0~0 .lut_mask = 64'h8000800080008000;
defparam \inst1|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[9]~2 (
// Equation(s):
// \inst|m242|OU[9]~2_combout  = (!\inst1|Decoder1~1_combout  & ((!\inst1|Decoder0~0_combout ) # ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & \inst1|WideOr3~0_combout ))))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datab(!\inst1|Decoder1~1_combout ),
	.datac(!\inst1|Decoder0~0_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[9]~2 .extended_lut = "off";
defparam \inst|m242|OU[9]~2 .lut_mask = 64'hC0C8C0C8C0C8C0C8;
defparam \inst|m242|OU[9]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[12]~17 (
// Equation(s):
// \inst|m242|OU[12]~17_combout  = ( \inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux2~4_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux4~4_combout  ) ) ) # ( 
// \inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( \inst|fu|al16|m2|OU[12]~14_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout ),
	.datab(!\inst|fu|al16|m2|OU[12]~14_combout ),
	.datac(!\inst|rf4|am4|Mux4~4_combout ),
	.datad(!\inst|rf4|am4|Mux2~4_combout ),
	.datae(!\inst|m242|OU[9]~2_combout ),
	.dataf(!\inst1|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[12]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[12]~17 .extended_lut = "off";
defparam \inst|m242|OU[12]~17 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m242|OU[12]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|decode|Decoder0~0 (
// Equation(s):
// \inst|rf4|decode|Decoder0~0_combout  = ( !\inst1|dest_sel[0]~11_combout  & ( (!\inst1|dest_sel[1]~5_combout  & (!\inst1|dest_sel[2]~7_combout  & (!\inst1|dest_sel[3]~9_combout  & !\inst1|WideOr4~0_combout ))) ) )

	.dataa(!\inst1|dest_sel[1]~5_combout ),
	.datab(!\inst1|dest_sel[2]~7_combout ),
	.datac(!\inst1|dest_sel[3]~9_combout ),
	.datad(!\inst1|WideOr4~0_combout ),
	.datae(!\inst1|dest_sel[0]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~0 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~0 .lut_mask = 64'h8000000080000000;
defparam \inst|rf4|decode|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S161|Q[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[12] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[12] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~portadataout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1 .lut_mask = 64'h10001C00100C1C0C;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ))) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout 
//  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1 .lut_mask = 64'h0040206002422262;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ))) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout 
//  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1 .lut_mask = 64'h0040206002422262;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Selector4~0 (
// Equation(s):
// \inst1|Selector4~0_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout  $ 
// (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0_combout ))))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0_combout  & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector4~0 .extended_lut = "off";
defparam \inst1|Selector4~0 .lut_mask = 64'h8777000000000000;
defparam \inst1|Selector4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Selector1~0 (
// Equation(s):
// \inst1|Selector1~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ) # (((!\inst1|Selector4~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout )) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & (\inst1|Selector4~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout  & ( (!\inst1|Selector4~0_combout ) # 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  $ (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Selector4~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector1~0 .extended_lut = "off";
defparam \inst1|Selector1~0 .lut_mask = 64'h0000F9FF0200FBFF;
defparam \inst1|Selector1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Selector0~0 (
// Equation(s):
// \inst1|Selector0~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ) # (((!\inst1|Selector4~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout )) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & (\inst1|Selector4~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout  & ( (!\inst1|Selector4~0_combout ) # 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  $ (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Selector4~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector0~0 .extended_lut = "off";
defparam \inst1|Selector0~0 .lut_mask = 64'h0000F9FF0200FBFF;
defparam \inst1|Selector0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux3~0 (
// Equation(s):
// \inst|rf4|am4|Mux3~0_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1613|Q [12] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S169|Q [12] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S165|Q [12] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S161|Q [12] ) ) )

	.dataa(!\inst|rf4|S161|Q [12]),
	.datab(!\inst|rf4|S165|Q [12]),
	.datac(!\inst|rf4|S169|Q [12]),
	.datad(!\inst|rf4|S1613|Q [12]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux3~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux3~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux3~1 (
// Equation(s):
// \inst|rf4|am4|Mux3~1_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1614|Q [12] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1610|Q [12] ) ) ) # ( \inst1|Selector1~0_combout 
//  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S166|Q [12] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S162|Q [12] ) ) )

	.dataa(!\inst|rf4|S162|Q [12]),
	.datab(!\inst|rf4|S166|Q [12]),
	.datac(!\inst|rf4|S1610|Q [12]),
	.datad(!\inst|rf4|S1614|Q [12]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux3~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux3~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux3~2 (
// Equation(s):
// \inst|rf4|am4|Mux3~2_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1615|Q [12] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1611|Q [12] ) ) ) # ( \inst1|Selector1~0_combout 
//  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S167|Q [12] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S163|Q [12] ) ) )

	.dataa(!\inst|rf4|S163|Q [12]),
	.datab(!\inst|rf4|S167|Q [12]),
	.datac(!\inst|rf4|S1611|Q [12]),
	.datad(!\inst|rf4|S1615|Q [12]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux3~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux3~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux3~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux3~3 (
// Equation(s):
// \inst|rf4|am4|Mux3~3_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1616|Q [12] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1612|Q [12] ) ) ) # ( \inst1|Selector1~0_combout 
//  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S168|Q [12] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S164|Q [12] ) ) )

	.dataa(!\inst|rf4|S164|Q [12]),
	.datab(!\inst|rf4|S168|Q [12]),
	.datac(!\inst|rf4|S1612|Q [12]),
	.datad(!\inst|rf4|S1616|Q [12]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux3~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux3~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux3~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Selector3~0 (
// Equation(s):
// \inst1|Selector3~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ) # (((!\inst1|Selector4~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout )) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & (\inst1|Selector4~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout  & ( (!\inst1|Selector4~0_combout ) # 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  $ (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Selector4~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector3~0 .extended_lut = "off";
defparam \inst1|Selector3~0 .lut_mask = 64'h0000F9FF0200FBFF;
defparam \inst1|Selector3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Selector2~0 (
// Equation(s):
// \inst1|Selector2~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ) # (((!\inst1|Selector4~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout )) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & (\inst1|Selector4~0_combout  & !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout  & ( (!\inst1|Selector4~0_combout ) # 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  $ (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout )) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Selector4~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector2~0 .extended_lut = "off";
defparam \inst1|Selector2~0 .lut_mask = 64'h0000F9FF0200FBFF;
defparam \inst1|Selector2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux3~4 (
// Equation(s):
// \inst|rf4|am4|Mux3~4_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux3~3_combout  ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux3~2_combout  ) ) ) # ( 
// \inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux3~1_combout  ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux3~0_combout  ) ) )

	.dataa(!\inst|rf4|am4|Mux3~0_combout ),
	.datab(!\inst|rf4|am4|Mux3~1_combout ),
	.datac(!\inst|rf4|am4|Mux3~2_combout ),
	.datad(!\inst|rf4|am4|Mux3~3_combout ),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux3~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux3~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux3~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Decoder1~3 (
// Equation(s):
// \inst1|Decoder1~3_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout  & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Decoder1~3 .extended_lut = "off";
defparam \inst1|Decoder1~3 .lut_mask = 64'h0000040000000400;
defparam \inst1|Decoder1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~79 (
// Equation(s):
// \inst3|Add0~79_combout  = (!\inst1|Decoder1~3_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout )) # (\inst1|Decoder1~3_combout  & ((\inst|rf4|am4|Mux3~4_combout )))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ),
	.datab(!\inst|rf4|am4|Mux3~4_combout ),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~79 .extended_lut = "off";
defparam \inst3|Add0~79 .lut_mask = 64'h5353535353535353;
defparam \inst3|Add0~79 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~13 (
// Equation(s):
// \inst3|Add0~13_sumout  = SUM(( (!\inst1|WideOr5~0_combout ) # (((!\inst2|add_offset~0_combout  & !\inst1|Decoder1~4_combout )) # (\inst3|Add0~67_combout )) ) + ( \inst3|PC [0] ) + ( !VCC ))
// \inst3|Add0~14  = CARRY(( (!\inst1|WideOr5~0_combout ) # (((!\inst2|add_offset~0_combout  & !\inst1|Decoder1~4_combout )) # (\inst3|Add0~67_combout )) ) + ( \inst3|PC [0] ) + ( !VCC ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~67_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~13_sumout ),
	.cout(\inst3|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~13 .extended_lut = "off";
defparam \inst3|Add0~13 .lut_mask = 64'h0000FF000000F8FF;
defparam \inst3|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~17 (
// Equation(s):
// \inst3|Add0~17_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~68_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [1] ) + ( \inst3|Add0~14  ))
// \inst3|Add0~18  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~68_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [1] ) + ( \inst3|Add0~14  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~68_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [1]),
	.datag(gnd),
	.cin(\inst3|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~17_sumout ),
	.cout(\inst3|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~17 .extended_lut = "off";
defparam \inst3|Add0~17 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~21 (
// Equation(s):
// \inst3|Add0~21_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~69_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [2] ) + ( \inst3|Add0~18  ))
// \inst3|Add0~22  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~69_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [2] ) + ( \inst3|Add0~18  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~69_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [2]),
	.datag(gnd),
	.cin(\inst3|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~21_sumout ),
	.cout(\inst3|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~21 .extended_lut = "off";
defparam \inst3|Add0~21 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~25 (
// Equation(s):
// \inst3|Add0~25_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~70_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [3] ) + ( \inst3|Add0~22  ))
// \inst3|Add0~26  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~70_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [3] ) + ( \inst3|Add0~22  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~70_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [3]),
	.datag(gnd),
	.cin(\inst3|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~25_sumout ),
	.cout(\inst3|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~25 .extended_lut = "off";
defparam \inst3|Add0~25 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~29 (
// Equation(s):
// \inst3|Add0~29_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~71_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [4] ) + ( \inst3|Add0~26  ))
// \inst3|Add0~30  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~71_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [4] ) + ( \inst3|Add0~26  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~71_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [4]),
	.datag(gnd),
	.cin(\inst3|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~29_sumout ),
	.cout(\inst3|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~29 .extended_lut = "off";
defparam \inst3|Add0~29 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~33 (
// Equation(s):
// \inst3|Add0~33_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~72_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [5] ) + ( \inst3|Add0~30  ))
// \inst3|Add0~34  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~72_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [5] ) + ( \inst3|Add0~30  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~72_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [5]),
	.datag(gnd),
	.cin(\inst3|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~33_sumout ),
	.cout(\inst3|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~33 .extended_lut = "off";
defparam \inst3|Add0~33 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~37 (
// Equation(s):
// \inst3|Add0~37_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~73_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [6] ) + ( \inst3|Add0~34  ))
// \inst3|Add0~38  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~73_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [6] ) + ( \inst3|Add0~34  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~73_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [6]),
	.datag(gnd),
	.cin(\inst3|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~37_sumout ),
	.cout(\inst3|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~37 .extended_lut = "off";
defparam \inst3|Add0~37 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~41 (
// Equation(s):
// \inst3|Add0~41_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~74_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [7] ) + ( \inst3|Add0~38  ))
// \inst3|Add0~42  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~74_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [7] ) + ( \inst3|Add0~38  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~74_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [7]),
	.datag(gnd),
	.cin(\inst3|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~41_sumout ),
	.cout(\inst3|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~41 .extended_lut = "off";
defparam \inst3|Add0~41 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~45 (
// Equation(s):
// \inst3|Add0~45_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~75_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [8] ) + ( \inst3|Add0~42  ))
// \inst3|Add0~46  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~75_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [8] ) + ( \inst3|Add0~42  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~75_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [8]),
	.datag(gnd),
	.cin(\inst3|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~45_sumout ),
	.cout(\inst3|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~45 .extended_lut = "off";
defparam \inst3|Add0~45 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~49 (
// Equation(s):
// \inst3|Add0~49_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~76_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [9] ) + ( \inst3|Add0~46  ))
// \inst3|Add0~50  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~76_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [9] ) + ( \inst3|Add0~46  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~76_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [9]),
	.datag(gnd),
	.cin(\inst3|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~49_sumout ),
	.cout(\inst3|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~49 .extended_lut = "off";
defparam \inst3|Add0~49 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~53 (
// Equation(s):
// \inst3|Add0~53_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~77_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [10] ) + ( \inst3|Add0~50  ))
// \inst3|Add0~54  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~77_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [10] ) + ( \inst3|Add0~50  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~77_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [10]),
	.datag(gnd),
	.cin(\inst3|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~53_sumout ),
	.cout(\inst3|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~53 .extended_lut = "off";
defparam \inst3|Add0~53 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~57 (
// Equation(s):
// \inst3|Add0~57_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~78_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [11] ) + ( \inst3|Add0~54  ))
// \inst3|Add0~58  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~78_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [11] ) + ( \inst3|Add0~54  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~78_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [11]),
	.datag(gnd),
	.cin(\inst3|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~57_sumout ),
	.cout(\inst3|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~57 .extended_lut = "off";
defparam \inst3|Add0~57 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~61 (
// Equation(s):
// \inst3|Add0~61_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~79_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [12] ) + ( \inst3|Add0~58  ))
// \inst3|Add0~62  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~79_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [12] ) + ( \inst3|Add0~58  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~79_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [12]),
	.datag(gnd),
	.cin(\inst3|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~61_sumout ),
	.cout(\inst3|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~61 .extended_lut = "off";
defparam \inst3|Add0~61 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~61 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|PC[12] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst3|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[12] .is_wysiwyg = "true";
defparam \inst3|PC[12] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_first_bit_number = 31;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~PORTBDATAOUT0 ),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h03035353F303F353;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_first_bit_number = 30;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a158~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_first_bit_number = 29;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a157~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005F";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_first_bit_number = 28;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a156~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D0";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_first_bit_number = 27;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_first_bit_number = 26;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .lut_mask = 64'h000A555F888ADDDF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_first_bit_number = 25;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .lut_mask = 64'h000A555F888ADDDF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_first_bit_number = 24;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .lut_mask = 64'h000A555F888ADDDF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_first_bit_number = 23;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .lut_mask = 64'h000A555F888ADDDF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_first_bit_number = 22;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_first_bit_number = 21;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_first_bit_number = 20;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout ))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a148~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1 .lut_mask = 64'h004020608ACAAAEA;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Selector4~1 (
// Equation(s):
// \inst1|Selector4~1_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  & 
// (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout  & \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector4~1 .extended_lut = "off";
defparam \inst1|Selector4~1 .lut_mask = 64'h0AAE00000AAE0000;
defparam \inst1|Selector4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Selector6~0 (
// Equation(s):
// \inst1|Selector6~0_combout  = (!\inst1|Selector4~2_combout  & ((!\inst1|Selector4~1_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout ))) # (\inst1|Selector4~1_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout ))))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w20_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Selector4~1_combout ),
	.datad(!\inst1|Selector4~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector6~0 .extended_lut = "off";
defparam \inst1|Selector6~0 .lut_mask = 64'h3500350035003500;
defparam \inst1|Selector6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[11]~27 (
// Equation(s):
// \inst|m241|OU[11]~27_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1616|Q [11] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1615|Q [11] ) ) ) # ( \inst1|Selector7~0_combout 
//  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1614|Q [11] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1613|Q [11] ) ) )

	.dataa(!\inst|rf4|S1613|Q [11]),
	.datab(!\inst|rf4|S1614|Q [11]),
	.datac(!\inst|rf4|S1615|Q [11]),
	.datad(!\inst|rf4|S1616|Q [11]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[11]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[11]~27 .extended_lut = "off";
defparam \inst|m241|OU[11]~27 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[11]~27 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S165|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S166|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S167|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S168|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[11]~28 (
// Equation(s):
// \inst|m241|OU[11]~28_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S168|Q [11] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S167|Q [11] ) ) ) # ( \inst1|Selector7~0_combout  
// & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S166|Q [11] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S165|Q [11] ) ) )

	.dataa(!\inst|rf4|S165|Q [11]),
	.datab(!\inst|rf4|S166|Q [11]),
	.datac(!\inst|rf4|S167|Q [11]),
	.datad(!\inst|rf4|S168|Q [11]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[11]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[11]~28 .extended_lut = "off";
defparam \inst|m241|OU[11]~28 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[11]~28 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S162|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S163|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S164|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[11]~29 (
// Equation(s):
// \inst|m241|OU[11]~29_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S164|Q [11] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S163|Q [11] ) ) ) # ( \inst1|Selector7~0_combout  
// & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S162|Q [11] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S161|Q [11] ) ) )

	.dataa(!\inst|rf4|S161|Q [11]),
	.datab(!\inst|rf4|S162|Q [11]),
	.datac(!\inst|rf4|S163|Q [11]),
	.datad(!\inst|rf4|S164|Q [11]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[11]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[11]~29 .extended_lut = "off";
defparam \inst|m241|OU[11]~29 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[11]~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[11]~30 (
// Equation(s):
// \inst|m241|OU[11]~30_combout  = ( \inst|m241|OU[11]~29_combout  & ( (!\inst1|Selector4~3_combout  & ((!\inst1|Selector5~0_combout ) # ((\inst|m241|OU[11]~28_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[11]~27_combout )))) ) ) # ( 
// !\inst|m241|OU[11]~29_combout  & ( (!\inst1|Selector4~3_combout  & (\inst1|Selector5~0_combout  & ((\inst|m241|OU[11]~28_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[11]~27_combout )))) ) )

	.dataa(!\inst1|Selector4~3_combout ),
	.datab(!\inst1|Selector5~0_combout ),
	.datac(!\inst|m241|OU[11]~27_combout ),
	.datad(!\inst|m241|OU[11]~28_combout ),
	.datae(!\inst|m241|OU[11]~29_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[11]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[11]~30 .extended_lut = "off";
defparam \inst|m241|OU[11]~30 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|m241|OU[11]~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ))))) 
// ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ))))) 
// ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a142~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S169|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1610|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1611|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[11] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1612|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[11]~31 (
// Equation(s):
// \inst|m241|OU[11]~31_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1612|Q [11] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1611|Q [11] ) ) ) # ( \inst1|Selector7~0_combout 
//  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1610|Q [11] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S169|Q [11] ) ) )

	.dataa(!\inst|rf4|S169|Q [11]),
	.datab(!\inst|rf4|S1610|Q [11]),
	.datac(!\inst|rf4|S1611|Q [11]),
	.datad(!\inst|rf4|S1612|Q [11]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[11]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[11]~31 .extended_lut = "off";
defparam \inst|m241|OU[11]~31 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[11]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[11]~32 (
// Equation(s):
// \inst|m241|OU[11]~32_combout  = ( \inst|m241|OU[11]~31_combout  & ( (!\inst|m241|OU[2]~5_combout  & (\inst|m241|OU[2]~6_combout )) # (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & (\inst|m241|OU[11]~30_combout )) # 
// (\inst|m241|OU[2]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout ))))) ) ) # ( !\inst|m241|OU[11]~31_combout  & ( (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & 
// (\inst|m241|OU[11]~30_combout )) # (\inst|m241|OU[2]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\inst|m241|OU[2]~5_combout ),
	.datab(!\inst|m241|OU[2]~6_combout ),
	.datac(!\inst|m241|OU[11]~30_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout ),
	.datae(!\inst|m241|OU[11]~31_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[11]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[11]~32 .extended_lut = "off";
defparam \inst|m241|OU[11]~32 .lut_mask = 64'h0415263704152637;
defparam \inst|m241|OU[11]~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[11]~32_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[11]~32_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[11]~32_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[11]~32_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[11]~32_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_first_bit_number = 11;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 64'h03035353F303F353;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ))))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout )))) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout )))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA7|HA1|S~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA7|HA1|S~0_combout  = (\inst|rf4|am4|Mux8~4_combout  & \inst|fu|al16|a4|Add0~41_sumout )

	.dataa(!\inst|rf4|am4|Mux8~4_combout ),
	.datab(!\inst|fu|al16|a4|Add0~41_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA7|HA1|S~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA7|HA1|S~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA7|HA1|S~0 .lut_mask = 64'h1111111111111111;
defparam \inst|fu|al16|a4|a|FA7|HA1|S~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA9|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA9|S~combout  = ( \inst|fu|al16|a4|a|FA7|HA1|S~0_combout  & ( \inst|fu|al16|a4|Add0~45_sumout  & ( (!\inst|rf4|am4|Mux6~4_combout  & !\inst|fu|al16|a4|Add0~9_sumout ) ) ) ) # ( !\inst|fu|al16|a4|a|FA7|HA1|S~0_combout  & ( 
// \inst|fu|al16|a4|Add0~45_sumout  & ( (!\inst|rf4|am4|Mux6~4_combout  & ((!\inst|fu|al16|a4|Add0~9_sumout ) # ((!\inst|rf4|am4|Mux7~4_combout  & !\inst|fu|al16|a4|a|FA7|HA2|S~0_combout )))) # (\inst|rf4|am4|Mux6~4_combout  & (!\inst|rf4|am4|Mux7~4_combout  
// & (!\inst|fu|al16|a4|Add0~9_sumout  & !\inst|fu|al16|a4|a|FA7|HA2|S~0_combout ))) ) ) ) # ( \inst|fu|al16|a4|a|FA7|HA1|S~0_combout  & ( !\inst|fu|al16|a4|Add0~45_sumout  & ( (!\inst|rf4|am4|Mux7~4_combout  & ((!\inst|rf4|am4|Mux6~4_combout ) # 
// (!\inst|fu|al16|a4|Add0~9_sumout ))) # (\inst|rf4|am4|Mux7~4_combout  & (!\inst|rf4|am4|Mux6~4_combout  & !\inst|fu|al16|a4|Add0~9_sumout )) ) ) ) # ( !\inst|fu|al16|a4|a|FA7|HA1|S~0_combout  & ( !\inst|fu|al16|a4|Add0~45_sumout  & ( 
// (!\inst|rf4|am4|Mux6~4_combout  & ((!\inst|rf4|am4|Mux7~4_combout ) # ((!\inst|fu|al16|a4|Add0~9_sumout ) # (!\inst|fu|al16|a4|a|FA7|HA2|S~0_combout )))) # (\inst|rf4|am4|Mux6~4_combout  & (!\inst|fu|al16|a4|Add0~9_sumout  & 
// ((!\inst|rf4|am4|Mux7~4_combout ) # (!\inst|fu|al16|a4|a|FA7|HA2|S~0_combout )))) ) ) )

	.dataa(!\inst|rf4|am4|Mux7~4_combout ),
	.datab(!\inst|rf4|am4|Mux6~4_combout ),
	.datac(!\inst|fu|al16|a4|Add0~9_sumout ),
	.datad(!\inst|fu|al16|a4|a|FA7|HA2|S~0_combout ),
	.datae(!\inst|fu|al16|a4|a|FA7|HA1|S~0_combout ),
	.dataf(!\inst|fu|al16|a4|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA9|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA9|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA9|S .lut_mask = 64'hFCE8E8E8E8C0C0C0;
defparam \inst|fu|al16|a4|a|FA9|S .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux4~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux4~0_combout  = ( \inst|rf4|am4|Mux4~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[11]~32_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (((\inst|m241|OU[11]~32_combout )))) ) ) # ( !\inst|rf4|am4|Mux4~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ((!\inst1|WideOr3~0_combout  & (\inst1|WideOr2~0_combout  & \inst|m241|OU[11]~32_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|m241|OU[11]~32_combout ) # 
// (\inst1|WideOr2~0_combout ))))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst|m241|OU[11]~32_combout ),
	.datae(!\inst|rf4|am4|Mux4~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux4~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux4~0 .lut_mask = 64'h044C48F3044C48F3;
defparam \inst|fu|al16|l4|mu4|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|m2|OU[11]~13 (
// Equation(s):
// \inst|fu|al16|m2|OU[11]~13_combout  = ( \inst|fu|al16|a4|a|FA11|HA1|C~0_combout  & ( \inst|fu|al16|l4|mu4|Mux4~0_combout  & ( ((!\inst|rf4|am4|Mux5~4_combout  & ((!\inst|fu|al16|a4|Add0~49_sumout ) # (\inst|fu|al16|a4|a|FA9|S~combout ))) # 
// (\inst|rf4|am4|Mux5~4_combout  & (\inst|fu|al16|a4|a|FA9|S~combout  & !\inst|fu|al16|a4|Add0~49_sumout ))) # (\inst1|WideOr1~1_combout ) ) ) ) # ( !\inst|fu|al16|a4|a|FA11|HA1|C~0_combout  & ( \inst|fu|al16|l4|mu4|Mux4~0_combout  & ( 
// ((!\inst|rf4|am4|Mux5~4_combout  & (!\inst|fu|al16|a4|a|FA9|S~combout  & \inst|fu|al16|a4|Add0~49_sumout )) # (\inst|rf4|am4|Mux5~4_combout  & ((!\inst|fu|al16|a4|a|FA9|S~combout ) # (\inst|fu|al16|a4|Add0~49_sumout )))) # (\inst1|WideOr1~1_combout ) ) ) 
// ) # ( \inst|fu|al16|a4|a|FA11|HA1|C~0_combout  & ( !\inst|fu|al16|l4|mu4|Mux4~0_combout  & ( (!\inst1|WideOr1~1_combout  & ((!\inst|rf4|am4|Mux5~4_combout  & ((!\inst|fu|al16|a4|Add0~49_sumout ) # (\inst|fu|al16|a4|a|FA9|S~combout ))) # 
// (\inst|rf4|am4|Mux5~4_combout  & (\inst|fu|al16|a4|a|FA9|S~combout  & !\inst|fu|al16|a4|Add0~49_sumout )))) ) ) ) # ( !\inst|fu|al16|a4|a|FA11|HA1|C~0_combout  & ( !\inst|fu|al16|l4|mu4|Mux4~0_combout  & ( (!\inst1|WideOr1~1_combout  & 
// ((!\inst|rf4|am4|Mux5~4_combout  & (!\inst|fu|al16|a4|a|FA9|S~combout  & \inst|fu|al16|a4|Add0~49_sumout )) # (\inst|rf4|am4|Mux5~4_combout  & ((!\inst|fu|al16|a4|a|FA9|S~combout ) # (\inst|fu|al16|a4|Add0~49_sumout ))))) ) ) )

	.dataa(!\inst|rf4|am4|Mux5~4_combout ),
	.datab(!\inst1|WideOr1~1_combout ),
	.datac(!\inst|fu|al16|a4|a|FA9|S~combout ),
	.datad(!\inst|fu|al16|a4|Add0~49_sumout ),
	.datae(!\inst|fu|al16|a4|a|FA11|HA1|C~0_combout ),
	.dataf(!\inst|fu|al16|l4|mu4|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[11]~13 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[11]~13 .lut_mask = 64'h40C48C0873F7BF3B;
defparam \inst|fu|al16|m2|OU[11]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[11]~16 (
// Equation(s):
// \inst|m242|OU[11]~16_combout  = ( \inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux3~4_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux5~4_combout  ) ) ) # ( 
// \inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( \inst|fu|al16|m2|OU[11]~13_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout ),
	.datab(!\inst|fu|al16|m2|OU[11]~13_combout ),
	.datac(!\inst|rf4|am4|Mux5~4_combout ),
	.datad(!\inst|rf4|am4|Mux3~4_combout ),
	.datae(!\inst|m242|OU[9]~2_combout ),
	.dataf(!\inst1|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[11]~16 .extended_lut = "off";
defparam \inst|m242|OU[11]~16 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m242|OU[11]~16 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S161|Q[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[11] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux4~0 (
// Equation(s):
// \inst|rf4|am4|Mux4~0_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S164|Q [11] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S163|Q [11] ) ) ) # ( \inst1|Selector3~0_combout  
// & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S162|Q [11] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S161|Q [11] ) ) )

	.dataa(!\inst|rf4|S161|Q [11]),
	.datab(!\inst|rf4|S162|Q [11]),
	.datac(!\inst|rf4|S163|Q [11]),
	.datad(!\inst|rf4|S164|Q [11]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux4~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux4~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux4~1 (
// Equation(s):
// \inst|rf4|am4|Mux4~1_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S168|Q [11] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S167|Q [11] ) ) ) # ( \inst1|Selector3~0_combout  
// & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S166|Q [11] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S165|Q [11] ) ) )

	.dataa(!\inst|rf4|S165|Q [11]),
	.datab(!\inst|rf4|S166|Q [11]),
	.datac(!\inst|rf4|S167|Q [11]),
	.datad(!\inst|rf4|S168|Q [11]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux4~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux4~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux4~2 (
// Equation(s):
// \inst|rf4|am4|Mux4~2_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1612|Q [11] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1611|Q [11] ) ) ) # ( \inst1|Selector3~0_combout 
//  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1610|Q [11] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S169|Q [11] ) ) )

	.dataa(!\inst|rf4|S169|Q [11]),
	.datab(!\inst|rf4|S1610|Q [11]),
	.datac(!\inst|rf4|S1611|Q [11]),
	.datad(!\inst|rf4|S1612|Q [11]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux4~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux4~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux4~3 (
// Equation(s):
// \inst|rf4|am4|Mux4~3_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1616|Q [11] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1615|Q [11] ) ) ) # ( \inst1|Selector3~0_combout 
//  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1614|Q [11] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1613|Q [11] ) ) )

	.dataa(!\inst|rf4|S1613|Q [11]),
	.datab(!\inst|rf4|S1614|Q [11]),
	.datac(!\inst|rf4|S1615|Q [11]),
	.datad(!\inst|rf4|S1616|Q [11]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux4~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux4~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux4~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux4~4 (
// Equation(s):
// \inst|rf4|am4|Mux4~4_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux4~3_combout  ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux4~2_combout  ) ) ) # ( 
// \inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux4~1_combout  ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux4~0_combout  ) ) )

	.dataa(!\inst|rf4|am4|Mux4~0_combout ),
	.datab(!\inst|rf4|am4|Mux4~1_combout ),
	.datac(!\inst|rf4|am4|Mux4~2_combout ),
	.datad(!\inst|rf4|am4|Mux4~3_combout ),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux4~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux4~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux4~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~78 (
// Equation(s):
// \inst3|Add0~78_combout  = (!\inst1|Decoder1~3_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout ))) # (\inst1|Decoder1~3_combout  & (\inst|rf4|am4|Mux4~4_combout ))

	.dataa(!\inst|rf4|am4|Mux4~4_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~78 .extended_lut = "off";
defparam \inst3|Add0~78 .lut_mask = 64'h3535353535353535;
defparam \inst3|Add0~78 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|PC[11] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst3|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[11] .is_wysiwyg = "true";
defparam \inst3|PC[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a147~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1 .lut_mask = 64'h004020608ACAAAEA;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Selector7~0 (
// Equation(s):
// \inst1|Selector7~0_combout  = (!\inst1|Selector4~2_combout  & ((!\inst1|Selector4~1_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ))) # (\inst1|Selector4~1_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout ))))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w19_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Selector4~1_combout ),
	.datad(!\inst1|Selector4~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector7~0 .extended_lut = "off";
defparam \inst1|Selector7~0 .lut_mask = 64'h3500350035003500;
defparam \inst1|Selector7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[10]~33 (
// Equation(s):
// \inst|m241|OU[10]~33_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1616|Q [10] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1615|Q [10] ) ) ) # ( \inst1|Selector7~0_combout 
//  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1614|Q [10] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1613|Q [10] ) ) )

	.dataa(!\inst|rf4|S1613|Q [10]),
	.datab(!\inst|rf4|S1614|Q [10]),
	.datac(!\inst|rf4|S1615|Q [10]),
	.datad(!\inst|rf4|S1616|Q [10]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[10]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[10]~33 .extended_lut = "off";
defparam \inst|m241|OU[10]~33 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[10]~33 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S165|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[10]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S166|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[10]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S167|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[10]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S168|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[10]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[10]~34 (
// Equation(s):
// \inst|m241|OU[10]~34_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S168|Q [10] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S167|Q [10] ) ) ) # ( \inst1|Selector7~0_combout  
// & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S166|Q [10] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S165|Q [10] ) ) )

	.dataa(!\inst|rf4|S165|Q [10]),
	.datab(!\inst|rf4|S166|Q [10]),
	.datac(!\inst|rf4|S167|Q [10]),
	.datad(!\inst|rf4|S168|Q [10]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[10]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[10]~34 .extended_lut = "off";
defparam \inst|m241|OU[10]~34 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[10]~34 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S162|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[10]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S163|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[10]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S164|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[10]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[10]~35 (
// Equation(s):
// \inst|m241|OU[10]~35_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S164|Q [10] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S163|Q [10] ) ) ) # ( \inst1|Selector7~0_combout  
// & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S162|Q [10] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S161|Q [10] ) ) )

	.dataa(!\inst|rf4|S161|Q [10]),
	.datab(!\inst|rf4|S162|Q [10]),
	.datac(!\inst|rf4|S163|Q [10]),
	.datad(!\inst|rf4|S164|Q [10]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[10]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[10]~35 .extended_lut = "off";
defparam \inst|m241|OU[10]~35 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[10]~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[10]~36 (
// Equation(s):
// \inst|m241|OU[10]~36_combout  = ( \inst|m241|OU[10]~35_combout  & ( (!\inst1|Selector4~3_combout  & ((!\inst1|Selector5~0_combout ) # ((\inst|m241|OU[10]~34_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[10]~33_combout )))) ) ) # ( 
// !\inst|m241|OU[10]~35_combout  & ( (!\inst1|Selector4~3_combout  & (\inst1|Selector5~0_combout  & ((\inst|m241|OU[10]~34_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[10]~33_combout )))) ) )

	.dataa(!\inst1|Selector4~3_combout ),
	.datab(!\inst1|Selector5~0_combout ),
	.datac(!\inst|m241|OU[10]~33_combout ),
	.datad(!\inst|m241|OU[10]~34_combout ),
	.datae(!\inst|m241|OU[10]~35_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[10]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[10]~36 .extended_lut = "off";
defparam \inst|m241|OU[10]~36 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|m241|OU[10]~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ))))) 
// ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ))))) 
// ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a141~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S169|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[10]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1610|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[10]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1611|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[10]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[10] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1612|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[10]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[10]~37 (
// Equation(s):
// \inst|m241|OU[10]~37_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1612|Q [10] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1611|Q [10] ) ) ) # ( \inst1|Selector7~0_combout 
//  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1610|Q [10] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S169|Q [10] ) ) )

	.dataa(!\inst|rf4|S169|Q [10]),
	.datab(!\inst|rf4|S1610|Q [10]),
	.datac(!\inst|rf4|S1611|Q [10]),
	.datad(!\inst|rf4|S1612|Q [10]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[10]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[10]~37 .extended_lut = "off";
defparam \inst|m241|OU[10]~37 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[10]~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[10]~38 (
// Equation(s):
// \inst|m241|OU[10]~38_combout  = ( \inst|m241|OU[10]~37_combout  & ( (!\inst|m241|OU[2]~5_combout  & (\inst|m241|OU[2]~6_combout )) # (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & (\inst|m241|OU[10]~36_combout )) # 
// (\inst|m241|OU[2]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout ))))) ) ) # ( !\inst|m241|OU[10]~37_combout  & ( (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & 
// (\inst|m241|OU[10]~36_combout )) # (\inst|m241|OU[2]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\inst|m241|OU[2]~5_combout ),
	.datab(!\inst|m241|OU[2]~6_combout ),
	.datac(!\inst|m241|OU[10]~36_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout ),
	.datae(!\inst|m241|OU[10]~37_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[10]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[10]~38 .extended_lut = "off";
defparam \inst|m241|OU[10]~38 .lut_mask = 64'h0415263704152637;
defparam \inst|m241|OU[10]~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[10]~38_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[10]~38_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[10]~38_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[10]~38_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[10]~38_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_first_bit_number = 10;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 64'h03035353F303F353;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ))))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout )))) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout )))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA10|HA1|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA10|HA1|C~0_combout  = !\inst|rf4|am4|Mux5~4_combout  $ (!\inst|fu|al16|a4|Add0~49_sumout )

	.dataa(!\inst|rf4|am4|Mux5~4_combout ),
	.datab(!\inst|fu|al16|a4|Add0~49_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA10|HA1|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA10|HA1|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA10|HA1|C~0 .lut_mask = 64'h6666666666666666;
defparam \inst|fu|al16|a4|a|FA10|HA1|C~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux5~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux5~0_combout  = ( \inst|rf4|am4|Mux5~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[10]~38_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (((\inst|m241|OU[10]~38_combout )))) ) ) # ( !\inst|rf4|am4|Mux5~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ((!\inst1|WideOr3~0_combout  & (\inst1|WideOr2~0_combout  & \inst|m241|OU[10]~38_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|m241|OU[10]~38_combout ) # 
// (\inst1|WideOr2~0_combout ))))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst|m241|OU[10]~38_combout ),
	.datae(!\inst|rf4|am4|Mux5~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux5~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux5~0 .lut_mask = 64'h044C48F3044C48F3;
defparam \inst|fu|al16|l4|mu4|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|m2|OU[10]~12 (
// Equation(s):
// \inst|fu|al16|m2|OU[10]~12_combout  = ( \inst|fu|al16|a4|a|FA10|HA1|C~0_combout  & ( \inst|fu|al16|l4|mu4|Mux5~0_combout  & ( ((!\inst|rf4|am4|Mux6~4_combout  & ((!\inst|fu|al16|a4|Add0~9_sumout ) # (\inst|fu|al16|a4|a|FA8|S~combout ))) # 
// (\inst|rf4|am4|Mux6~4_combout  & (!\inst|fu|al16|a4|Add0~9_sumout  & \inst|fu|al16|a4|a|FA8|S~combout ))) # (\inst1|WideOr1~1_combout ) ) ) ) # ( !\inst|fu|al16|a4|a|FA10|HA1|C~0_combout  & ( \inst|fu|al16|l4|mu4|Mux5~0_combout  & ( 
// ((!\inst|rf4|am4|Mux6~4_combout  & (\inst|fu|al16|a4|Add0~9_sumout  & !\inst|fu|al16|a4|a|FA8|S~combout )) # (\inst|rf4|am4|Mux6~4_combout  & ((!\inst|fu|al16|a4|a|FA8|S~combout ) # (\inst|fu|al16|a4|Add0~9_sumout )))) # (\inst1|WideOr1~1_combout ) ) ) ) 
// # ( \inst|fu|al16|a4|a|FA10|HA1|C~0_combout  & ( !\inst|fu|al16|l4|mu4|Mux5~0_combout  & ( (!\inst1|WideOr1~1_combout  & ((!\inst|rf4|am4|Mux6~4_combout  & ((!\inst|fu|al16|a4|Add0~9_sumout ) # (\inst|fu|al16|a4|a|FA8|S~combout ))) # 
// (\inst|rf4|am4|Mux6~4_combout  & (!\inst|fu|al16|a4|Add0~9_sumout  & \inst|fu|al16|a4|a|FA8|S~combout )))) ) ) ) # ( !\inst|fu|al16|a4|a|FA10|HA1|C~0_combout  & ( !\inst|fu|al16|l4|mu4|Mux5~0_combout  & ( (!\inst1|WideOr1~1_combout  & 
// ((!\inst|rf4|am4|Mux6~4_combout  & (\inst|fu|al16|a4|Add0~9_sumout  & !\inst|fu|al16|a4|a|FA8|S~combout )) # (\inst|rf4|am4|Mux6~4_combout  & ((!\inst|fu|al16|a4|a|FA8|S~combout ) # (\inst|fu|al16|a4|Add0~9_sumout ))))) ) ) )

	.dataa(!\inst|rf4|am4|Mux6~4_combout ),
	.datab(!\inst1|WideOr1~1_combout ),
	.datac(!\inst|fu|al16|a4|Add0~9_sumout ),
	.datad(!\inst|fu|al16|a4|a|FA8|S~combout ),
	.datae(!\inst|fu|al16|a4|a|FA10|HA1|C~0_combout ),
	.dataf(!\inst|fu|al16|l4|mu4|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[10]~12 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[10]~12 .lut_mask = 64'h4C0480C87F37B3FB;
defparam \inst|fu|al16|m2|OU[10]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[10]~15 (
// Equation(s):
// \inst|m242|OU[10]~15_combout  = ( \inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux4~4_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux6~4_combout  ) ) ) # ( 
// \inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( \inst|fu|al16|m2|OU[10]~12_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout ),
	.datab(!\inst|fu|al16|m2|OU[10]~12_combout ),
	.datac(!\inst|rf4|am4|Mux6~4_combout ),
	.datad(!\inst|rf4|am4|Mux4~4_combout ),
	.datae(!\inst|m242|OU[9]~2_combout ),
	.dataf(!\inst1|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[10]~15 .extended_lut = "off";
defparam \inst|m242|OU[10]~15 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m242|OU[10]~15 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S161|Q[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[10]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[10] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux5~0 (
// Equation(s):
// \inst|rf4|am4|Mux5~0_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1613|Q [10] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S169|Q [10] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S165|Q [10] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S161|Q [10] ) ) )

	.dataa(!\inst|rf4|S161|Q [10]),
	.datab(!\inst|rf4|S165|Q [10]),
	.datac(!\inst|rf4|S169|Q [10]),
	.datad(!\inst|rf4|S1613|Q [10]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux5~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux5~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux5~1 (
// Equation(s):
// \inst|rf4|am4|Mux5~1_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1614|Q [10] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1610|Q [10] ) ) ) # ( \inst1|Selector1~0_combout 
//  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S166|Q [10] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S162|Q [10] ) ) )

	.dataa(!\inst|rf4|S162|Q [10]),
	.datab(!\inst|rf4|S166|Q [10]),
	.datac(!\inst|rf4|S1610|Q [10]),
	.datad(!\inst|rf4|S1614|Q [10]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux5~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux5~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux5~2 (
// Equation(s):
// \inst|rf4|am4|Mux5~2_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1615|Q [10] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1611|Q [10] ) ) ) # ( \inst1|Selector1~0_combout 
//  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S167|Q [10] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S163|Q [10] ) ) )

	.dataa(!\inst|rf4|S163|Q [10]),
	.datab(!\inst|rf4|S167|Q [10]),
	.datac(!\inst|rf4|S1611|Q [10]),
	.datad(!\inst|rf4|S1615|Q [10]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux5~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux5~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux5~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux5~3 (
// Equation(s):
// \inst|rf4|am4|Mux5~3_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1616|Q [10] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1612|Q [10] ) ) ) # ( \inst1|Selector1~0_combout 
//  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S168|Q [10] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S164|Q [10] ) ) )

	.dataa(!\inst|rf4|S164|Q [10]),
	.datab(!\inst|rf4|S168|Q [10]),
	.datac(!\inst|rf4|S1612|Q [10]),
	.datad(!\inst|rf4|S1616|Q [10]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux5~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux5~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux5~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux5~4 (
// Equation(s):
// \inst|rf4|am4|Mux5~4_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux5~3_combout  ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux5~2_combout  ) ) ) # ( 
// \inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux5~1_combout  ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux5~0_combout  ) ) )

	.dataa(!\inst|rf4|am4|Mux5~0_combout ),
	.datab(!\inst|rf4|am4|Mux5~1_combout ),
	.datac(!\inst|rf4|am4|Mux5~2_combout ),
	.datad(!\inst|rf4|am4|Mux5~3_combout ),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux5~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux5~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux5~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~77 (
// Equation(s):
// \inst3|Add0~77_combout  = (!\inst1|Decoder1~3_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout ))) # (\inst1|Decoder1~3_combout  & (\inst|rf4|am4|Mux5~4_combout ))

	.dataa(!\inst|rf4|am4|Mux5~4_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~77 .extended_lut = "off";
defparam \inst3|Add0~77 .lut_mask = 64'h3535353535353535;
defparam \inst3|Add0~77 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|PC[10] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst3|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[10] .is_wysiwyg = "true";
defparam \inst3|PC[10] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ))))) ) 
// ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ))))) ) 
// )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S169|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1610|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1611|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1612|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[0]~94 (
// Equation(s):
// \inst|m241|OU[0]~94_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1612|Q [0] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1611|Q [0] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1610|Q [0] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S169|Q [0] ) ) )

	.dataa(!\inst|rf4|S169|Q [0]),
	.datab(!\inst|rf4|S1610|Q [0]),
	.datac(!\inst|rf4|S1611|Q [0]),
	.datad(!\inst|rf4|S1612|Q [0]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[0]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[0]~94 .extended_lut = "off";
defparam \inst|m241|OU[0]~94 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[0]~94 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[0]~95 (
// Equation(s):
// \inst|m241|OU[0]~95_combout  = (\inst|m241|OU[2]~6_combout  & ((!\inst|m241|OU[2]~5_combout  & ((\inst|m241|OU[0]~94_combout ))) # (\inst|m241|OU[2]~5_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout 
// ))))

	.dataa(!\inst|m241|OU[2]~5_combout ),
	.datab(!\inst|m241|OU[2]~6_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ),
	.datad(!\inst|m241|OU[0]~94_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[0]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[0]~95 .extended_lut = "off";
defparam \inst|m241|OU[0]~95 .lut_mask = 64'h0123012301230123;
defparam \inst|m241|OU[0]~95 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1613|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1614|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1615|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1616|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[0]~91 (
// Equation(s):
// \inst|m241|OU[0]~91_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1616|Q [0] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1615|Q [0] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1614|Q [0] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1613|Q [0] ) ) )

	.dataa(!\inst|rf4|S1613|Q [0]),
	.datab(!\inst|rf4|S1614|Q [0]),
	.datac(!\inst|rf4|S1615|Q [0]),
	.datad(!\inst|rf4|S1616|Q [0]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[0]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[0]~91 .extended_lut = "off";
defparam \inst|m241|OU[0]~91 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[0]~91 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S165|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S166|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S167|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S168|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[0]~92 (
// Equation(s):
// \inst|m241|OU[0]~92_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S168|Q [0] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S167|Q [0] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S166|Q [0] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S165|Q [0] ) ) )

	.dataa(!\inst|rf4|S165|Q [0]),
	.datab(!\inst|rf4|S166|Q [0]),
	.datac(!\inst|rf4|S167|Q [0]),
	.datad(!\inst|rf4|S168|Q [0]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[0]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[0]~92 .extended_lut = "off";
defparam \inst|m241|OU[0]~92 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[0]~92 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|WideOr0~0 (
// Equation(s):
// \inst1|WideOr0~0_combout  = (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout  & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ))))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr0~0 .extended_lut = "off";
defparam \inst1|WideOr0~0 .lut_mask = 64'h3F013F013F013F01;
defparam \inst1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[2]~4 (
// Equation(s):
// \inst|m241|OU[2]~4_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( \inst1|WideOr0~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  
// & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.dataf(!\inst1|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[2]~4 .extended_lut = "off";
defparam \inst|m241|OU[2]~4 .lut_mask = 64'h0000000000200000;
defparam \inst|m241|OU[2]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[3]~75 (
// Equation(s):
// \inst|m241|OU[3]~75_combout  = ( \inst1|WideOr0~0_combout  & ( !\inst|m241|OU[2]~4_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (((!\inst1|Selector4~4_combout ) # (\inst1|Selector5~0_combout 
// )) # (\inst1|Selector4~2_combout ))) ) ) ) # ( !\inst1|WideOr0~0_combout  & ( !\inst|m241|OU[2]~4_combout  & ( ((!\inst1|Selector4~4_combout ) # (\inst1|Selector5~0_combout )) # (\inst1|Selector4~2_combout ) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datab(!\inst1|Selector4~2_combout ),
	.datac(!\inst1|Selector4~4_combout ),
	.datad(!\inst1|Selector5~0_combout ),
	.datae(!\inst1|WideOr0~0_combout ),
	.dataf(!\inst|m241|OU[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[3]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[3]~75 .extended_lut = "off";
defparam \inst|m241|OU[3]~75 .lut_mask = 64'hF3FF515500000000;
defparam \inst|m241|OU[3]~75 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S162|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S163|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S164|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[0]~93 (
// Equation(s):
// \inst|m241|OU[0]~93_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S164|Q [0] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S163|Q [0] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S162|Q [0] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S161|Q [0] ) ) )

	.dataa(!\inst|rf4|S161|Q [0]),
	.datab(!\inst|rf4|S162|Q [0]),
	.datac(!\inst|rf4|S163|Q [0]),
	.datad(!\inst|rf4|S164|Q [0]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[0]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[0]~93 .extended_lut = "off";
defparam \inst|m241|OU[0]~93 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[0]~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[0]~96 (
// Equation(s):
// \inst|m241|OU[0]~96_combout  = ( !\inst1|Selector5~0_combout  & ( ((\inst|m241|OU[3]~75_combout  & ((!\inst1|Selector4~3_combout  & ((\inst|m241|OU[0]~93_combout ))) # (\inst1|Selector4~3_combout  & (\inst|m241|OU[0]~91_combout ))))) # 
// (\inst|m241|OU[0]~95_combout ) ) ) # ( \inst1|Selector5~0_combout  & ( ((\inst|m241|OU[3]~75_combout  & ((!\inst1|Selector4~3_combout  & ((\inst|m241|OU[0]~92_combout ))) # (\inst1|Selector4~3_combout  & (\inst|m241|OU[0]~91_combout ))))) # 
// (\inst|m241|OU[0]~95_combout ) ) )

	.dataa(!\inst|m241|OU[0]~95_combout ),
	.datab(!\inst|m241|OU[0]~91_combout ),
	.datac(!\inst|m241|OU[0]~92_combout ),
	.datad(!\inst|m241|OU[3]~75_combout ),
	.datae(!\inst1|Selector5~0_combout ),
	.dataf(!\inst1|Selector4~3_combout ),
	.datag(!\inst|m241|OU[0]~93_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[0]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[0]~96 .extended_lut = "on";
defparam \inst|m241|OU[0]~96 .lut_mask = 64'h555F555F55775577;
defparam \inst|m241|OU[0]~96 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA2|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA2|S~combout  = ( \inst|fu|al16|a4|Add0~17_sumout  & ( \inst|fu|al16|a4|Add0~21_sumout  & ( (!\inst|rf4|am4|Mux13~4_combout  & (\inst|fu|al16|a4|Add0~13_sumout  & ((\inst|rf4|am4|Mux14~4_combout ) # (\inst|rf4|am4|Mux15~4_combout )))) 
// # (\inst|rf4|am4|Mux13~4_combout  & (((\inst|fu|al16|a4|Add0~13_sumout ) # (\inst|rf4|am4|Mux14~4_combout )) # (\inst|rf4|am4|Mux15~4_combout ))) ) ) ) # ( !\inst|fu|al16|a4|Add0~17_sumout  & ( \inst|fu|al16|a4|Add0~21_sumout  & ( 
// (!\inst|rf4|am4|Mux13~4_combout  & (\inst|rf4|am4|Mux15~4_combout  & (\inst|rf4|am4|Mux14~4_combout  & \inst|fu|al16|a4|Add0~13_sumout ))) # (\inst|rf4|am4|Mux13~4_combout  & (((\inst|rf4|am4|Mux15~4_combout  & \inst|rf4|am4|Mux14~4_combout )) # 
// (\inst|fu|al16|a4|Add0~13_sumout ))) ) ) ) # ( \inst|fu|al16|a4|Add0~17_sumout  & ( !\inst|fu|al16|a4|Add0~21_sumout  & ( (!\inst|rf4|am4|Mux14~4_combout  & (\inst|rf4|am4|Mux13~4_combout  & \inst|fu|al16|a4|Add0~13_sumout )) # 
// (\inst|rf4|am4|Mux14~4_combout  & ((\inst|fu|al16|a4|Add0~13_sumout ) # (\inst|rf4|am4|Mux13~4_combout ))) ) ) ) # ( !\inst|fu|al16|a4|Add0~17_sumout  & ( !\inst|fu|al16|a4|Add0~21_sumout  & ( (\inst|rf4|am4|Mux13~4_combout  & 
// \inst|fu|al16|a4|Add0~13_sumout ) ) ) )

	.dataa(!\inst|rf4|am4|Mux15~4_combout ),
	.datab(!\inst|rf4|am4|Mux14~4_combout ),
	.datac(!\inst|rf4|am4|Mux13~4_combout ),
	.datad(!\inst|fu|al16|a4|Add0~13_sumout ),
	.datae(!\inst|fu|al16|a4|Add0~17_sumout ),
	.dataf(!\inst|fu|al16|a4|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA2|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA2|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA2|S .lut_mask = 64'h000F033F011F077F;
defparam \inst|fu|al16|a4|a|FA2|S .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA4|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA4|S~combout  = ( \inst|fu|al16|a4|Add0~29_sumout  & ( ((!\inst|rf4|am4|Mux12~4_combout  & (\inst|fu|al16|a4|a|FA2|S~combout  & \inst|fu|al16|a4|Add0~25_sumout )) # (\inst|rf4|am4|Mux12~4_combout  & ((\inst|fu|al16|a4|Add0~25_sumout ) 
// # (\inst|fu|al16|a4|a|FA2|S~combout )))) # (\inst|rf4|am4|Mux11~4_combout ) ) ) # ( !\inst|fu|al16|a4|Add0~29_sumout  & ( (\inst|rf4|am4|Mux11~4_combout  & ((!\inst|rf4|am4|Mux12~4_combout  & (\inst|fu|al16|a4|a|FA2|S~combout  & 
// \inst|fu|al16|a4|Add0~25_sumout )) # (\inst|rf4|am4|Mux12~4_combout  & ((\inst|fu|al16|a4|Add0~25_sumout ) # (\inst|fu|al16|a4|a|FA2|S~combout ))))) ) )

	.dataa(!\inst|rf4|am4|Mux12~4_combout ),
	.datab(!\inst|rf4|am4|Mux11~4_combout ),
	.datac(!\inst|fu|al16|a4|a|FA2|S~combout ),
	.datad(!\inst|fu|al16|a4|Add0~25_sumout ),
	.datae(!\inst|fu|al16|a4|Add0~29_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA4|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA4|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA4|S .lut_mask = 64'h0113377F0113377F;
defparam \inst|fu|al16|a4|a|FA4|S .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA7|HA1|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA7|HA1|C~0_combout  = !\inst|rf4|am4|Mux8~4_combout  $ (!\inst|fu|al16|a4|Add0~41_sumout )

	.dataa(!\inst|rf4|am4|Mux8~4_combout ),
	.datab(!\inst|fu|al16|a4|Add0~41_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA7|HA1|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA7|HA1|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA7|HA1|C~0 .lut_mask = 64'h6666666666666666;
defparam \inst|fu|al16|a4|a|FA7|HA1|C~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA7|HA2|S~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA7|HA2|S~0_combout  = ( \inst|fu|al16|a4|Add0~37_sumout  & ( \inst|fu|al16|a4|a|FA7|HA1|C~0_combout  & ( ((!\inst|rf4|am4|Mux10~4_combout  & (\inst|fu|al16|a4|a|FA4|S~combout  & \inst|fu|al16|a4|Add0~33_sumout )) # 
// (\inst|rf4|am4|Mux10~4_combout  & ((\inst|fu|al16|a4|Add0~33_sumout ) # (\inst|fu|al16|a4|a|FA4|S~combout )))) # (\inst|rf4|am4|Mux9~4_combout ) ) ) ) # ( !\inst|fu|al16|a4|Add0~37_sumout  & ( \inst|fu|al16|a4|a|FA7|HA1|C~0_combout  & ( 
// (\inst|rf4|am4|Mux9~4_combout  & ((!\inst|rf4|am4|Mux10~4_combout  & (\inst|fu|al16|a4|a|FA4|S~combout  & \inst|fu|al16|a4|Add0~33_sumout )) # (\inst|rf4|am4|Mux10~4_combout  & ((\inst|fu|al16|a4|Add0~33_sumout ) # (\inst|fu|al16|a4|a|FA4|S~combout ))))) 
// ) ) )

	.dataa(!\inst|rf4|am4|Mux10~4_combout ),
	.datab(!\inst|rf4|am4|Mux9~4_combout ),
	.datac(!\inst|fu|al16|a4|a|FA4|S~combout ),
	.datad(!\inst|fu|al16|a4|Add0~33_sumout ),
	.datae(!\inst|fu|al16|a4|Add0~37_sumout ),
	.dataf(!\inst|fu|al16|a4|a|FA7|HA1|C~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA7|HA2|S~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA7|HA2|S~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA7|HA2|S~0 .lut_mask = 64'h000000000113377F;
defparam \inst|fu|al16|a4|a|FA7|HA2|S~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA9|HA1|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA9|HA1|C~0_combout  = !\inst|rf4|am4|Mux6~4_combout  $ (!\inst|fu|al16|a4|Add0~9_sumout )

	.dataa(!\inst|rf4|am4|Mux6~4_combout ),
	.datab(!\inst|fu|al16|a4|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA9|HA1|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA9|HA1|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA9|HA1|C~0 .lut_mask = 64'h6666666666666666;
defparam \inst|fu|al16|a4|a|FA9|HA1|C~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|m2|OU[9]~11 (
// Equation(s):
// \inst|fu|al16|m2|OU[9]~11_combout  = ( \inst|fu|al16|a4|Add0~45_sumout  & ( \inst|fu|al16|a4|a|FA9|HA1|C~0_combout  & ( (!\inst|rf4|am4|Mux7~4_combout  & (!\inst1|WideOr1~1_combout  & (!\inst|fu|al16|a4|a|FA7|HA2|S~0_combout  & 
// !\inst|fu|al16|a4|a|FA7|HA1|S~0_combout ))) ) ) ) # ( !\inst|fu|al16|a4|Add0~45_sumout  & ( \inst|fu|al16|a4|a|FA9|HA1|C~0_combout  & ( (!\inst1|WideOr1~1_combout  & ((!\inst|rf4|am4|Mux7~4_combout ) # ((!\inst|fu|al16|a4|a|FA7|HA2|S~0_combout  & 
// !\inst|fu|al16|a4|a|FA7|HA1|S~0_combout )))) ) ) ) # ( \inst|fu|al16|a4|Add0~45_sumout  & ( !\inst|fu|al16|a4|a|FA9|HA1|C~0_combout  & ( (!\inst1|WideOr1~1_combout  & (((\inst|fu|al16|a4|a|FA7|HA1|S~0_combout ) # (\inst|fu|al16|a4|a|FA7|HA2|S~0_combout )) 
// # (\inst|rf4|am4|Mux7~4_combout ))) ) ) ) # ( !\inst|fu|al16|a4|Add0~45_sumout  & ( !\inst|fu|al16|a4|a|FA9|HA1|C~0_combout  & ( (\inst|rf4|am4|Mux7~4_combout  & (!\inst1|WideOr1~1_combout  & ((\inst|fu|al16|a4|a|FA7|HA1|S~0_combout ) # 
// (\inst|fu|al16|a4|a|FA7|HA2|S~0_combout )))) ) ) )

	.dataa(!\inst|rf4|am4|Mux7~4_combout ),
	.datab(!\inst1|WideOr1~1_combout ),
	.datac(!\inst|fu|al16|a4|a|FA7|HA2|S~0_combout ),
	.datad(!\inst|fu|al16|a4|a|FA7|HA1|S~0_combout ),
	.datae(!\inst|fu|al16|a4|Add0~45_sumout ),
	.dataf(!\inst|fu|al16|a4|a|FA9|HA1|C~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[9]~11 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[9]~11 .lut_mask = 64'h04444CCCC8888000;
defparam \inst|fu|al16|m2|OU[9]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[9]~44_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[9]~44_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[9]~44_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[9]~44_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[9]~44_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_first_bit_number = 9;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 64'h03035353F303F353;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ))))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout )))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] 
// & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout )))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|m2|OU[9]~15 (
// Equation(s):
// \inst|fu|al16|m2|OU[9]~15_combout  = ( !\inst1|WideOr1~0_combout  & ( !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( (!\inst|rf4|am4|Mux6~4_combout  & ((!\inst|m241|OU[9]~44_combout  & 
// (\inst1|WideOr2~0_combout  & \inst1|WideOr3~0_combout )) # (\inst|m241|OU[9]~44_combout  & ((\inst1|WideOr3~0_combout ) # (\inst1|WideOr2~0_combout ))))) # (\inst|rf4|am4|Mux6~4_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst|m241|OU[9]~44_combout  & 
// !\inst1|WideOr3~0_combout ))))) ) ) )

	.dataa(!\inst|rf4|am4|Mux6~4_combout ),
	.datab(!\inst|m241|OU[9]~44_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(!\inst1|WideOr1~0_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[9]~15 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[9]~15 .lut_mask = 64'h167A000000000000;
defparam \inst|fu|al16|m2|OU[9]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[9]~18 (
// Equation(s):
// \inst|m242|OU[9]~18_combout  = ( !\inst1|Decoder0~0_combout  & ( (!\inst|m242|OU[9]~2_combout  & ((((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout ))))) # (\inst|m242|OU[9]~2_combout  & 
// (((\inst|fu|al16|m2|OU[9]~15_combout )) # (\inst|fu|al16|m2|OU[9]~11_combout ))) ) ) # ( \inst1|Decoder0~0_combout  & ( ((!\inst|m242|OU[9]~2_combout  & (\inst|rf4|am4|Mux7~4_combout )) # (\inst|m242|OU[9]~2_combout  & (((\inst|rf4|am4|Mux5~4_combout 
// ))))) ) )

	.dataa(!\inst|fu|al16|m2|OU[9]~11_combout ),
	.datab(!\inst|m242|OU[9]~2_combout ),
	.datac(!\inst|rf4|am4|Mux7~4_combout ),
	.datad(!\inst|rf4|am4|Mux5~4_combout ),
	.datae(!\inst1|Decoder0~0_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout ),
	.datag(!\inst|fu|al16|m2|OU[9]~15_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[9]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[9]~18 .extended_lut = "on";
defparam \inst|m242|OU[9]~18 .lut_mask = 64'h13130C3FDFDF0C3F;
defparam \inst|m242|OU[9]~18 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S161|Q[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[9]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[9] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux6~0 (
// Equation(s):
// \inst|rf4|am4|Mux6~0_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S164|Q [9] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S163|Q [9] ) ) ) # ( \inst1|Selector3~0_combout  & 
// ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S162|Q [9] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S161|Q [9] ) ) )

	.dataa(!\inst|rf4|S161|Q [9]),
	.datab(!\inst|rf4|S162|Q [9]),
	.datac(!\inst|rf4|S163|Q [9]),
	.datad(!\inst|rf4|S164|Q [9]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux6~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux6~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux6~1 (
// Equation(s):
// \inst|rf4|am4|Mux6~1_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S168|Q [9] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S167|Q [9] ) ) ) # ( \inst1|Selector3~0_combout  & 
// ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S166|Q [9] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S165|Q [9] ) ) )

	.dataa(!\inst|rf4|S165|Q [9]),
	.datab(!\inst|rf4|S166|Q [9]),
	.datac(!\inst|rf4|S167|Q [9]),
	.datad(!\inst|rf4|S168|Q [9]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux6~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux6~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux6~2 (
// Equation(s):
// \inst|rf4|am4|Mux6~2_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1612|Q [9] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1611|Q [9] ) ) ) # ( \inst1|Selector3~0_combout  
// & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1610|Q [9] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S169|Q [9] ) ) )

	.dataa(!\inst|rf4|S169|Q [9]),
	.datab(!\inst|rf4|S1610|Q [9]),
	.datac(!\inst|rf4|S1611|Q [9]),
	.datad(!\inst|rf4|S1612|Q [9]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux6~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux6~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux6~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux6~3 (
// Equation(s):
// \inst|rf4|am4|Mux6~3_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1616|Q [9] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1615|Q [9] ) ) ) # ( \inst1|Selector3~0_combout  
// & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1614|Q [9] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1613|Q [9] ) ) )

	.dataa(!\inst|rf4|S1613|Q [9]),
	.datab(!\inst|rf4|S1614|Q [9]),
	.datac(!\inst|rf4|S1615|Q [9]),
	.datad(!\inst|rf4|S1616|Q [9]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux6~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux6~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux6~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux6~4 (
// Equation(s):
// \inst|rf4|am4|Mux6~4_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux6~3_combout  ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux6~2_combout  ) ) ) # ( 
// \inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux6~1_combout  ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux6~0_combout  ) ) )

	.dataa(!\inst|rf4|am4|Mux6~0_combout ),
	.datab(!\inst|rf4|am4|Mux6~1_combout ),
	.datac(!\inst|rf4|am4|Mux6~2_combout ),
	.datad(!\inst|rf4|am4|Mux6~3_combout ),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux6~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux6~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux6~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~76 (
// Equation(s):
// \inst3|Add0~76_combout  = (!\inst1|Decoder1~3_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout ))) # (\inst1|Decoder1~3_combout  & (\inst|rf4|am4|Mux6~4_combout ))

	.dataa(!\inst|rf4|am4|Mux6~4_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w12_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~76 .extended_lut = "off";
defparam \inst3|Add0~76 .lut_mask = 64'h3535353535353535;
defparam \inst3|Add0~76 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|PC[9] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst3|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[9] .is_wysiwyg = "true";
defparam \inst3|PC[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst1|dest_sel[0]~10 (
// Equation(s):
// \inst1|dest_sel[0]~10_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[0]~10 .extended_lut = "off";
defparam \inst1|dest_sel[0]~10 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst1|dest_sel[0]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|dest_sel[0]~11 (
// Equation(s):
// \inst1|dest_sel[0]~11_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  & ( (!\inst1|dest_sel[0]~3_combout  & 
// (((\inst1|dest_sel[0]~4_combout  & \inst1|dest_sel[0]~10_combout )))) # (\inst1|dest_sel[0]~3_combout  & (((!\inst1|dest_sel[0]~4_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  & ( (!\inst1|dest_sel[0]~3_combout  & (\inst1|dest_sel[0]~4_combout  & 
// \inst1|dest_sel[0]~10_combout )) # (\inst1|dest_sel[0]~3_combout  & (!\inst1|dest_sel[0]~4_combout )) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  & ( (\inst1|dest_sel[0]~4_combout  & ((!\inst1|dest_sel[0]~3_combout  & ((\inst1|dest_sel[0]~10_combout ))) # (\inst1|dest_sel[0]~3_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout  & ( (!\inst1|dest_sel[0]~3_combout  & (\inst1|dest_sel[0]~4_combout  & \inst1|dest_sel[0]~10_combout )) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datab(!\inst1|dest_sel[0]~3_combout ),
	.datac(!\inst1|dest_sel[0]~4_combout ),
	.datad(!\inst1|dest_sel[0]~10_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a151~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[0]~11 .extended_lut = "off";
defparam \inst1|dest_sel[0]~11 .lut_mask = 64'h000C010D303C313D;
defparam \inst1|dest_sel[0]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|decode|Decoder0~15 (
// Equation(s):
// \inst|rf4|decode|Decoder0~15_combout  = ( \inst1|dest_sel[0]~11_combout  & ( (\inst1|dest_sel[1]~5_combout  & (\inst1|dest_sel[2]~7_combout  & (\inst1|dest_sel[3]~9_combout  & !\inst1|WideOr4~0_combout ))) ) )

	.dataa(!\inst1|dest_sel[1]~5_combout ),
	.datab(!\inst1|dest_sel[2]~7_combout ),
	.datac(!\inst1|dest_sel[3]~9_combout ),
	.datad(!\inst1|WideOr4~0_combout ),
	.datae(!\inst1|dest_sel[0]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~15 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~15 .lut_mask = 64'h0000010000000100;
defparam \inst|rf4|decode|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1616|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[8]~45 (
// Equation(s):
// \inst|m241|OU[8]~45_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1616|Q [8] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1615|Q [8] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1614|Q [8] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1613|Q [8] ) ) )

	.dataa(!\inst|rf4|S1613|Q [8]),
	.datab(!\inst|rf4|S1614|Q [8]),
	.datac(!\inst|rf4|S1615|Q [8]),
	.datad(!\inst|rf4|S1616|Q [8]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[8]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[8]~45 .extended_lut = "off";
defparam \inst|m241|OU[8]~45 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[8]~45 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S165|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S166|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S167|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S168|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[8]~46 (
// Equation(s):
// \inst|m241|OU[8]~46_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S168|Q [8] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S167|Q [8] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S166|Q [8] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S165|Q [8] ) ) )

	.dataa(!\inst|rf4|S165|Q [8]),
	.datab(!\inst|rf4|S166|Q [8]),
	.datac(!\inst|rf4|S167|Q [8]),
	.datad(!\inst|rf4|S168|Q [8]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[8]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[8]~46 .extended_lut = "off";
defparam \inst|m241|OU[8]~46 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[8]~46 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S162|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S163|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S164|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[8]~47 (
// Equation(s):
// \inst|m241|OU[8]~47_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S164|Q [8] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S163|Q [8] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S162|Q [8] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S161|Q [8] ) ) )

	.dataa(!\inst|rf4|S161|Q [8]),
	.datab(!\inst|rf4|S162|Q [8]),
	.datac(!\inst|rf4|S163|Q [8]),
	.datad(!\inst|rf4|S164|Q [8]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[8]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[8]~47 .extended_lut = "off";
defparam \inst|m241|OU[8]~47 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[8]~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[8]~48 (
// Equation(s):
// \inst|m241|OU[8]~48_combout  = ( \inst|m241|OU[8]~47_combout  & ( (!\inst1|Selector4~3_combout  & ((!\inst1|Selector5~0_combout ) # ((\inst|m241|OU[8]~46_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[8]~45_combout )))) ) ) # ( 
// !\inst|m241|OU[8]~47_combout  & ( (!\inst1|Selector4~3_combout  & (\inst1|Selector5~0_combout  & ((\inst|m241|OU[8]~46_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[8]~45_combout )))) ) )

	.dataa(!\inst1|Selector4~3_combout ),
	.datab(!\inst1|Selector5~0_combout ),
	.datac(!\inst|m241|OU[8]~45_combout ),
	.datad(!\inst|m241|OU[8]~46_combout ),
	.datae(!\inst|m241|OU[8]~47_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[8]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[8]~48 .extended_lut = "off";
defparam \inst|m241|OU[8]~48 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|m241|OU[8]~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_first_bit_number = 11;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ))))) 
// ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ))))) 
// ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a139~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S169|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1610|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1611|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1612|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[8]~49 (
// Equation(s):
// \inst|m241|OU[8]~49_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1612|Q [8] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1611|Q [8] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1610|Q [8] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S169|Q [8] ) ) )

	.dataa(!\inst|rf4|S169|Q [8]),
	.datab(!\inst|rf4|S1610|Q [8]),
	.datac(!\inst|rf4|S1611|Q [8]),
	.datad(!\inst|rf4|S1612|Q [8]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[8]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[8]~49 .extended_lut = "off";
defparam \inst|m241|OU[8]~49 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[8]~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[8]~50 (
// Equation(s):
// \inst|m241|OU[8]~50_combout  = ( \inst|m241|OU[8]~49_combout  & ( (!\inst|m241|OU[2]~5_combout  & (\inst|m241|OU[2]~6_combout )) # (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & (\inst|m241|OU[8]~48_combout )) # 
// (\inst|m241|OU[2]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout ))))) ) ) # ( !\inst|m241|OU[8]~49_combout  & ( (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & 
// (\inst|m241|OU[8]~48_combout )) # (\inst|m241|OU[2]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\inst|m241|OU[2]~5_combout ),
	.datab(!\inst|m241|OU[2]~6_combout ),
	.datac(!\inst|m241|OU[8]~48_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout ),
	.datae(!\inst|m241|OU[8]~49_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[8]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[8]~50 .extended_lut = "off";
defparam \inst|m241|OU[8]~50 .lut_mask = 64'h0415263704152637;
defparam \inst|m241|OU[8]~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[8]~50_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[8]~50_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[8]~50_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[8]~50_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[8]~50_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_first_bit_number = 8;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 64'h03035353F303F353;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ))))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout )))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] 
// & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout )))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux7~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux7~0_combout  = ( \inst|rf4|am4|Mux7~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[8]~50_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (((\inst|m241|OU[8]~50_combout )))) ) ) # ( !\inst|rf4|am4|Mux7~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ((!\inst1|WideOr3~0_combout  & (\inst1|WideOr2~0_combout  & \inst|m241|OU[8]~50_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|m241|OU[8]~50_combout ) # 
// (\inst1|WideOr2~0_combout ))))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst|m241|OU[8]~50_combout ),
	.datae(!\inst|rf4|am4|Mux7~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux7~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux7~0 .lut_mask = 64'h044C48F3044C48F3;
defparam \inst|fu|al16|l4|mu4|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|m2|OU[8]~10 (
// Equation(s):
// \inst|fu|al16|m2|OU[8]~10_combout  = ( \inst|fu|al16|a4|Add0~45_sumout  & ( \inst|fu|al16|l4|mu4|Mux7~0_combout  & ( (!\inst|rf4|am4|Mux7~4_combout  $ (((\inst|fu|al16|a4|a|FA7|HA1|S~0_combout ) # (\inst|fu|al16|a4|a|FA7|HA2|S~0_combout )))) # 
// (\inst1|WideOr1~1_combout ) ) ) ) # ( !\inst|fu|al16|a4|Add0~45_sumout  & ( \inst|fu|al16|l4|mu4|Mux7~0_combout  & ( (!\inst|rf4|am4|Mux7~4_combout  $ (((!\inst|fu|al16|a4|a|FA7|HA2|S~0_combout  & !\inst|fu|al16|a4|a|FA7|HA1|S~0_combout )))) # 
// (\inst1|WideOr1~1_combout ) ) ) ) # ( \inst|fu|al16|a4|Add0~45_sumout  & ( !\inst|fu|al16|l4|mu4|Mux7~0_combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|rf4|am4|Mux7~4_combout  $ (((\inst|fu|al16|a4|a|FA7|HA1|S~0_combout ) # 
// (\inst|fu|al16|a4|a|FA7|HA2|S~0_combout ))))) ) ) ) # ( !\inst|fu|al16|a4|Add0~45_sumout  & ( !\inst|fu|al16|l4|mu4|Mux7~0_combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|rf4|am4|Mux7~4_combout  $ (((!\inst|fu|al16|a4|a|FA7|HA2|S~0_combout  & 
// !\inst|fu|al16|a4|a|FA7|HA1|S~0_combout ))))) ) ) )

	.dataa(!\inst|rf4|am4|Mux7~4_combout ),
	.datab(!\inst1|WideOr1~1_combout ),
	.datac(!\inst|fu|al16|a4|a|FA7|HA2|S~0_combout ),
	.datad(!\inst|fu|al16|a4|a|FA7|HA1|S~0_combout ),
	.datae(!\inst|fu|al16|a4|Add0~45_sumout ),
	.dataf(!\inst|fu|al16|l4|mu4|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[8]~10 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[8]~10 .lut_mask = 64'h488884447BBBB777;
defparam \inst|fu|al16|m2|OU[8]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[8]~14 (
// Equation(s):
// \inst|m242|OU[8]~14_combout  = ( \inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux6~4_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux8~4_combout  ) ) ) # ( 
// \inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( \inst|fu|al16|m2|OU[8]~10_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout ),
	.datab(!\inst|fu|al16|m2|OU[8]~10_combout ),
	.datac(!\inst|rf4|am4|Mux8~4_combout ),
	.datad(!\inst|rf4|am4|Mux6~4_combout ),
	.datae(!\inst|m242|OU[9]~2_combout ),
	.dataf(!\inst1|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[8]~14 .extended_lut = "off";
defparam \inst|m242|OU[8]~14 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m242|OU[8]~14 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S161|Q[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[8] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux7~0 (
// Equation(s):
// \inst|rf4|am4|Mux7~0_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1613|Q [8] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S169|Q [8] ) ) ) # ( \inst1|Selector1~0_combout  & 
// ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S165|Q [8] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S161|Q [8] ) ) )

	.dataa(!\inst|rf4|S161|Q [8]),
	.datab(!\inst|rf4|S165|Q [8]),
	.datac(!\inst|rf4|S169|Q [8]),
	.datad(!\inst|rf4|S1613|Q [8]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux7~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux7~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux7~1 (
// Equation(s):
// \inst|rf4|am4|Mux7~1_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1614|Q [8] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1610|Q [8] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S166|Q [8] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S162|Q [8] ) ) )

	.dataa(!\inst|rf4|S162|Q [8]),
	.datab(!\inst|rf4|S166|Q [8]),
	.datac(!\inst|rf4|S1610|Q [8]),
	.datad(!\inst|rf4|S1614|Q [8]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux7~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux7~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux7~2 (
// Equation(s):
// \inst|rf4|am4|Mux7~2_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1615|Q [8] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1611|Q [8] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S167|Q [8] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S163|Q [8] ) ) )

	.dataa(!\inst|rf4|S163|Q [8]),
	.datab(!\inst|rf4|S167|Q [8]),
	.datac(!\inst|rf4|S1611|Q [8]),
	.datad(!\inst|rf4|S1615|Q [8]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux7~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux7~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux7~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux7~3 (
// Equation(s):
// \inst|rf4|am4|Mux7~3_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1616|Q [8] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1612|Q [8] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S168|Q [8] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S164|Q [8] ) ) )

	.dataa(!\inst|rf4|S164|Q [8]),
	.datab(!\inst|rf4|S168|Q [8]),
	.datac(!\inst|rf4|S1612|Q [8]),
	.datad(!\inst|rf4|S1616|Q [8]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux7~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux7~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux7~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux7~4 (
// Equation(s):
// \inst|rf4|am4|Mux7~4_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux7~3_combout  ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux7~2_combout  ) ) ) # ( 
// \inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux7~1_combout  ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux7~0_combout  ) ) )

	.dataa(!\inst|rf4|am4|Mux7~0_combout ),
	.datab(!\inst|rf4|am4|Mux7~1_combout ),
	.datac(!\inst|rf4|am4|Mux7~2_combout ),
	.datad(!\inst|rf4|am4|Mux7~3_combout ),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux7~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux7~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux7~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~75 (
// Equation(s):
// \inst3|Add0~75_combout  = (!\inst1|Decoder1~3_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout ))) # (\inst1|Decoder1~3_combout  & (\inst|rf4|am4|Mux7~4_combout ))

	.dataa(!\inst|rf4|am4|Mux7~4_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w11_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~75 .extended_lut = "off";
defparam \inst3|Add0~75 .lut_mask = 64'h3535353535353535;
defparam \inst3|Add0~75 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|PC[8] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst3|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[8] .is_wysiwyg = "true";
defparam \inst3|PC[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst1|dest_sel[3]~8 (
// Equation(s):
// \inst1|dest_sel[3]~8_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[3]~8 .extended_lut = "off";
defparam \inst1|dest_sel[3]~8 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst1|dest_sel[3]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|dest_sel[3]~9 (
// Equation(s):
// \inst1|dest_sel[3]~9_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  & ( (!\inst1|dest_sel[0]~3_combout  & 
// (((\inst1|dest_sel[0]~4_combout  & \inst1|dest_sel[3]~8_combout )))) # (\inst1|dest_sel[0]~3_combout  & (((!\inst1|dest_sel[0]~4_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  & ( (!\inst1|dest_sel[0]~3_combout  & (\inst1|dest_sel[0]~4_combout  & 
// \inst1|dest_sel[3]~8_combout )) # (\inst1|dest_sel[0]~3_combout  & (!\inst1|dest_sel[0]~4_combout )) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  & ( (\inst1|dest_sel[0]~4_combout  & ((!\inst1|dest_sel[0]~3_combout  & ((\inst1|dest_sel[3]~8_combout ))) # (\inst1|dest_sel[0]~3_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout  & ( (!\inst1|dest_sel[0]~3_combout  & (\inst1|dest_sel[0]~4_combout  & \inst1|dest_sel[3]~8_combout )) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datab(!\inst1|dest_sel[0]~3_combout ),
	.datac(!\inst1|dest_sel[0]~4_combout ),
	.datad(!\inst1|dest_sel[3]~8_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a154~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[3]~9 .extended_lut = "off";
defparam \inst1|dest_sel[3]~9 .lut_mask = 64'h000C010D303C313D;
defparam \inst1|dest_sel[3]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|decode|Decoder0~14 (
// Equation(s):
// \inst|rf4|decode|Decoder0~14_combout  = ( !\inst1|dest_sel[0]~11_combout  & ( (\inst1|dest_sel[1]~5_combout  & (\inst1|dest_sel[2]~7_combout  & (\inst1|dest_sel[3]~9_combout  & !\inst1|WideOr4~0_combout ))) ) )

	.dataa(!\inst1|dest_sel[1]~5_combout ),
	.datab(!\inst1|dest_sel[2]~7_combout ),
	.datac(!\inst1|dest_sel[3]~9_combout ),
	.datad(!\inst1|WideOr4~0_combout ),
	.datae(!\inst1|dest_sel[0]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~14 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~14 .lut_mask = 64'h0100000001000000;
defparam \inst|rf4|decode|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1615|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1616|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[7]~51 (
// Equation(s):
// \inst|m241|OU[7]~51_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1616|Q [7] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1615|Q [7] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1614|Q [7] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1613|Q [7] ) ) )

	.dataa(!\inst|rf4|S1613|Q [7]),
	.datab(!\inst|rf4|S1614|Q [7]),
	.datac(!\inst|rf4|S1615|Q [7]),
	.datad(!\inst|rf4|S1616|Q [7]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[7]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[7]~51 .extended_lut = "off";
defparam \inst|m241|OU[7]~51 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[7]~51 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S165|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S166|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S167|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S168|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[7]~52 (
// Equation(s):
// \inst|m241|OU[7]~52_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S168|Q [7] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S167|Q [7] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S166|Q [7] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S165|Q [7] ) ) )

	.dataa(!\inst|rf4|S165|Q [7]),
	.datab(!\inst|rf4|S166|Q [7]),
	.datac(!\inst|rf4|S167|Q [7]),
	.datad(!\inst|rf4|S168|Q [7]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[7]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[7]~52 .extended_lut = "off";
defparam \inst|m241|OU[7]~52 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[7]~52 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S162|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S163|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S164|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[7]~53 (
// Equation(s):
// \inst|m241|OU[7]~53_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S164|Q [7] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S163|Q [7] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S162|Q [7] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S161|Q [7] ) ) )

	.dataa(!\inst|rf4|S161|Q [7]),
	.datab(!\inst|rf4|S162|Q [7]),
	.datac(!\inst|rf4|S163|Q [7]),
	.datad(!\inst|rf4|S164|Q [7]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[7]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[7]~53 .extended_lut = "off";
defparam \inst|m241|OU[7]~53 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[7]~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[7]~54 (
// Equation(s):
// \inst|m241|OU[7]~54_combout  = ( \inst|m241|OU[7]~53_combout  & ( (!\inst1|Selector4~3_combout  & ((!\inst1|Selector5~0_combout ) # ((\inst|m241|OU[7]~52_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[7]~51_combout )))) ) ) # ( 
// !\inst|m241|OU[7]~53_combout  & ( (!\inst1|Selector4~3_combout  & (\inst1|Selector5~0_combout  & ((\inst|m241|OU[7]~52_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[7]~51_combout )))) ) )

	.dataa(!\inst1|Selector4~3_combout ),
	.datab(!\inst1|Selector5~0_combout ),
	.datac(!\inst|m241|OU[7]~51_combout ),
	.datad(!\inst|m241|OU[7]~52_combout ),
	.datae(!\inst|m241|OU[7]~53_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[7]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[7]~54 .extended_lut = "off";
defparam \inst|m241|OU[7]~54 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|m241|OU[7]~54 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_first_bit_number = 10;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ))))) 
// ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ))))) 
// ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a138~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S169|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1610|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1611|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1612|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[7]~55 (
// Equation(s):
// \inst|m241|OU[7]~55_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1612|Q [7] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1611|Q [7] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1610|Q [7] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S169|Q [7] ) ) )

	.dataa(!\inst|rf4|S169|Q [7]),
	.datab(!\inst|rf4|S1610|Q [7]),
	.datac(!\inst|rf4|S1611|Q [7]),
	.datad(!\inst|rf4|S1612|Q [7]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[7]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[7]~55 .extended_lut = "off";
defparam \inst|m241|OU[7]~55 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[7]~55 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[7]~56 (
// Equation(s):
// \inst|m241|OU[7]~56_combout  = ( \inst|m241|OU[7]~55_combout  & ( (!\inst|m241|OU[2]~5_combout  & (\inst|m241|OU[2]~6_combout )) # (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & (\inst|m241|OU[7]~54_combout )) # 
// (\inst|m241|OU[2]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout ))))) ) ) # ( !\inst|m241|OU[7]~55_combout  & ( (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & 
// (\inst|m241|OU[7]~54_combout )) # (\inst|m241|OU[2]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\inst|m241|OU[2]~5_combout ),
	.datab(!\inst|m241|OU[2]~6_combout ),
	.datac(!\inst|m241|OU[7]~54_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout ),
	.datae(!\inst|m241|OU[7]~55_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[7]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[7]~56 .extended_lut = "off";
defparam \inst|m241|OU[7]~56 .lut_mask = 64'h0415263704152637;
defparam \inst|m241|OU[7]~56 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[7]~56_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[7]~56_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[7]~56_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[7]~56_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[7]~56_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_first_bit_number = 7;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 64'h03035353F303F353;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ))))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout )))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] 
// & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout )))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux8~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux8~0_combout  = ( \inst|rf4|am4|Mux8~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[7]~56_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (((\inst|m241|OU[7]~56_combout )))) ) ) # ( !\inst|rf4|am4|Mux8~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ((!\inst1|WideOr3~0_combout  & (\inst1|WideOr2~0_combout  & \inst|m241|OU[7]~56_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|m241|OU[7]~56_combout ) # 
// (\inst1|WideOr2~0_combout ))))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst|m241|OU[7]~56_combout ),
	.datae(!\inst|rf4|am4|Mux8~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux8~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux8~0 .lut_mask = 64'h044C48F3044C48F3;
defparam \inst|fu|al16|l4|mu4|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|m2|OU[7]~9 (
// Equation(s):
// \inst|fu|al16|m2|OU[7]~9_combout  = ( \inst|fu|al16|l4|mu4|Mux8~0_combout  & ( (!\inst|fu|al16|a4|a|FA7|HA1|C~0_combout  $ (((!\inst|fu|al16|a4|a|FA6|HA2|S~combout  & !\inst|fu|al16|a4|a|FA6|HA1|S~0_combout )))) # (\inst1|WideOr1~1_combout ) ) ) # ( 
// !\inst|fu|al16|l4|mu4|Mux8~0_combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|fu|al16|a4|a|FA7|HA1|C~0_combout  $ (((!\inst|fu|al16|a4|a|FA6|HA2|S~combout  & !\inst|fu|al16|a4|a|FA6|HA1|S~0_combout ))))) ) )

	.dataa(!\inst1|WideOr1~1_combout ),
	.datab(!\inst|fu|al16|a4|a|FA6|HA2|S~combout ),
	.datac(!\inst|fu|al16|a4|a|FA6|HA1|S~0_combout ),
	.datad(!\inst|fu|al16|a4|a|FA7|HA1|C~0_combout ),
	.datae(!\inst|fu|al16|l4|mu4|Mux8~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[7]~9 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[7]~9 .lut_mask = 64'h2A807FD52A807FD5;
defparam \inst|fu|al16|m2|OU[7]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[7]~13 (
// Equation(s):
// \inst|m242|OU[7]~13_combout  = ( \inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux7~4_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux9~4_combout  ) ) ) # ( 
// \inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( \inst|fu|al16|m2|OU[7]~9_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ),
	.datab(!\inst|fu|al16|m2|OU[7]~9_combout ),
	.datac(!\inst|rf4|am4|Mux9~4_combout ),
	.datad(!\inst|rf4|am4|Mux7~4_combout ),
	.datae(!\inst|m242|OU[9]~2_combout ),
	.dataf(!\inst1|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[7]~13 .extended_lut = "off";
defparam \inst|m242|OU[7]~13 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m242|OU[7]~13 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S161|Q[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[7] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux8~0 (
// Equation(s):
// \inst|rf4|am4|Mux8~0_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S164|Q [7] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S163|Q [7] ) ) ) # ( \inst1|Selector3~0_combout  & 
// ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S162|Q [7] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S161|Q [7] ) ) )

	.dataa(!\inst|rf4|S161|Q [7]),
	.datab(!\inst|rf4|S162|Q [7]),
	.datac(!\inst|rf4|S163|Q [7]),
	.datad(!\inst|rf4|S164|Q [7]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux8~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux8~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux8~1 (
// Equation(s):
// \inst|rf4|am4|Mux8~1_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S168|Q [7] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S167|Q [7] ) ) ) # ( \inst1|Selector3~0_combout  & 
// ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S166|Q [7] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S165|Q [7] ) ) )

	.dataa(!\inst|rf4|S165|Q [7]),
	.datab(!\inst|rf4|S166|Q [7]),
	.datac(!\inst|rf4|S167|Q [7]),
	.datad(!\inst|rf4|S168|Q [7]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux8~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux8~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux8~2 (
// Equation(s):
// \inst|rf4|am4|Mux8~2_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1612|Q [7] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1611|Q [7] ) ) ) # ( \inst1|Selector3~0_combout  
// & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1610|Q [7] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S169|Q [7] ) ) )

	.dataa(!\inst|rf4|S169|Q [7]),
	.datab(!\inst|rf4|S1610|Q [7]),
	.datac(!\inst|rf4|S1611|Q [7]),
	.datad(!\inst|rf4|S1612|Q [7]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux8~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux8~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux8~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux8~3 (
// Equation(s):
// \inst|rf4|am4|Mux8~3_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1616|Q [7] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1615|Q [7] ) ) ) # ( \inst1|Selector3~0_combout  
// & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1614|Q [7] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1613|Q [7] ) ) )

	.dataa(!\inst|rf4|S1613|Q [7]),
	.datab(!\inst|rf4|S1614|Q [7]),
	.datac(!\inst|rf4|S1615|Q [7]),
	.datad(!\inst|rf4|S1616|Q [7]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux8~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux8~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux8~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux8~4 (
// Equation(s):
// \inst|rf4|am4|Mux8~4_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux8~3_combout  ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux8~2_combout  ) ) ) # ( 
// \inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux8~1_combout  ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux8~0_combout  ) ) )

	.dataa(!\inst|rf4|am4|Mux8~0_combout ),
	.datab(!\inst|rf4|am4|Mux8~1_combout ),
	.datac(!\inst|rf4|am4|Mux8~2_combout ),
	.datad(!\inst|rf4|am4|Mux8~3_combout ),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux8~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux8~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux8~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~74 (
// Equation(s):
// \inst3|Add0~74_combout  = (!\inst1|Decoder1~3_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout ))) # (\inst1|Decoder1~3_combout  & (\inst|rf4|am4|Mux8~4_combout ))

	.dataa(!\inst|rf4|am4|Mux8~4_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w10_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~74 .extended_lut = "off";
defparam \inst3|Add0~74 .lut_mask = 64'h3535353535353535;
defparam \inst3|Add0~74 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|PC[7] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst3|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[7] .is_wysiwyg = "true";
defparam \inst3|PC[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst1|dest_sel[2]~6 (
// Equation(s):
// \inst1|dest_sel[2]~6_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[2]~6 .extended_lut = "off";
defparam \inst1|dest_sel[2]~6 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst1|dest_sel[2]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|dest_sel[2]~7 (
// Equation(s):
// \inst1|dest_sel[2]~7_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( (!\inst1|dest_sel[0]~3_combout  & 
// (((\inst1|dest_sel[0]~4_combout  & \inst1|dest_sel[2]~6_combout )))) # (\inst1|dest_sel[0]~3_combout  & (((!\inst1|dest_sel[0]~4_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( (!\inst1|dest_sel[0]~3_combout  & (\inst1|dest_sel[0]~4_combout  & 
// \inst1|dest_sel[2]~6_combout )) # (\inst1|dest_sel[0]~3_combout  & (!\inst1|dest_sel[0]~4_combout )) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( (\inst1|dest_sel[0]~4_combout  & ((!\inst1|dest_sel[0]~3_combout  & ((\inst1|dest_sel[2]~6_combout ))) # (\inst1|dest_sel[0]~3_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout  & ( (!\inst1|dest_sel[0]~3_combout  & (\inst1|dest_sel[0]~4_combout  & \inst1|dest_sel[2]~6_combout )) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datab(!\inst1|dest_sel[0]~3_combout ),
	.datac(!\inst1|dest_sel[0]~4_combout ),
	.datad(!\inst1|dest_sel[2]~6_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a153~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[2]~7 .extended_lut = "off";
defparam \inst1|dest_sel[2]~7 .lut_mask = 64'h000C010D303C313D;
defparam \inst1|dest_sel[2]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|decode|Decoder0~13 (
// Equation(s):
// \inst|rf4|decode|Decoder0~13_combout  = ( \inst1|dest_sel[0]~11_combout  & ( (!\inst1|dest_sel[1]~5_combout  & (\inst1|dest_sel[2]~7_combout  & (\inst1|dest_sel[3]~9_combout  & !\inst1|WideOr4~0_combout ))) ) )

	.dataa(!\inst1|dest_sel[1]~5_combout ),
	.datab(!\inst1|dest_sel[2]~7_combout ),
	.datac(!\inst1|dest_sel[3]~9_combout ),
	.datad(!\inst1|WideOr4~0_combout ),
	.datae(!\inst1|dest_sel[0]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~13 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~13 .lut_mask = 64'h0000020000000200;
defparam \inst|rf4|decode|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1614|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1615|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1616|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[6]~57 (
// Equation(s):
// \inst|m241|OU[6]~57_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1616|Q [6] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1615|Q [6] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1614|Q [6] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1613|Q [6] ) ) )

	.dataa(!\inst|rf4|S1613|Q [6]),
	.datab(!\inst|rf4|S1614|Q [6]),
	.datac(!\inst|rf4|S1615|Q [6]),
	.datad(!\inst|rf4|S1616|Q [6]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[6]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[6]~57 .extended_lut = "off";
defparam \inst|m241|OU[6]~57 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[6]~57 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S165|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S166|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S167|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S168|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[6]~58 (
// Equation(s):
// \inst|m241|OU[6]~58_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S168|Q [6] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S167|Q [6] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S166|Q [6] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S165|Q [6] ) ) )

	.dataa(!\inst|rf4|S165|Q [6]),
	.datab(!\inst|rf4|S166|Q [6]),
	.datac(!\inst|rf4|S167|Q [6]),
	.datad(!\inst|rf4|S168|Q [6]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[6]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[6]~58 .extended_lut = "off";
defparam \inst|m241|OU[6]~58 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[6]~58 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S162|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S163|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S164|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[6]~59 (
// Equation(s):
// \inst|m241|OU[6]~59_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S164|Q [6] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S163|Q [6] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S162|Q [6] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S161|Q [6] ) ) )

	.dataa(!\inst|rf4|S161|Q [6]),
	.datab(!\inst|rf4|S162|Q [6]),
	.datac(!\inst|rf4|S163|Q [6]),
	.datad(!\inst|rf4|S164|Q [6]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[6]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[6]~59 .extended_lut = "off";
defparam \inst|m241|OU[6]~59 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[6]~59 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[6]~60 (
// Equation(s):
// \inst|m241|OU[6]~60_combout  = ( \inst|m241|OU[6]~59_combout  & ( (!\inst1|Selector4~3_combout  & ((!\inst1|Selector5~0_combout ) # ((\inst|m241|OU[6]~58_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[6]~57_combout )))) ) ) # ( 
// !\inst|m241|OU[6]~59_combout  & ( (!\inst1|Selector4~3_combout  & (\inst1|Selector5~0_combout  & ((\inst|m241|OU[6]~58_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[6]~57_combout )))) ) )

	.dataa(!\inst1|Selector4~3_combout ),
	.datab(!\inst1|Selector5~0_combout ),
	.datac(!\inst|m241|OU[6]~57_combout ),
	.datad(!\inst|m241|OU[6]~58_combout ),
	.datae(!\inst|m241|OU[6]~59_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[6]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[6]~60 .extended_lut = "off";
defparam \inst|m241|OU[6]~60 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|m241|OU[6]~60 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_first_bit_number = 9;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ))))) 
// ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ))))) 
// ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a137~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S169|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1610|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1611|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1612|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[6]~61 (
// Equation(s):
// \inst|m241|OU[6]~61_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1612|Q [6] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1611|Q [6] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1610|Q [6] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S169|Q [6] ) ) )

	.dataa(!\inst|rf4|S169|Q [6]),
	.datab(!\inst|rf4|S1610|Q [6]),
	.datac(!\inst|rf4|S1611|Q [6]),
	.datad(!\inst|rf4|S1612|Q [6]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[6]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[6]~61 .extended_lut = "off";
defparam \inst|m241|OU[6]~61 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[6]~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[6]~62 (
// Equation(s):
// \inst|m241|OU[6]~62_combout  = ( \inst|m241|OU[6]~61_combout  & ( (!\inst|m241|OU[2]~5_combout  & (\inst|m241|OU[2]~6_combout )) # (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & (\inst|m241|OU[6]~60_combout )) # 
// (\inst|m241|OU[2]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout ))))) ) ) # ( !\inst|m241|OU[6]~61_combout  & ( (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & 
// (\inst|m241|OU[6]~60_combout )) # (\inst|m241|OU[2]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\inst|m241|OU[2]~5_combout ),
	.datab(!\inst|m241|OU[2]~6_combout ),
	.datac(!\inst|m241|OU[6]~60_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout ),
	.datae(!\inst|m241|OU[6]~61_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[6]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[6]~62 .extended_lut = "off";
defparam \inst|m241|OU[6]~62 .lut_mask = 64'h0415263704152637;
defparam \inst|m241|OU[6]~62 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[6]~62_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[6]~62_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[6]~62_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[6]~62_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[6]~62_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_first_bit_number = 6;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 64'h03035353F303F353;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ))))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout )))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] 
// & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout )))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux9~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux9~0_combout  = ( \inst|rf4|am4|Mux9~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[6]~62_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (((\inst|m241|OU[6]~62_combout )))) ) ) # ( !\inst|rf4|am4|Mux9~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ((!\inst1|WideOr3~0_combout  & (\inst1|WideOr2~0_combout  & \inst|m241|OU[6]~62_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|m241|OU[6]~62_combout ) # 
// (\inst1|WideOr2~0_combout ))))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst|m241|OU[6]~62_combout ),
	.datae(!\inst|rf4|am4|Mux9~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux9~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux9~0 .lut_mask = 64'h044C48F3044C48F3;
defparam \inst|fu|al16|l4|mu4|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA6|HA2|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA6|HA2|C~0_combout  = ( \inst|fu|al16|a4|Add0~33_sumout  & ( \inst|fu|al16|a4|a|FA6|HA1|C~0_combout  & ( (!\inst|rf4|am4|Mux10~4_combout  & ((!\inst|rf4|am4|Mux11~4_combout  & ((!\inst|fu|al16|a4|a|FA3|S~combout ) # 
// (!\inst|fu|al16|a4|Add0~29_sumout ))) # (\inst|rf4|am4|Mux11~4_combout  & (!\inst|fu|al16|a4|a|FA3|S~combout  & !\inst|fu|al16|a4|Add0~29_sumout )))) ) ) ) # ( !\inst|fu|al16|a4|Add0~33_sumout  & ( \inst|fu|al16|a4|a|FA6|HA1|C~0_combout  & ( 
// (!\inst|rf4|am4|Mux10~4_combout ) # ((!\inst|rf4|am4|Mux11~4_combout  & ((!\inst|fu|al16|a4|a|FA3|S~combout ) # (!\inst|fu|al16|a4|Add0~29_sumout ))) # (\inst|rf4|am4|Mux11~4_combout  & (!\inst|fu|al16|a4|a|FA3|S~combout  & 
// !\inst|fu|al16|a4|Add0~29_sumout ))) ) ) ) # ( \inst|fu|al16|a4|Add0~33_sumout  & ( !\inst|fu|al16|a4|a|FA6|HA1|C~0_combout  & ( ((!\inst|rf4|am4|Mux11~4_combout  & (\inst|fu|al16|a4|a|FA3|S~combout  & \inst|fu|al16|a4|Add0~29_sumout )) # 
// (\inst|rf4|am4|Mux11~4_combout  & ((\inst|fu|al16|a4|Add0~29_sumout ) # (\inst|fu|al16|a4|a|FA3|S~combout )))) # (\inst|rf4|am4|Mux10~4_combout ) ) ) ) # ( !\inst|fu|al16|a4|Add0~33_sumout  & ( !\inst|fu|al16|a4|a|FA6|HA1|C~0_combout  & ( 
// (\inst|rf4|am4|Mux10~4_combout  & ((!\inst|rf4|am4|Mux11~4_combout  & (\inst|fu|al16|a4|a|FA3|S~combout  & \inst|fu|al16|a4|Add0~29_sumout )) # (\inst|rf4|am4|Mux11~4_combout  & ((\inst|fu|al16|a4|Add0~29_sumout ) # (\inst|fu|al16|a4|a|FA3|S~combout ))))) 
// ) ) )

	.dataa(!\inst|rf4|am4|Mux11~4_combout ),
	.datab(!\inst|rf4|am4|Mux10~4_combout ),
	.datac(!\inst|fu|al16|a4|a|FA3|S~combout ),
	.datad(!\inst|fu|al16|a4|Add0~29_sumout ),
	.datae(!\inst|fu|al16|a4|Add0~33_sumout ),
	.dataf(!\inst|fu|al16|a4|a|FA6|HA1|C~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA6|HA2|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA6|HA2|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA6|HA2|C~0 .lut_mask = 64'h0113377FFEECC880;
defparam \inst|fu|al16|a4|a|FA6|HA2|C~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|m2|OU[6]~8 (
// Equation(s):
// \inst|fu|al16|m2|OU[6]~8_combout  = (!\inst1|WideOr1~1_combout  & ((\inst|fu|al16|a4|a|FA6|HA2|C~0_combout ))) # (\inst1|WideOr1~1_combout  & (\inst|fu|al16|l4|mu4|Mux9~0_combout ))

	.dataa(!\inst1|WideOr1~1_combout ),
	.datab(!\inst|fu|al16|l4|mu4|Mux9~0_combout ),
	.datac(!\inst|fu|al16|a4|a|FA6|HA2|C~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[6]~8 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[6]~8 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst|fu|al16|m2|OU[6]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[6]~12 (
// Equation(s):
// \inst|m242|OU[6]~12_combout  = ( \inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux8~4_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux10~4_combout  ) ) ) # ( 
// \inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( \inst|fu|al16|m2|OU[6]~8_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ),
	.datab(!\inst|fu|al16|m2|OU[6]~8_combout ),
	.datac(!\inst|rf4|am4|Mux10~4_combout ),
	.datad(!\inst|rf4|am4|Mux8~4_combout ),
	.datae(!\inst|m242|OU[9]~2_combout ),
	.dataf(!\inst1|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[6]~12 .extended_lut = "off";
defparam \inst|m242|OU[6]~12 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m242|OU[6]~12 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S161|Q[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[6]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[6] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux9~0 (
// Equation(s):
// \inst|rf4|am4|Mux9~0_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1613|Q [6] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S169|Q [6] ) ) ) # ( \inst1|Selector1~0_combout  & 
// ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S165|Q [6] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S161|Q [6] ) ) )

	.dataa(!\inst|rf4|S161|Q [6]),
	.datab(!\inst|rf4|S165|Q [6]),
	.datac(!\inst|rf4|S169|Q [6]),
	.datad(!\inst|rf4|S1613|Q [6]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux9~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux9~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux9~1 (
// Equation(s):
// \inst|rf4|am4|Mux9~1_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1614|Q [6] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1610|Q [6] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S166|Q [6] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S162|Q [6] ) ) )

	.dataa(!\inst|rf4|S162|Q [6]),
	.datab(!\inst|rf4|S166|Q [6]),
	.datac(!\inst|rf4|S1610|Q [6]),
	.datad(!\inst|rf4|S1614|Q [6]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux9~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux9~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux9~2 (
// Equation(s):
// \inst|rf4|am4|Mux9~2_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1615|Q [6] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1611|Q [6] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S167|Q [6] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S163|Q [6] ) ) )

	.dataa(!\inst|rf4|S163|Q [6]),
	.datab(!\inst|rf4|S167|Q [6]),
	.datac(!\inst|rf4|S1611|Q [6]),
	.datad(!\inst|rf4|S1615|Q [6]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux9~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux9~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux9~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux9~3 (
// Equation(s):
// \inst|rf4|am4|Mux9~3_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1616|Q [6] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1612|Q [6] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S168|Q [6] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S164|Q [6] ) ) )

	.dataa(!\inst|rf4|S164|Q [6]),
	.datab(!\inst|rf4|S168|Q [6]),
	.datac(!\inst|rf4|S1612|Q [6]),
	.datad(!\inst|rf4|S1616|Q [6]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux9~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux9~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux9~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux9~4 (
// Equation(s):
// \inst|rf4|am4|Mux9~4_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux9~3_combout  ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux9~2_combout  ) ) ) # ( 
// \inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux9~1_combout  ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux9~0_combout  ) ) )

	.dataa(!\inst|rf4|am4|Mux9~0_combout ),
	.datab(!\inst|rf4|am4|Mux9~1_combout ),
	.datac(!\inst|rf4|am4|Mux9~2_combout ),
	.datad(!\inst|rf4|am4|Mux9~3_combout ),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux9~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux9~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux9~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~73 (
// Equation(s):
// \inst3|Add0~73_combout  = (!\inst1|Decoder1~3_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout ))) # (\inst1|Decoder1~3_combout  & (\inst|rf4|am4|Mux9~4_combout ))

	.dataa(!\inst|rf4|am4|Mux9~4_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w9_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~73 .extended_lut = "off";
defparam \inst3|Add0~73 .lut_mask = 64'h3535353535353535;
defparam \inst3|Add0~73 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|PC[6] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst3|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[6] .is_wysiwyg = "true";
defparam \inst3|PC[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst1|dest_sel[1]~1 (
// Equation(s):
// \inst1|dest_sel[1]~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[1]~1 .extended_lut = "off";
defparam \inst1|dest_sel[1]~1 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst1|dest_sel[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|dest_sel[1]~5 (
// Equation(s):
// \inst1|dest_sel[1]~5_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  & ( (!\inst1|dest_sel[0]~3_combout  & 
// (((\inst1|dest_sel[1]~1_combout  & \inst1|dest_sel[0]~4_combout )))) # (\inst1|dest_sel[0]~3_combout  & (((!\inst1|dest_sel[0]~4_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  & ( (!\inst1|dest_sel[0]~3_combout  & (\inst1|dest_sel[1]~1_combout  & 
// \inst1|dest_sel[0]~4_combout )) # (\inst1|dest_sel[0]~3_combout  & ((!\inst1|dest_sel[0]~4_combout ))) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  & ( (\inst1|dest_sel[0]~4_combout  & ((!\inst1|dest_sel[0]~3_combout  & ((\inst1|dest_sel[1]~1_combout ))) # (\inst1|dest_sel[0]~3_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout  & ( (\inst1|dest_sel[1]~1_combout  & (!\inst1|dest_sel[0]~3_combout  & \inst1|dest_sel[0]~4_combout )) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datab(!\inst1|dest_sel[1]~1_combout ),
	.datac(!\inst1|dest_sel[0]~3_combout ),
	.datad(!\inst1|dest_sel[0]~4_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a152~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|dest_sel[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|dest_sel[1]~5 .extended_lut = "off";
defparam \inst1|dest_sel[1]~5 .lut_mask = 64'h003000350F300F35;
defparam \inst1|dest_sel[1]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|decode|Decoder0~12 (
// Equation(s):
// \inst|rf4|decode|Decoder0~12_combout  = ( !\inst1|dest_sel[0]~11_combout  & ( (!\inst1|dest_sel[1]~5_combout  & (\inst1|dest_sel[2]~7_combout  & (\inst1|dest_sel[3]~9_combout  & !\inst1|WideOr4~0_combout ))) ) )

	.dataa(!\inst1|dest_sel[1]~5_combout ),
	.datab(!\inst1|dest_sel[2]~7_combout ),
	.datac(!\inst1|dest_sel[3]~9_combout ),
	.datad(!\inst1|WideOr4~0_combout ),
	.datae(!\inst1|dest_sel[0]~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|decode|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|decode|Decoder0~12 .extended_lut = "off";
defparam \inst|rf4|decode|Decoder0~12 .lut_mask = 64'h0200000002000000;
defparam \inst|rf4|decode|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1613|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1614|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1615|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1616|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[5]~63 (
// Equation(s):
// \inst|m241|OU[5]~63_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1616|Q [5] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1615|Q [5] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1614|Q [5] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1613|Q [5] ) ) )

	.dataa(!\inst|rf4|S1613|Q [5]),
	.datab(!\inst|rf4|S1614|Q [5]),
	.datac(!\inst|rf4|S1615|Q [5]),
	.datad(!\inst|rf4|S1616|Q [5]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[5]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[5]~63 .extended_lut = "off";
defparam \inst|m241|OU[5]~63 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[5]~63 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S165|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S166|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S167|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S168|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[5]~64 (
// Equation(s):
// \inst|m241|OU[5]~64_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S168|Q [5] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S167|Q [5] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S166|Q [5] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S165|Q [5] ) ) )

	.dataa(!\inst|rf4|S165|Q [5]),
	.datab(!\inst|rf4|S166|Q [5]),
	.datac(!\inst|rf4|S167|Q [5]),
	.datad(!\inst|rf4|S168|Q [5]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[5]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[5]~64 .extended_lut = "off";
defparam \inst|m241|OU[5]~64 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[5]~64 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S162|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S163|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S164|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[5]~65 (
// Equation(s):
// \inst|m241|OU[5]~65_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S164|Q [5] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S163|Q [5] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S162|Q [5] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S161|Q [5] ) ) )

	.dataa(!\inst|rf4|S161|Q [5]),
	.datab(!\inst|rf4|S162|Q [5]),
	.datac(!\inst|rf4|S163|Q [5]),
	.datad(!\inst|rf4|S164|Q [5]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[5]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[5]~65 .extended_lut = "off";
defparam \inst|m241|OU[5]~65 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[5]~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[5]~66 (
// Equation(s):
// \inst|m241|OU[5]~66_combout  = ( \inst|m241|OU[5]~65_combout  & ( (!\inst1|Selector4~3_combout  & ((!\inst1|Selector5~0_combout ) # ((\inst|m241|OU[5]~64_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[5]~63_combout )))) ) ) # ( 
// !\inst|m241|OU[5]~65_combout  & ( (!\inst1|Selector4~3_combout  & (\inst1|Selector5~0_combout  & ((\inst|m241|OU[5]~64_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[5]~63_combout )))) ) )

	.dataa(!\inst1|Selector4~3_combout ),
	.datab(!\inst1|Selector5~0_combout ),
	.datac(!\inst|m241|OU[5]~63_combout ),
	.datad(!\inst|m241|OU[5]~64_combout ),
	.datae(!\inst|m241|OU[5]~65_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[5]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[5]~66 .extended_lut = "off";
defparam \inst|m241|OU[5]~66 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|m241|OU[5]~66 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_first_bit_number = 8;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ))))) 
// ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ))))) 
// ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a136~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S169|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1610|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1611|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1612|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[5]~67 (
// Equation(s):
// \inst|m241|OU[5]~67_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1612|Q [5] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1611|Q [5] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1610|Q [5] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S169|Q [5] ) ) )

	.dataa(!\inst|rf4|S169|Q [5]),
	.datab(!\inst|rf4|S1610|Q [5]),
	.datac(!\inst|rf4|S1611|Q [5]),
	.datad(!\inst|rf4|S1612|Q [5]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[5]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[5]~67 .extended_lut = "off";
defparam \inst|m241|OU[5]~67 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[5]~67 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[5]~68 (
// Equation(s):
// \inst|m241|OU[5]~68_combout  = ( \inst|m241|OU[5]~67_combout  & ( (!\inst|m241|OU[2]~5_combout  & (\inst|m241|OU[2]~6_combout )) # (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & (\inst|m241|OU[5]~66_combout )) # 
// (\inst|m241|OU[2]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout ))))) ) ) # ( !\inst|m241|OU[5]~67_combout  & ( (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & 
// (\inst|m241|OU[5]~66_combout )) # (\inst|m241|OU[2]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\inst|m241|OU[2]~5_combout ),
	.datab(!\inst|m241|OU[2]~6_combout ),
	.datac(!\inst|m241|OU[5]~66_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout ),
	.datae(!\inst|m241|OU[5]~67_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[5]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[5]~68 .extended_lut = "off";
defparam \inst|m241|OU[5]~68 .lut_mask = 64'h0415263704152637;
defparam \inst|m241|OU[5]~68 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[5]~68_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[5]~68_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[5]~68_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[5]~68_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[5]~68_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_first_bit_number = 5;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 64'h03035353F303F353;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ))))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout )))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] 
// & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout )))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA5|HA1|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA5|HA1|C~0_combout  = !\inst|rf4|am4|Mux10~4_combout  $ (!\inst|fu|al16|a4|Add0~33_sumout )

	.dataa(!\inst|rf4|am4|Mux10~4_combout ),
	.datab(!\inst|fu|al16|a4|Add0~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA5|HA1|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA5|HA1|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA5|HA1|C~0 .lut_mask = 64'h6666666666666666;
defparam \inst|fu|al16|a4|a|FA5|HA1|C~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux10~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux10~0_combout  = ( \inst|rf4|am4|Mux10~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[5]~68_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (((\inst|m241|OU[5]~68_combout )))) ) ) # ( !\inst|rf4|am4|Mux10~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ((!\inst1|WideOr3~0_combout  & (\inst1|WideOr2~0_combout  & \inst|m241|OU[5]~68_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|m241|OU[5]~68_combout ) # 
// (\inst1|WideOr2~0_combout ))))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst|m241|OU[5]~68_combout ),
	.datae(!\inst|rf4|am4|Mux10~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux10~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux10~0 .lut_mask = 64'h044C48F3044C48F3;
defparam \inst|fu|al16|l4|mu4|Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|m2|OU[5]~7 (
// Equation(s):
// \inst|fu|al16|m2|OU[5]~7_combout  = ( \inst|fu|al16|a4|a|FA5|HA1|C~0_combout  & ( \inst|fu|al16|l4|mu4|Mux10~0_combout  & ( ((!\inst|rf4|am4|Mux11~4_combout  & ((!\inst|fu|al16|a4|a|FA3|S~combout ) # (!\inst|fu|al16|a4|Add0~29_sumout ))) # 
// (\inst|rf4|am4|Mux11~4_combout  & (!\inst|fu|al16|a4|a|FA3|S~combout  & !\inst|fu|al16|a4|Add0~29_sumout ))) # (\inst1|WideOr1~1_combout ) ) ) ) # ( !\inst|fu|al16|a4|a|FA5|HA1|C~0_combout  & ( \inst|fu|al16|l4|mu4|Mux10~0_combout  & ( 
// ((!\inst|rf4|am4|Mux11~4_combout  & (\inst|fu|al16|a4|a|FA3|S~combout  & \inst|fu|al16|a4|Add0~29_sumout )) # (\inst|rf4|am4|Mux11~4_combout  & ((\inst|fu|al16|a4|Add0~29_sumout ) # (\inst|fu|al16|a4|a|FA3|S~combout )))) # (\inst1|WideOr1~1_combout ) ) ) 
// ) # ( \inst|fu|al16|a4|a|FA5|HA1|C~0_combout  & ( !\inst|fu|al16|l4|mu4|Mux10~0_combout  & ( (!\inst1|WideOr1~1_combout  & ((!\inst|rf4|am4|Mux11~4_combout  & ((!\inst|fu|al16|a4|a|FA3|S~combout ) # (!\inst|fu|al16|a4|Add0~29_sumout ))) # 
// (\inst|rf4|am4|Mux11~4_combout  & (!\inst|fu|al16|a4|a|FA3|S~combout  & !\inst|fu|al16|a4|Add0~29_sumout )))) ) ) ) # ( !\inst|fu|al16|a4|a|FA5|HA1|C~0_combout  & ( !\inst|fu|al16|l4|mu4|Mux10~0_combout  & ( (!\inst1|WideOr1~1_combout  & 
// ((!\inst|rf4|am4|Mux11~4_combout  & (\inst|fu|al16|a4|a|FA3|S~combout  & \inst|fu|al16|a4|Add0~29_sumout )) # (\inst|rf4|am4|Mux11~4_combout  & ((\inst|fu|al16|a4|Add0~29_sumout ) # (\inst|fu|al16|a4|a|FA3|S~combout ))))) ) ) )

	.dataa(!\inst|rf4|am4|Mux11~4_combout ),
	.datab(!\inst1|WideOr1~1_combout ),
	.datac(!\inst|fu|al16|a4|a|FA3|S~combout ),
	.datad(!\inst|fu|al16|a4|Add0~29_sumout ),
	.datae(!\inst|fu|al16|a4|a|FA5|HA1|C~0_combout ),
	.dataf(!\inst|fu|al16|l4|mu4|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[5]~7 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[5]~7 .lut_mask = 64'h044CC880377FFBB3;
defparam \inst|fu|al16|m2|OU[5]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[5]~11 (
// Equation(s):
// \inst|m242|OU[5]~11_combout  = ( \inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux9~4_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux11~4_combout  ) ) ) # ( 
// \inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( \inst|fu|al16|m2|OU[5]~7_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ),
	.datab(!\inst|fu|al16|m2|OU[5]~7_combout ),
	.datac(!\inst|rf4|am4|Mux11~4_combout ),
	.datad(!\inst|rf4|am4|Mux9~4_combout ),
	.datae(!\inst|m242|OU[9]~2_combout ),
	.dataf(!\inst1|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[5]~11 .extended_lut = "off";
defparam \inst|m242|OU[5]~11 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m242|OU[5]~11 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S161|Q[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[5] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux10~0 (
// Equation(s):
// \inst|rf4|am4|Mux10~0_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S164|Q [5] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S163|Q [5] ) ) ) # ( \inst1|Selector3~0_combout  & 
// ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S162|Q [5] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S161|Q [5] ) ) )

	.dataa(!\inst|rf4|S161|Q [5]),
	.datab(!\inst|rf4|S162|Q [5]),
	.datac(!\inst|rf4|S163|Q [5]),
	.datad(!\inst|rf4|S164|Q [5]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux10~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux10~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux10~1 (
// Equation(s):
// \inst|rf4|am4|Mux10~1_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S168|Q [5] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S167|Q [5] ) ) ) # ( \inst1|Selector3~0_combout  & 
// ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S166|Q [5] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S165|Q [5] ) ) )

	.dataa(!\inst|rf4|S165|Q [5]),
	.datab(!\inst|rf4|S166|Q [5]),
	.datac(!\inst|rf4|S167|Q [5]),
	.datad(!\inst|rf4|S168|Q [5]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux10~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux10~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux10~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux10~2 (
// Equation(s):
// \inst|rf4|am4|Mux10~2_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1612|Q [5] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1611|Q [5] ) ) ) # ( \inst1|Selector3~0_combout  
// & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1610|Q [5] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S169|Q [5] ) ) )

	.dataa(!\inst|rf4|S169|Q [5]),
	.datab(!\inst|rf4|S1610|Q [5]),
	.datac(!\inst|rf4|S1611|Q [5]),
	.datad(!\inst|rf4|S1612|Q [5]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux10~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux10~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux10~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux10~3 (
// Equation(s):
// \inst|rf4|am4|Mux10~3_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1616|Q [5] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1615|Q [5] ) ) ) # ( \inst1|Selector3~0_combout  
// & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1614|Q [5] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1613|Q [5] ) ) )

	.dataa(!\inst|rf4|S1613|Q [5]),
	.datab(!\inst|rf4|S1614|Q [5]),
	.datac(!\inst|rf4|S1615|Q [5]),
	.datad(!\inst|rf4|S1616|Q [5]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux10~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux10~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux10~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux10~4 (
// Equation(s):
// \inst|rf4|am4|Mux10~4_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux10~3_combout  ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux10~2_combout  ) ) ) # ( 
// \inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux10~1_combout  ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux10~0_combout  ) ) )

	.dataa(!\inst|rf4|am4|Mux10~0_combout ),
	.datab(!\inst|rf4|am4|Mux10~1_combout ),
	.datac(!\inst|rf4|am4|Mux10~2_combout ),
	.datad(!\inst|rf4|am4|Mux10~3_combout ),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux10~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux10~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux10~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~72 (
// Equation(s):
// \inst3|Add0~72_combout  = (!\inst1|Decoder1~3_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout ))) # (\inst1|Decoder1~3_combout  & (\inst|rf4|am4|Mux10~4_combout ))

	.dataa(!\inst|rf4|am4|Mux10~4_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w8_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~72 .extended_lut = "off";
defparam \inst3|Add0~72 .lut_mask = 64'h3535353535353535;
defparam \inst3|Add0~72 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|PC[5] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst3|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[5] .is_wysiwyg = "true";
defparam \inst3|PC[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout ))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a149~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1 .lut_mask = 64'h004020608ACAAAEA;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Selector5~0 (
// Equation(s):
// \inst1|Selector5~0_combout  = (!\inst1|Selector4~2_combout  & ((!\inst1|Selector4~1_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout ))) # (\inst1|Selector4~1_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout ))))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w21_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Selector4~1_combout ),
	.datad(!\inst1|Selector4~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector5~0 .extended_lut = "off";
defparam \inst1|Selector5~0 .lut_mask = 64'h3500350035003500;
defparam \inst1|Selector5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1613|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1614|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1615|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1616|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[4]~69 (
// Equation(s):
// \inst|m241|OU[4]~69_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1616|Q [4] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1615|Q [4] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1614|Q [4] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1613|Q [4] ) ) )

	.dataa(!\inst|rf4|S1613|Q [4]),
	.datab(!\inst|rf4|S1614|Q [4]),
	.datac(!\inst|rf4|S1615|Q [4]),
	.datad(!\inst|rf4|S1616|Q [4]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[4]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[4]~69 .extended_lut = "off";
defparam \inst|m241|OU[4]~69 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[4]~69 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S165|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S166|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S167|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S168|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[4]~70 (
// Equation(s):
// \inst|m241|OU[4]~70_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S168|Q [4] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S167|Q [4] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S166|Q [4] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S165|Q [4] ) ) )

	.dataa(!\inst|rf4|S165|Q [4]),
	.datab(!\inst|rf4|S166|Q [4]),
	.datac(!\inst|rf4|S167|Q [4]),
	.datad(!\inst|rf4|S168|Q [4]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[4]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[4]~70 .extended_lut = "off";
defparam \inst|m241|OU[4]~70 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[4]~70 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S162|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S163|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S164|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[4]~71 (
// Equation(s):
// \inst|m241|OU[4]~71_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S164|Q [4] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S163|Q [4] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S162|Q [4] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S161|Q [4] ) ) )

	.dataa(!\inst|rf4|S161|Q [4]),
	.datab(!\inst|rf4|S162|Q [4]),
	.datac(!\inst|rf4|S163|Q [4]),
	.datad(!\inst|rf4|S164|Q [4]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[4]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[4]~71 .extended_lut = "off";
defparam \inst|m241|OU[4]~71 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[4]~71 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[4]~72 (
// Equation(s):
// \inst|m241|OU[4]~72_combout  = ( \inst|m241|OU[4]~71_combout  & ( (!\inst1|Selector4~3_combout  & ((!\inst1|Selector5~0_combout ) # ((\inst|m241|OU[4]~70_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[4]~69_combout )))) ) ) # ( 
// !\inst|m241|OU[4]~71_combout  & ( (!\inst1|Selector4~3_combout  & (\inst1|Selector5~0_combout  & ((\inst|m241|OU[4]~70_combout )))) # (\inst1|Selector4~3_combout  & (((\inst|m241|OU[4]~69_combout )))) ) )

	.dataa(!\inst1|Selector4~3_combout ),
	.datab(!\inst1|Selector5~0_combout ),
	.datac(!\inst|m241|OU[4]~69_combout ),
	.datad(!\inst|m241|OU[4]~70_combout ),
	.datae(!\inst|m241|OU[4]~71_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[4]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[4]~72 .extended_lut = "off";
defparam \inst|m241|OU[4]~72 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst|m241|OU[4]~72 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_first_bit_number = 7;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ))))) 
// ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ))))) 
// ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a135~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S169|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1610|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1611|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1612|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[4]~73 (
// Equation(s):
// \inst|m241|OU[4]~73_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1612|Q [4] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1611|Q [4] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1610|Q [4] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S169|Q [4] ) ) )

	.dataa(!\inst|rf4|S169|Q [4]),
	.datab(!\inst|rf4|S1610|Q [4]),
	.datac(!\inst|rf4|S1611|Q [4]),
	.datad(!\inst|rf4|S1612|Q [4]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[4]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[4]~73 .extended_lut = "off";
defparam \inst|m241|OU[4]~73 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[4]~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[4]~74 (
// Equation(s):
// \inst|m241|OU[4]~74_combout  = ( \inst|m241|OU[4]~73_combout  & ( (!\inst|m241|OU[2]~5_combout  & (\inst|m241|OU[2]~6_combout )) # (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & (\inst|m241|OU[4]~72_combout )) # 
// (\inst|m241|OU[2]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ))))) ) ) # ( !\inst|m241|OU[4]~73_combout  & ( (\inst|m241|OU[2]~5_combout  & ((!\inst|m241|OU[2]~6_combout  & 
// (\inst|m241|OU[4]~72_combout )) # (\inst|m241|OU[2]~6_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ))))) ) )

	.dataa(!\inst|m241|OU[2]~5_combout ),
	.datab(!\inst|m241|OU[2]~6_combout ),
	.datac(!\inst|m241|OU[4]~72_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ),
	.datae(!\inst|m241|OU[4]~73_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[4]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[4]~74 .extended_lut = "off";
defparam \inst|m241|OU[4]~74 .lut_mask = 64'h0415263704152637;
defparam \inst|m241|OU[4]~74 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[4]~74_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[4]~74_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[4]~74_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[4]~74_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[4]~74_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_first_bit_number = 4;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 64'h03035353F303F353;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ))))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout )))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] 
// & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout )))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA4|HA1|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA4|HA1|C~0_combout  = !\inst|rf4|am4|Mux11~4_combout  $ (!\inst|fu|al16|a4|Add0~29_sumout )

	.dataa(!\inst|rf4|am4|Mux11~4_combout ),
	.datab(!\inst|fu|al16|a4|Add0~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA4|HA1|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA4|HA1|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA4|HA1|C~0 .lut_mask = 64'h6666666666666666;
defparam \inst|fu|al16|a4|a|FA4|HA1|C~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux11~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux11~0_combout  = ( \inst|rf4|am4|Mux11~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[4]~74_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (((\inst|m241|OU[4]~74_combout )))) ) ) # ( !\inst|rf4|am4|Mux11~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ((!\inst1|WideOr3~0_combout  & (\inst1|WideOr2~0_combout  & \inst|m241|OU[4]~74_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|m241|OU[4]~74_combout ) # 
// (\inst1|WideOr2~0_combout ))))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst|m241|OU[4]~74_combout ),
	.datae(!\inst|rf4|am4|Mux11~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux11~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux11~0 .lut_mask = 64'h044C48F3044C48F3;
defparam \inst|fu|al16|l4|mu4|Mux11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|m2|OU[4]~6 (
// Equation(s):
// \inst|fu|al16|m2|OU[4]~6_combout  = ( \inst|fu|al16|a4|a|FA4|HA1|C~0_combout  & ( \inst|fu|al16|l4|mu4|Mux11~0_combout  & ( ((!\inst|rf4|am4|Mux12~4_combout  & ((!\inst|fu|al16|a4|a|FA2|S~combout ) # (!\inst|fu|al16|a4|Add0~25_sumout ))) # 
// (\inst|rf4|am4|Mux12~4_combout  & (!\inst|fu|al16|a4|a|FA2|S~combout  & !\inst|fu|al16|a4|Add0~25_sumout ))) # (\inst1|WideOr1~1_combout ) ) ) ) # ( !\inst|fu|al16|a4|a|FA4|HA1|C~0_combout  & ( \inst|fu|al16|l4|mu4|Mux11~0_combout  & ( 
// ((!\inst|rf4|am4|Mux12~4_combout  & (\inst|fu|al16|a4|a|FA2|S~combout  & \inst|fu|al16|a4|Add0~25_sumout )) # (\inst|rf4|am4|Mux12~4_combout  & ((\inst|fu|al16|a4|Add0~25_sumout ) # (\inst|fu|al16|a4|a|FA2|S~combout )))) # (\inst1|WideOr1~1_combout ) ) ) 
// ) # ( \inst|fu|al16|a4|a|FA4|HA1|C~0_combout  & ( !\inst|fu|al16|l4|mu4|Mux11~0_combout  & ( (!\inst1|WideOr1~1_combout  & ((!\inst|rf4|am4|Mux12~4_combout  & ((!\inst|fu|al16|a4|a|FA2|S~combout ) # (!\inst|fu|al16|a4|Add0~25_sumout ))) # 
// (\inst|rf4|am4|Mux12~4_combout  & (!\inst|fu|al16|a4|a|FA2|S~combout  & !\inst|fu|al16|a4|Add0~25_sumout )))) ) ) ) # ( !\inst|fu|al16|a4|a|FA4|HA1|C~0_combout  & ( !\inst|fu|al16|l4|mu4|Mux11~0_combout  & ( (!\inst1|WideOr1~1_combout  & 
// ((!\inst|rf4|am4|Mux12~4_combout  & (\inst|fu|al16|a4|a|FA2|S~combout  & \inst|fu|al16|a4|Add0~25_sumout )) # (\inst|rf4|am4|Mux12~4_combout  & ((\inst|fu|al16|a4|Add0~25_sumout ) # (\inst|fu|al16|a4|a|FA2|S~combout ))))) ) ) )

	.dataa(!\inst|rf4|am4|Mux12~4_combout ),
	.datab(!\inst1|WideOr1~1_combout ),
	.datac(!\inst|fu|al16|a4|a|FA2|S~combout ),
	.datad(!\inst|fu|al16|a4|Add0~25_sumout ),
	.datae(!\inst|fu|al16|a4|a|FA4|HA1|C~0_combout ),
	.dataf(!\inst|fu|al16|l4|mu4|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[4]~6 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[4]~6 .lut_mask = 64'h044CC880377FFBB3;
defparam \inst|fu|al16|m2|OU[4]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[4]~10 (
// Equation(s):
// \inst|m242|OU[4]~10_combout  = ( \inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux10~4_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux12~4_combout  ) ) ) # ( 
// \inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( \inst|fu|al16|m2|OU[4]~6_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ),
	.datab(!\inst|fu|al16|m2|OU[4]~6_combout ),
	.datac(!\inst|rf4|am4|Mux12~4_combout ),
	.datad(!\inst|rf4|am4|Mux10~4_combout ),
	.datae(!\inst|m242|OU[9]~2_combout ),
	.dataf(!\inst1|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[4]~10 .extended_lut = "off";
defparam \inst|m242|OU[4]~10 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m242|OU[4]~10 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S161|Q[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[4] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux11~0 (
// Equation(s):
// \inst|rf4|am4|Mux11~0_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1613|Q [4] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S169|Q [4] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S165|Q [4] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S161|Q [4] ) ) )

	.dataa(!\inst|rf4|S161|Q [4]),
	.datab(!\inst|rf4|S165|Q [4]),
	.datac(!\inst|rf4|S169|Q [4]),
	.datad(!\inst|rf4|S1613|Q [4]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux11~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux11~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux11~1 (
// Equation(s):
// \inst|rf4|am4|Mux11~1_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1614|Q [4] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1610|Q [4] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S166|Q [4] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S162|Q [4] ) ) )

	.dataa(!\inst|rf4|S162|Q [4]),
	.datab(!\inst|rf4|S166|Q [4]),
	.datac(!\inst|rf4|S1610|Q [4]),
	.datad(!\inst|rf4|S1614|Q [4]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux11~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux11~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux11~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux11~2 (
// Equation(s):
// \inst|rf4|am4|Mux11~2_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1615|Q [4] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1611|Q [4] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S167|Q [4] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S163|Q [4] ) ) )

	.dataa(!\inst|rf4|S163|Q [4]),
	.datab(!\inst|rf4|S167|Q [4]),
	.datac(!\inst|rf4|S1611|Q [4]),
	.datad(!\inst|rf4|S1615|Q [4]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux11~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux11~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux11~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux11~3 (
// Equation(s):
// \inst|rf4|am4|Mux11~3_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1616|Q [4] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1612|Q [4] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S168|Q [4] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S164|Q [4] ) ) )

	.dataa(!\inst|rf4|S164|Q [4]),
	.datab(!\inst|rf4|S168|Q [4]),
	.datac(!\inst|rf4|S1612|Q [4]),
	.datad(!\inst|rf4|S1616|Q [4]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux11~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux11~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux11~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux11~4 (
// Equation(s):
// \inst|rf4|am4|Mux11~4_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux11~3_combout  ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux11~2_combout  ) ) ) # ( 
// \inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux11~1_combout  ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux11~0_combout  ) ) )

	.dataa(!\inst|rf4|am4|Mux11~0_combout ),
	.datab(!\inst|rf4|am4|Mux11~1_combout ),
	.datac(!\inst|rf4|am4|Mux11~2_combout ),
	.datad(!\inst|rf4|am4|Mux11~3_combout ),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux11~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux11~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux11~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~71 (
// Equation(s):
// \inst3|Add0~71_combout  = (!\inst1|Decoder1~3_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ))) # (\inst1|Decoder1~3_combout  & (\inst|rf4|am4|Mux11~4_combout ))

	.dataa(!\inst|rf4|am4|Mux11~4_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w7_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~71 .extended_lut = "off";
defparam \inst3|Add0~71 .lut_mask = 64'h3535353535353535;
defparam \inst3|Add0~71 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|PC[4] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst3|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[4] .is_wysiwyg = "true";
defparam \inst3|PC[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_first_bit_number = 6;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ))))) 
// ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ))))) 
// ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a134~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S169|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1610|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1611|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1612|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[3]~79 (
// Equation(s):
// \inst|m241|OU[3]~79_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1612|Q [3] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1611|Q [3] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1610|Q [3] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S169|Q [3] ) ) )

	.dataa(!\inst|rf4|S169|Q [3]),
	.datab(!\inst|rf4|S1610|Q [3]),
	.datac(!\inst|rf4|S1611|Q [3]),
	.datad(!\inst|rf4|S1612|Q [3]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[3]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[3]~79 .extended_lut = "off";
defparam \inst|m241|OU[3]~79 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[3]~79 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[3]~80 (
// Equation(s):
// \inst|m241|OU[3]~80_combout  = (\inst|m241|OU[2]~6_combout  & ((!\inst|m241|OU[2]~5_combout  & ((\inst|m241|OU[3]~79_combout ))) # (\inst|m241|OU[2]~5_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout 
// ))))

	.dataa(!\inst|m241|OU[2]~5_combout ),
	.datab(!\inst|m241|OU[2]~6_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ),
	.datad(!\inst|m241|OU[3]~79_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[3]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[3]~80 .extended_lut = "off";
defparam \inst|m241|OU[3]~80 .lut_mask = 64'h0123012301230123;
defparam \inst|m241|OU[3]~80 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1613|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1614|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1615|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1616|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[3]~76 (
// Equation(s):
// \inst|m241|OU[3]~76_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1616|Q [3] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1615|Q [3] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1614|Q [3] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1613|Q [3] ) ) )

	.dataa(!\inst|rf4|S1613|Q [3]),
	.datab(!\inst|rf4|S1614|Q [3]),
	.datac(!\inst|rf4|S1615|Q [3]),
	.datad(!\inst|rf4|S1616|Q [3]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[3]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[3]~76 .extended_lut = "off";
defparam \inst|m241|OU[3]~76 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[3]~76 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S165|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S166|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S167|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S168|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[3]~77 (
// Equation(s):
// \inst|m241|OU[3]~77_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S168|Q [3] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S167|Q [3] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S166|Q [3] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S165|Q [3] ) ) )

	.dataa(!\inst|rf4|S165|Q [3]),
	.datab(!\inst|rf4|S166|Q [3]),
	.datac(!\inst|rf4|S167|Q [3]),
	.datad(!\inst|rf4|S168|Q [3]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[3]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[3]~77 .extended_lut = "off";
defparam \inst|m241|OU[3]~77 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[3]~77 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S162|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S163|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S164|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[3]~78 (
// Equation(s):
// \inst|m241|OU[3]~78_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S164|Q [3] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S163|Q [3] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S162|Q [3] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S161|Q [3] ) ) )

	.dataa(!\inst|rf4|S161|Q [3]),
	.datab(!\inst|rf4|S162|Q [3]),
	.datac(!\inst|rf4|S163|Q [3]),
	.datad(!\inst|rf4|S164|Q [3]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[3]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[3]~78 .extended_lut = "off";
defparam \inst|m241|OU[3]~78 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[3]~78 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[3]~108 (
// Equation(s):
// \inst|m241|OU[3]~108_combout  = ( !\inst1|Selector5~0_combout  & ( ((\inst|m241|OU[3]~75_combout  & ((!\inst1|Selector4~3_combout  & ((\inst|m241|OU[3]~78_combout ))) # (\inst1|Selector4~3_combout  & (\inst|m241|OU[3]~76_combout ))))) # 
// (\inst|m241|OU[3]~80_combout ) ) ) # ( \inst1|Selector5~0_combout  & ( ((\inst|m241|OU[3]~75_combout  & ((!\inst1|Selector4~3_combout  & ((\inst|m241|OU[3]~77_combout ))) # (\inst1|Selector4~3_combout  & (\inst|m241|OU[3]~76_combout ))))) # 
// (\inst|m241|OU[3]~80_combout ) ) )

	.dataa(!\inst|m241|OU[3]~80_combout ),
	.datab(!\inst|m241|OU[3]~76_combout ),
	.datac(!\inst|m241|OU[3]~77_combout ),
	.datad(!\inst|m241|OU[3]~75_combout ),
	.datae(!\inst1|Selector5~0_combout ),
	.dataf(!\inst1|Selector4~3_combout ),
	.datag(!\inst|m241|OU[3]~78_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[3]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[3]~108 .extended_lut = "on";
defparam \inst|m241|OU[3]~108 .lut_mask = 64'h555F555F55775577;
defparam \inst|m241|OU[3]~108 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[3]~108_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[3]~108_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[3]~108_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[3]~108_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[3]~108_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_first_bit_number = 3;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 64'h03035353F303F353;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ))))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout )))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] 
// & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout )))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux12~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux12~0_combout  = ( \inst|rf4|am4|Mux12~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[3]~108_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (((\inst|m241|OU[3]~108_combout )))) ) ) # ( !\inst|rf4|am4|Mux12~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ((!\inst1|WideOr3~0_combout  & (\inst1|WideOr2~0_combout  & \inst|m241|OU[3]~108_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|m241|OU[3]~108_combout ) # 
// (\inst1|WideOr2~0_combout ))))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst|m241|OU[3]~108_combout ),
	.datae(!\inst|rf4|am4|Mux12~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux12~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux12~0 .lut_mask = 64'h044C48F3044C48F3;
defparam \inst|fu|al16|l4|mu4|Mux12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA3|HA2|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA3|HA2|C~0_combout  = ( \inst|fu|al16|a4|Add0~25_sumout  & ( !\inst|rf4|am4|Mux12~4_combout  $ (((!\inst|rf4|am4|Mux13~4_combout  & (\inst|fu|al16|a4|Add0~13_sumout  & \inst|fu|al16|a4|a|FA1|S~combout )) # 
// (\inst|rf4|am4|Mux13~4_combout  & ((\inst|fu|al16|a4|a|FA1|S~combout ) # (\inst|fu|al16|a4|Add0~13_sumout ))))) ) ) # ( !\inst|fu|al16|a4|Add0~25_sumout  & ( !\inst|rf4|am4|Mux12~4_combout  $ (((!\inst|rf4|am4|Mux13~4_combout  & 
// ((!\inst|fu|al16|a4|Add0~13_sumout ) # (!\inst|fu|al16|a4|a|FA1|S~combout ))) # (\inst|rf4|am4|Mux13~4_combout  & (!\inst|fu|al16|a4|Add0~13_sumout  & !\inst|fu|al16|a4|a|FA1|S~combout )))) ) )

	.dataa(!\inst|rf4|am4|Mux13~4_combout ),
	.datab(!\inst|rf4|am4|Mux12~4_combout ),
	.datac(!\inst|fu|al16|a4|Add0~13_sumout ),
	.datad(!\inst|fu|al16|a4|a|FA1|S~combout ),
	.datae(!\inst|fu|al16|a4|Add0~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA3|HA2|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA3|HA2|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA3|HA2|C~0 .lut_mask = 64'h366CC993366CC993;
defparam \inst|fu|al16|a4|a|FA3|HA2|C~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|m2|OU[3]~5 (
// Equation(s):
// \inst|fu|al16|m2|OU[3]~5_combout  = (!\inst1|WideOr1~1_combout  & ((\inst|fu|al16|a4|a|FA3|HA2|C~0_combout ))) # (\inst1|WideOr1~1_combout  & (\inst|fu|al16|l4|mu4|Mux12~0_combout ))

	.dataa(!\inst1|WideOr1~1_combout ),
	.datab(!\inst|fu|al16|l4|mu4|Mux12~0_combout ),
	.datac(!\inst|fu|al16|a4|a|FA3|HA2|C~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[3]~5 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[3]~5 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst|fu|al16|m2|OU[3]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[3]~9 (
// Equation(s):
// \inst|m242|OU[3]~9_combout  = ( \inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux11~4_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux13~4_combout  ) ) ) # ( 
// \inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( \inst|fu|al16|m2|OU[3]~5_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ),
	.datab(!\inst|fu|al16|m2|OU[3]~5_combout ),
	.datac(!\inst|rf4|am4|Mux13~4_combout ),
	.datad(!\inst|rf4|am4|Mux11~4_combout ),
	.datae(!\inst|m242|OU[9]~2_combout ),
	.dataf(!\inst1|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[3]~9 .extended_lut = "off";
defparam \inst|m242|OU[3]~9 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m242|OU[3]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S161|Q[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[3] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux12~0 (
// Equation(s):
// \inst|rf4|am4|Mux12~0_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S164|Q [3] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S163|Q [3] ) ) ) # ( \inst1|Selector3~0_combout  & 
// ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S162|Q [3] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S161|Q [3] ) ) )

	.dataa(!\inst|rf4|S161|Q [3]),
	.datab(!\inst|rf4|S162|Q [3]),
	.datac(!\inst|rf4|S163|Q [3]),
	.datad(!\inst|rf4|S164|Q [3]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux12~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux12~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux12~1 (
// Equation(s):
// \inst|rf4|am4|Mux12~1_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S168|Q [3] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S167|Q [3] ) ) ) # ( \inst1|Selector3~0_combout  & 
// ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S166|Q [3] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S165|Q [3] ) ) )

	.dataa(!\inst|rf4|S165|Q [3]),
	.datab(!\inst|rf4|S166|Q [3]),
	.datac(!\inst|rf4|S167|Q [3]),
	.datad(!\inst|rf4|S168|Q [3]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux12~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux12~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux12~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux12~2 (
// Equation(s):
// \inst|rf4|am4|Mux12~2_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1612|Q [3] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1611|Q [3] ) ) ) # ( \inst1|Selector3~0_combout  
// & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1610|Q [3] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S169|Q [3] ) ) )

	.dataa(!\inst|rf4|S169|Q [3]),
	.datab(!\inst|rf4|S1610|Q [3]),
	.datac(!\inst|rf4|S1611|Q [3]),
	.datad(!\inst|rf4|S1612|Q [3]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux12~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux12~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux12~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux12~3 (
// Equation(s):
// \inst|rf4|am4|Mux12~3_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1616|Q [3] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1615|Q [3] ) ) ) # ( \inst1|Selector3~0_combout  
// & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1614|Q [3] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1613|Q [3] ) ) )

	.dataa(!\inst|rf4|S1613|Q [3]),
	.datab(!\inst|rf4|S1614|Q [3]),
	.datac(!\inst|rf4|S1615|Q [3]),
	.datad(!\inst|rf4|S1616|Q [3]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux12~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux12~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux12~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux12~4 (
// Equation(s):
// \inst|rf4|am4|Mux12~4_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux12~3_combout  ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux12~2_combout  ) ) ) # ( 
// \inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux12~1_combout  ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux12~0_combout  ) ) )

	.dataa(!\inst|rf4|am4|Mux12~0_combout ),
	.datab(!\inst|rf4|am4|Mux12~1_combout ),
	.datac(!\inst|rf4|am4|Mux12~2_combout ),
	.datad(!\inst|rf4|am4|Mux12~3_combout ),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux12~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux12~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux12~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~70 (
// Equation(s):
// \inst3|Add0~70_combout  = (!\inst1|Decoder1~3_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ))) # (\inst1|Decoder1~3_combout  & (\inst|rf4|am4|Mux12~4_combout ))

	.dataa(!\inst|rf4|am4|Mux12~4_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w6_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~70 .extended_lut = "off";
defparam \inst3|Add0~70 .lut_mask = 64'h3535353535353535;
defparam \inst3|Add0~70 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|PC[3] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst3|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[3] .is_wysiwyg = "true";
defparam \inst3|PC[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a146~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1 .lut_mask = 64'h004020608ACAAAEA;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Selector4~4 (
// Equation(s):
// \inst1|Selector4~4_combout  = (!\inst1|Selector4~1_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout ))) # (\inst1|Selector4~1_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout ))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Selector4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector4~4 .extended_lut = "off";
defparam \inst1|Selector4~4 .lut_mask = 64'h3535353535353535;
defparam \inst1|Selector4~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[2]~6 (
// Equation(s):
// \inst|m241|OU[2]~6_combout  = ( \inst1|WideOr0~0_combout  & ( !\inst|m241|OU[2]~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ) # ((!\inst1|Selector4~2_combout  & (\inst1|Selector4~4_combout  
// & !\inst1|Selector5~0_combout ))) ) ) ) # ( !\inst1|WideOr0~0_combout  & ( !\inst|m241|OU[2]~4_combout  & ( (!\inst1|Selector4~2_combout  & (\inst1|Selector4~4_combout  & !\inst1|Selector5~0_combout )) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datab(!\inst1|Selector4~2_combout ),
	.datac(!\inst1|Selector4~4_combout ),
	.datad(!\inst1|Selector5~0_combout ),
	.datae(!\inst1|WideOr0~0_combout ),
	.dataf(!\inst|m241|OU[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[2]~6 .extended_lut = "off";
defparam \inst|m241|OU[2]~6 .lut_mask = 64'h0C00AEAA00000000;
defparam \inst|m241|OU[2]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_first_bit_number = 5;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ))))) 
// ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ))))) 
// ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a133~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S169|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1610|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1611|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1612|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[2]~84 (
// Equation(s):
// \inst|m241|OU[2]~84_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1612|Q [2] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1611|Q [2] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1610|Q [2] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S169|Q [2] ) ) )

	.dataa(!\inst|rf4|S169|Q [2]),
	.datab(!\inst|rf4|S1610|Q [2]),
	.datac(!\inst|rf4|S1611|Q [2]),
	.datad(!\inst|rf4|S1612|Q [2]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[2]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[2]~84 .extended_lut = "off";
defparam \inst|m241|OU[2]~84 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[2]~84 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[2]~85 (
// Equation(s):
// \inst|m241|OU[2]~85_combout  = (\inst|m241|OU[2]~6_combout  & ((!\inst|m241|OU[2]~5_combout  & ((\inst|m241|OU[2]~84_combout ))) # (\inst|m241|OU[2]~5_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout 
// ))))

	.dataa(!\inst|m241|OU[2]~5_combout ),
	.datab(!\inst|m241|OU[2]~6_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ),
	.datad(!\inst|m241|OU[2]~84_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[2]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[2]~85 .extended_lut = "off";
defparam \inst|m241|OU[2]~85 .lut_mask = 64'h0123012301230123;
defparam \inst|m241|OU[2]~85 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1613|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1614|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1615|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1616|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[2]~81 (
// Equation(s):
// \inst|m241|OU[2]~81_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1616|Q [2] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1615|Q [2] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1614|Q [2] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1613|Q [2] ) ) )

	.dataa(!\inst|rf4|S1613|Q [2]),
	.datab(!\inst|rf4|S1614|Q [2]),
	.datac(!\inst|rf4|S1615|Q [2]),
	.datad(!\inst|rf4|S1616|Q [2]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[2]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[2]~81 .extended_lut = "off";
defparam \inst|m241|OU[2]~81 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[2]~81 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S165|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S166|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S167|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S168|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[2]~82 (
// Equation(s):
// \inst|m241|OU[2]~82_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S168|Q [2] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S167|Q [2] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S166|Q [2] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S165|Q [2] ) ) )

	.dataa(!\inst|rf4|S165|Q [2]),
	.datab(!\inst|rf4|S166|Q [2]),
	.datac(!\inst|rf4|S167|Q [2]),
	.datad(!\inst|rf4|S168|Q [2]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[2]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[2]~82 .extended_lut = "off";
defparam \inst|m241|OU[2]~82 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[2]~82 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S162|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S163|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S164|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[2]~83 (
// Equation(s):
// \inst|m241|OU[2]~83_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S164|Q [2] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S163|Q [2] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S162|Q [2] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S161|Q [2] ) ) )

	.dataa(!\inst|rf4|S161|Q [2]),
	.datab(!\inst|rf4|S162|Q [2]),
	.datac(!\inst|rf4|S163|Q [2]),
	.datad(!\inst|rf4|S164|Q [2]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[2]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[2]~83 .extended_lut = "off";
defparam \inst|m241|OU[2]~83 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[2]~83 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[2]~104 (
// Equation(s):
// \inst|m241|OU[2]~104_combout  = ( !\inst1|Selector5~0_combout  & ( ((\inst|m241|OU[3]~75_combout  & ((!\inst1|Selector4~3_combout  & ((\inst|m241|OU[2]~83_combout ))) # (\inst1|Selector4~3_combout  & (\inst|m241|OU[2]~81_combout ))))) # 
// (\inst|m241|OU[2]~85_combout ) ) ) # ( \inst1|Selector5~0_combout  & ( ((\inst|m241|OU[3]~75_combout  & ((!\inst1|Selector4~3_combout  & ((\inst|m241|OU[2]~82_combout ))) # (\inst1|Selector4~3_combout  & (\inst|m241|OU[2]~81_combout ))))) # 
// (\inst|m241|OU[2]~85_combout ) ) )

	.dataa(!\inst|m241|OU[2]~85_combout ),
	.datab(!\inst|m241|OU[2]~81_combout ),
	.datac(!\inst|m241|OU[2]~82_combout ),
	.datad(!\inst|m241|OU[3]~75_combout ),
	.datae(!\inst1|Selector5~0_combout ),
	.dataf(!\inst1|Selector4~3_combout ),
	.datag(!\inst|m241|OU[2]~83_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[2]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[2]~104 .extended_lut = "on";
defparam \inst|m241|OU[2]~104 .lut_mask = 64'h555F555F55775577;
defparam \inst|m241|OU[2]~104 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[2]~104_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[2]~104_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[2]~104_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[2]~104_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[2]~104_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_first_bit_number = 2;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 64'h03035353F303F353;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ))))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout )))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] 
// & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout )))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux13~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux13~0_combout  = ( \inst|rf4|am4|Mux13~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[2]~104_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (((\inst|m241|OU[2]~104_combout )))) ) ) # ( !\inst|rf4|am4|Mux13~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ((!\inst1|WideOr3~0_combout  & (\inst1|WideOr2~0_combout  & \inst|m241|OU[2]~104_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|m241|OU[2]~104_combout ) # 
// (\inst1|WideOr2~0_combout ))))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst|m241|OU[2]~104_combout ),
	.datae(!\inst|rf4|am4|Mux13~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux13~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux13~0 .lut_mask = 64'h044C48F3044C48F3;
defparam \inst|fu|al16|l4|mu4|Mux13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|m2|OU[2]~4 (
// Equation(s):
// \inst|fu|al16|m2|OU[2]~4_combout  = ( \inst|fu|al16|l4|mu4|Mux13~0_combout  & ( (!\inst|rf4|am4|Mux13~4_combout  $ (!\inst|fu|al16|a4|Add0~13_sumout  $ (\inst|fu|al16|a4|a|FA1|S~combout ))) # (\inst1|WideOr1~1_combout ) ) ) # ( 
// !\inst|fu|al16|l4|mu4|Mux13~0_combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|rf4|am4|Mux13~4_combout  $ (!\inst|fu|al16|a4|Add0~13_sumout  $ (\inst|fu|al16|a4|a|FA1|S~combout )))) ) )

	.dataa(!\inst|rf4|am4|Mux13~4_combout ),
	.datab(!\inst1|WideOr1~1_combout ),
	.datac(!\inst|fu|al16|a4|Add0~13_sumout ),
	.datad(!\inst|fu|al16|a4|a|FA1|S~combout ),
	.datae(!\inst|fu|al16|l4|mu4|Mux13~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[2]~4 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[2]~4 .lut_mask = 64'h48847BB748847BB7;
defparam \inst|fu|al16|m2|OU[2]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[2]~8 (
// Equation(s):
// \inst|m242|OU[2]~8_combout  = ( \inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux12~4_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux14~4_combout  ) ) ) # ( 
// \inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( \inst|fu|al16|m2|OU[2]~4_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w2_n0_mux_dataout~1_combout ),
	.datab(!\inst|fu|al16|m2|OU[2]~4_combout ),
	.datac(!\inst|rf4|am4|Mux14~4_combout ),
	.datad(!\inst|rf4|am4|Mux12~4_combout ),
	.datae(!\inst|m242|OU[9]~2_combout ),
	.dataf(!\inst1|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[2]~8 .extended_lut = "off";
defparam \inst|m242|OU[2]~8 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m242|OU[2]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S161|Q[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[2] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux13~0 (
// Equation(s):
// \inst|rf4|am4|Mux13~0_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1613|Q [2] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S169|Q [2] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S165|Q [2] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S161|Q [2] ) ) )

	.dataa(!\inst|rf4|S161|Q [2]),
	.datab(!\inst|rf4|S165|Q [2]),
	.datac(!\inst|rf4|S169|Q [2]),
	.datad(!\inst|rf4|S1613|Q [2]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux13~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux13~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux13~1 (
// Equation(s):
// \inst|rf4|am4|Mux13~1_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1614|Q [2] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1610|Q [2] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S166|Q [2] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S162|Q [2] ) ) )

	.dataa(!\inst|rf4|S162|Q [2]),
	.datab(!\inst|rf4|S166|Q [2]),
	.datac(!\inst|rf4|S1610|Q [2]),
	.datad(!\inst|rf4|S1614|Q [2]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux13~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux13~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux13~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux13~2 (
// Equation(s):
// \inst|rf4|am4|Mux13~2_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1615|Q [2] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1611|Q [2] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S167|Q [2] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S163|Q [2] ) ) )

	.dataa(!\inst|rf4|S163|Q [2]),
	.datab(!\inst|rf4|S167|Q [2]),
	.datac(!\inst|rf4|S1611|Q [2]),
	.datad(!\inst|rf4|S1615|Q [2]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux13~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux13~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux13~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux13~3 (
// Equation(s):
// \inst|rf4|am4|Mux13~3_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1616|Q [2] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1612|Q [2] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S168|Q [2] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S164|Q [2] ) ) )

	.dataa(!\inst|rf4|S164|Q [2]),
	.datab(!\inst|rf4|S168|Q [2]),
	.datac(!\inst|rf4|S1612|Q [2]),
	.datad(!\inst|rf4|S1616|Q [2]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux13~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux13~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux13~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux13~4 (
// Equation(s):
// \inst|rf4|am4|Mux13~4_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux13~3_combout  ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux13~2_combout  ) ) ) # ( 
// \inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux13~1_combout  ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux13~0_combout  ) ) )

	.dataa(!\inst|rf4|am4|Mux13~0_combout ),
	.datab(!\inst|rf4|am4|Mux13~1_combout ),
	.datac(!\inst|rf4|am4|Mux13~2_combout ),
	.datad(!\inst|rf4|am4|Mux13~3_combout ),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux13~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux13~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux13~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~69 (
// Equation(s):
// \inst3|Add0~69_combout  = (!\inst1|Decoder1~3_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ))) # (\inst1|Decoder1~3_combout  & (\inst|rf4|am4|Mux13~4_combout ))

	.dataa(!\inst|rf4|am4|Mux13~4_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w5_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~69 .extended_lut = "off";
defparam \inst3|Add0~69 .lut_mask = 64'h3535353535353535;
defparam \inst3|Add0~69 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|PC[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst3|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[2] .is_wysiwyg = "true";
defparam \inst3|PC[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a150~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1 .lut_mask = 64'h004020608ACAAAEA;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Selector4~3 (
// Equation(s):
// \inst1|Selector4~3_combout  = (!\inst1|Selector4~2_combout  & ((!\inst1|Selector4~1_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout ))) # (\inst1|Selector4~1_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout ))))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Selector4~1_combout ),
	.datad(!\inst1|Selector4~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Selector4~3 .extended_lut = "off";
defparam \inst1|Selector4~3 .lut_mask = 64'h3500350035003500;
defparam \inst1|Selector4~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[2]~5 (
// Equation(s):
// \inst|m241|OU[2]~5_combout  = ( !\inst|m241|OU[2]~4_combout  & ( (!\inst1|Selector4~3_combout ) # (((!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & \inst1|WideOr0~0_combout )) # (\inst1|Selector5~0_combout 
// )) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datab(!\inst1|Selector4~3_combout ),
	.datac(!\inst1|Selector5~0_combout ),
	.datad(!\inst1|WideOr0~0_combout ),
	.datae(!\inst|m241|OU[2]~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[2]~5 .extended_lut = "off";
defparam \inst|m241|OU[2]~5 .lut_mask = 64'hCFEF0000CFEF0000;
defparam \inst|m241|OU[2]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_first_bit_number = 4;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ))))) 
// ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ))))) 
// ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w22_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a132~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S169|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S169|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S169|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S169|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1610|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1610|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1610|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S1610|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1611|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1611|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1611|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S1611|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1612|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1612|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1612|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S1612|Q[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[1]~89 (
// Equation(s):
// \inst|m241|OU[1]~89_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1612|Q [1] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1611|Q [1] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1610|Q [1] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S169|Q [1] ) ) )

	.dataa(!\inst|rf4|S169|Q [1]),
	.datab(!\inst|rf4|S1610|Q [1]),
	.datac(!\inst|rf4|S1611|Q [1]),
	.datad(!\inst|rf4|S1612|Q [1]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[1]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[1]~89 .extended_lut = "off";
defparam \inst|m241|OU[1]~89 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[1]~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[1]~90 (
// Equation(s):
// \inst|m241|OU[1]~90_combout  = (\inst|m241|OU[2]~6_combout  & ((!\inst|m241|OU[2]~5_combout  & ((\inst|m241|OU[1]~89_combout ))) # (\inst|m241|OU[2]~5_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout 
// ))))

	.dataa(!\inst|m241|OU[2]~5_combout ),
	.datab(!\inst|m241|OU[2]~6_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ),
	.datad(!\inst|m241|OU[1]~89_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[1]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[1]~90 .extended_lut = "off";
defparam \inst|m241|OU[1]~90 .lut_mask = 64'h0123012301230123;
defparam \inst|m241|OU[1]~90 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S1613|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1613|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1613|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S1613|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1614|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1614|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1614|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S1614|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1615|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1615|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1615|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S1615|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S1616|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S1616|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S1616|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S1616|Q[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[1]~86 (
// Equation(s):
// \inst|m241|OU[1]~86_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1616|Q [1] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S1615|Q [1] ) ) ) # ( \inst1|Selector7~0_combout  & 
// ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1614|Q [1] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S1613|Q [1] ) ) )

	.dataa(!\inst|rf4|S1613|Q [1]),
	.datab(!\inst|rf4|S1614|Q [1]),
	.datac(!\inst|rf4|S1615|Q [1]),
	.datad(!\inst|rf4|S1616|Q [1]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[1]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[1]~86 .extended_lut = "off";
defparam \inst|m241|OU[1]~86 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[1]~86 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S165|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S165|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S165|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S165|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S166|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S166|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S166|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S166|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S167|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S167|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S167|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S167|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S168|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S168|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S168|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S168|Q[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[1]~87 (
// Equation(s):
// \inst|m241|OU[1]~87_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S168|Q [1] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S167|Q [1] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S166|Q [1] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S165|Q [1] ) ) )

	.dataa(!\inst|rf4|S165|Q [1]),
	.datab(!\inst|rf4|S166|Q [1]),
	.datac(!\inst|rf4|S167|Q [1]),
	.datad(!\inst|rf4|S168|Q [1]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[1]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[1]~87 .extended_lut = "off";
defparam \inst|m241|OU[1]~87 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[1]~87 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S162|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S162|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S162|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S162|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S163|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S163|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S163|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S163|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|rf4|S164|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S164|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S164|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S164|Q[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[1]~88 (
// Equation(s):
// \inst|m241|OU[1]~88_combout  = ( \inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S164|Q [1] ) ) ) # ( !\inst1|Selector7~0_combout  & ( \inst1|Selector6~0_combout  & ( \inst|rf4|S163|Q [1] ) ) ) # ( \inst1|Selector7~0_combout  & ( 
// !\inst1|Selector6~0_combout  & ( \inst|rf4|S162|Q [1] ) ) ) # ( !\inst1|Selector7~0_combout  & ( !\inst1|Selector6~0_combout  & ( \inst|rf4|S161|Q [1] ) ) )

	.dataa(!\inst|rf4|S161|Q [1]),
	.datab(!\inst|rf4|S162|Q [1]),
	.datac(!\inst|rf4|S163|Q [1]),
	.datad(!\inst|rf4|S164|Q [1]),
	.datae(!\inst1|Selector7~0_combout ),
	.dataf(!\inst1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[1]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[1]~88 .extended_lut = "off";
defparam \inst|m241|OU[1]~88 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m241|OU[1]~88 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m241|OU[1]~100 (
// Equation(s):
// \inst|m241|OU[1]~100_combout  = ( !\inst1|Selector5~0_combout  & ( ((\inst|m241|OU[3]~75_combout  & ((!\inst1|Selector4~3_combout  & ((\inst|m241|OU[1]~88_combout ))) # (\inst1|Selector4~3_combout  & (\inst|m241|OU[1]~86_combout ))))) # 
// (\inst|m241|OU[1]~90_combout ) ) ) # ( \inst1|Selector5~0_combout  & ( ((\inst|m241|OU[3]~75_combout  & ((!\inst1|Selector4~3_combout  & ((\inst|m241|OU[1]~87_combout ))) # (\inst1|Selector4~3_combout  & (\inst|m241|OU[1]~86_combout ))))) # 
// (\inst|m241|OU[1]~90_combout ) ) )

	.dataa(!\inst|m241|OU[1]~90_combout ),
	.datab(!\inst|m241|OU[1]~86_combout ),
	.datac(!\inst|m241|OU[1]~87_combout ),
	.datad(!\inst|m241|OU[3]~75_combout ),
	.datae(!\inst1|Selector5~0_combout ),
	.dataf(!\inst1|Selector4~3_combout ),
	.datag(!\inst|m241|OU[1]~88_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m241|OU[1]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m241|OU[1]~100 .extended_lut = "on";
defparam \inst|m241|OU[1]~100 .lut_mask = 64'h555F555F55775577;
defparam \inst|m241|OU[1]~100 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[1]~100_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[1]~100_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[1]~100_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[1]~100_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[1]~100_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_first_bit_number = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .lut_mask = 64'h03035353F303F353;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ))))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout )))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] 
// & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout )))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux14~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux14~0_combout  = ( \inst|rf4|am4|Mux14~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[1]~100_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (((\inst|m241|OU[1]~100_combout )))) ) ) # ( !\inst|rf4|am4|Mux14~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ((!\inst1|WideOr3~0_combout  & (\inst1|WideOr2~0_combout  & \inst|m241|OU[1]~100_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|m241|OU[1]~100_combout ) # 
// (\inst1|WideOr2~0_combout ))))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst|m241|OU[1]~100_combout ),
	.datae(!\inst|rf4|am4|Mux14~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux14~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux14~0 .lut_mask = 64'h044C48F3044C48F3;
defparam \inst|fu|al16|l4|mu4|Mux14~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|m2|OU[1]~3 (
// Equation(s):
// \inst|fu|al16|m2|OU[1]~3_combout  = ( \inst|fu|al16|a4|Add0~21_sumout  & ( \inst|fu|al16|l4|mu4|Mux14~0_combout  & ( (!\inst|rf4|am4|Mux15~4_combout  $ (!\inst|rf4|am4|Mux14~4_combout  $ (\inst|fu|al16|a4|Add0~17_sumout ))) # (\inst1|WideOr1~1_combout ) ) 
// ) ) # ( !\inst|fu|al16|a4|Add0~21_sumout  & ( \inst|fu|al16|l4|mu4|Mux14~0_combout  & ( (!\inst|rf4|am4|Mux14~4_combout  $ (!\inst|fu|al16|a4|Add0~17_sumout )) # (\inst1|WideOr1~1_combout ) ) ) ) # ( \inst|fu|al16|a4|Add0~21_sumout  & ( 
// !\inst|fu|al16|l4|mu4|Mux14~0_combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|rf4|am4|Mux15~4_combout  $ (!\inst|rf4|am4|Mux14~4_combout  $ (\inst|fu|al16|a4|Add0~17_sumout )))) ) ) ) # ( !\inst|fu|al16|a4|Add0~21_sumout  & ( 
// !\inst|fu|al16|l4|mu4|Mux14~0_combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|rf4|am4|Mux14~4_combout  $ (!\inst|fu|al16|a4|Add0~17_sumout ))) ) ) )

	.dataa(!\inst|rf4|am4|Mux15~4_combout ),
	.datab(!\inst|rf4|am4|Mux14~4_combout ),
	.datac(!\inst1|WideOr1~1_combout ),
	.datad(!\inst|fu|al16|a4|Add0~17_sumout ),
	.datae(!\inst|fu|al16|a4|Add0~21_sumout ),
	.dataf(!\inst|fu|al16|l4|mu4|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[1]~3 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[1]~3 .lut_mask = 64'h30C060903FCF6F9F;
defparam \inst|fu|al16|m2|OU[1]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[1]~7 (
// Equation(s):
// \inst|m242|OU[1]~7_combout  = ( \inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux13~4_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux15~4_combout  ) ) ) # ( 
// \inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( \inst|fu|al16|m2|OU[1]~3_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w1_n0_mux_dataout~1_combout ),
	.datab(!\inst|fu|al16|m2|OU[1]~3_combout ),
	.datac(!\inst|rf4|am4|Mux15~4_combout ),
	.datad(!\inst|rf4|am4|Mux13~4_combout ),
	.datae(!\inst|m242|OU[9]~2_combout ),
	.dataf(!\inst1|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[1]~7 .extended_lut = "off";
defparam \inst|m242|OU[1]~7 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m242|OU[1]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S161|Q[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[1] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux14~0 (
// Equation(s):
// \inst|rf4|am4|Mux14~0_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S164|Q [1] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S163|Q [1] ) ) ) # ( \inst1|Selector3~0_combout  & 
// ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S162|Q [1] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S161|Q [1] ) ) )

	.dataa(!\inst|rf4|S161|Q [1]),
	.datab(!\inst|rf4|S162|Q [1]),
	.datac(!\inst|rf4|S163|Q [1]),
	.datad(!\inst|rf4|S164|Q [1]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux14~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux14~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux14~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux14~1 (
// Equation(s):
// \inst|rf4|am4|Mux14~1_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S168|Q [1] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S167|Q [1] ) ) ) # ( \inst1|Selector3~0_combout  & 
// ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S166|Q [1] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S165|Q [1] ) ) )

	.dataa(!\inst|rf4|S165|Q [1]),
	.datab(!\inst|rf4|S166|Q [1]),
	.datac(!\inst|rf4|S167|Q [1]),
	.datad(!\inst|rf4|S168|Q [1]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux14~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux14~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux14~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux14~2 (
// Equation(s):
// \inst|rf4|am4|Mux14~2_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1612|Q [1] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1611|Q [1] ) ) ) # ( \inst1|Selector3~0_combout  
// & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1610|Q [1] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S169|Q [1] ) ) )

	.dataa(!\inst|rf4|S169|Q [1]),
	.datab(!\inst|rf4|S1610|Q [1]),
	.datac(!\inst|rf4|S1611|Q [1]),
	.datad(!\inst|rf4|S1612|Q [1]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux14~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux14~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux14~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux14~3 (
// Equation(s):
// \inst|rf4|am4|Mux14~3_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1616|Q [1] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1615|Q [1] ) ) ) # ( \inst1|Selector3~0_combout  
// & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1614|Q [1] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1613|Q [1] ) ) )

	.dataa(!\inst|rf4|S1613|Q [1]),
	.datab(!\inst|rf4|S1614|Q [1]),
	.datac(!\inst|rf4|S1615|Q [1]),
	.datad(!\inst|rf4|S1616|Q [1]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux14~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux14~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux14~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux14~4 (
// Equation(s):
// \inst|rf4|am4|Mux14~4_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux14~3_combout  ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux14~2_combout  ) ) ) # ( 
// \inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux14~1_combout  ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux14~0_combout  ) ) )

	.dataa(!\inst|rf4|am4|Mux14~0_combout ),
	.datab(!\inst|rf4|am4|Mux14~1_combout ),
	.datac(!\inst|rf4|am4|Mux14~2_combout ),
	.datad(!\inst|rf4|am4|Mux14~3_combout ),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux14~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux14~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux14~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~68 (
// Equation(s):
// \inst3|Add0~68_combout  = (!\inst1|Decoder1~3_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ))) # (\inst1|Decoder1~3_combout  & (\inst|rf4|am4|Mux14~4_combout ))

	.dataa(!\inst|rf4|am4|Mux14~4_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w4_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~68 .extended_lut = "off";
defparam \inst3|Add0~68 .lut_mask = 64'h3535353535353535;
defparam \inst3|Add0~68 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|PC[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst3|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[1] .is_wysiwyg = "true";
defparam \inst3|PC[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]) # ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout )))) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout )))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0 .lut_mask = 64'h05278DAF05278DAF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ))) ) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]) # (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout )))) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2])) ) ) ) # ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1])) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout )))) ) ) ) # ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout  & ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ))) ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a159~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1 .lut_mask = 64'h004020608ACAAAEA;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Decoder1~0 (
// Equation(s):
// \inst1|Decoder1~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Decoder1~0 .extended_lut = "off";
defparam \inst1|Decoder1~0 .lut_mask = 64'h0000000100000001;
defparam \inst1|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w[3] (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3] = (!\inst|rf4|am4|Mux0~4_combout  & (!\inst|rf4|am4|Mux2~4_combout  & (\inst|rf4|am4|Mux1~4_combout  & \inst1|Decoder1~0_combout )))

	.dataa(!\inst|rf4|am4|Mux0~4_combout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(!\inst|rf4|am4|Mux1~4_combout ),
	.datad(!\inst1|Decoder1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w[3] .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w[3] .lut_mask = 64'h0008000800080008;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ))))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout )))) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout )))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA11|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA11|S~combout  = ( \inst|fu|al16|a4|Add0~53_sumout  & ( ((!\inst|rf4|am4|Mux5~4_combout  & (!\inst|fu|al16|a4|a|FA9|S~combout  & \inst|fu|al16|a4|Add0~49_sumout )) # (\inst|rf4|am4|Mux5~4_combout  & ((!\inst|fu|al16|a4|a|FA9|S~combout 
// ) # (\inst|fu|al16|a4|Add0~49_sumout )))) # (\inst|rf4|am4|Mux4~4_combout ) ) ) # ( !\inst|fu|al16|a4|Add0~53_sumout  & ( (\inst|rf4|am4|Mux4~4_combout  & ((!\inst|rf4|am4|Mux5~4_combout  & (!\inst|fu|al16|a4|a|FA9|S~combout  & 
// \inst|fu|al16|a4|Add0~49_sumout )) # (\inst|rf4|am4|Mux5~4_combout  & ((!\inst|fu|al16|a4|a|FA9|S~combout ) # (\inst|fu|al16|a4|Add0~49_sumout ))))) ) )

	.dataa(!\inst|rf4|am4|Mux5~4_combout ),
	.datab(!\inst|rf4|am4|Mux4~4_combout ),
	.datac(!\inst|fu|al16|a4|a|FA9|S~combout ),
	.datad(!\inst|fu|al16|a4|Add0~49_sumout ),
	.datae(!\inst|fu|al16|a4|Add0~53_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA11|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA11|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA11|S .lut_mask = 64'h103173F7103173F7;
defparam \inst|fu|al16|a4|a|FA11|S .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|Add0~5 (
// Equation(s):
// \inst|fu|al16|a4|Add0~5_sumout  = SUM(( !\inst|m241|OU[13]~20_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~58  ))
// \inst|fu|al16|a4|Add0~6  = CARRY(( !\inst|m241|OU[13]~20_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~58  ))

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(!\inst|m241|OU[13]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~5_sumout ),
	.cout(\inst|fu|al16|a4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~5 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~5 .lut_mask = 64'h0000FFFF000044BB;
defparam \inst|fu|al16|a4|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA13|HA1|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA13|HA1|C~0_combout  = !\inst|rf4|am4|Mux2~4_combout  $ (!\inst|fu|al16|a4|Add0~5_sumout )

	.dataa(!\inst|rf4|am4|Mux2~4_combout ),
	.datab(!\inst|fu|al16|a4|Add0~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA13|HA1|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA13|HA1|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA13|HA1|C~0 .lut_mask = 64'h6666666666666666;
defparam \inst|fu|al16|a4|a|FA13|HA1|C~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux2~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux2~0_combout  = ( \inst|rf4|am4|Mux2~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[13]~20_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (((\inst|m241|OU[13]~20_combout )))) ) ) # ( !\inst|rf4|am4|Mux2~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ((!\inst1|WideOr3~0_combout  & (\inst1|WideOr2~0_combout  & \inst|m241|OU[13]~20_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|m241|OU[13]~20_combout ) # 
// (\inst1|WideOr2~0_combout ))))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst|m241|OU[13]~20_combout ),
	.datae(!\inst|rf4|am4|Mux2~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux2~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux2~0 .lut_mask = 64'h044C48F3044C48F3;
defparam \inst|fu|al16|l4|mu4|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|m2|OU[13]~0 (
// Equation(s):
// \inst|fu|al16|m2|OU[13]~0_combout  = ( \inst|fu|al16|a4|a|FA13|HA1|C~0_combout  & ( \inst|fu|al16|l4|mu4|Mux2~0_combout  & ( ((!\inst|rf4|am4|Mux3~4_combout  & ((!\inst|fu|al16|a4|a|FA11|S~combout ) # (!\inst|fu|al16|a4|Add0~57_sumout ))) # 
// (\inst|rf4|am4|Mux3~4_combout  & (!\inst|fu|al16|a4|a|FA11|S~combout  & !\inst|fu|al16|a4|Add0~57_sumout ))) # (\inst1|WideOr1~1_combout ) ) ) ) # ( !\inst|fu|al16|a4|a|FA13|HA1|C~0_combout  & ( \inst|fu|al16|l4|mu4|Mux2~0_combout  & ( 
// ((!\inst|rf4|am4|Mux3~4_combout  & (\inst|fu|al16|a4|a|FA11|S~combout  & \inst|fu|al16|a4|Add0~57_sumout )) # (\inst|rf4|am4|Mux3~4_combout  & ((\inst|fu|al16|a4|Add0~57_sumout ) # (\inst|fu|al16|a4|a|FA11|S~combout )))) # (\inst1|WideOr1~1_combout ) ) ) 
// ) # ( \inst|fu|al16|a4|a|FA13|HA1|C~0_combout  & ( !\inst|fu|al16|l4|mu4|Mux2~0_combout  & ( (!\inst1|WideOr1~1_combout  & ((!\inst|rf4|am4|Mux3~4_combout  & ((!\inst|fu|al16|a4|a|FA11|S~combout ) # (!\inst|fu|al16|a4|Add0~57_sumout ))) # 
// (\inst|rf4|am4|Mux3~4_combout  & (!\inst|fu|al16|a4|a|FA11|S~combout  & !\inst|fu|al16|a4|Add0~57_sumout )))) ) ) ) # ( !\inst|fu|al16|a4|a|FA13|HA1|C~0_combout  & ( !\inst|fu|al16|l4|mu4|Mux2~0_combout  & ( (!\inst1|WideOr1~1_combout  & 
// ((!\inst|rf4|am4|Mux3~4_combout  & (\inst|fu|al16|a4|a|FA11|S~combout  & \inst|fu|al16|a4|Add0~57_sumout )) # (\inst|rf4|am4|Mux3~4_combout  & ((\inst|fu|al16|a4|Add0~57_sumout ) # (\inst|fu|al16|a4|a|FA11|S~combout ))))) ) ) )

	.dataa(!\inst|rf4|am4|Mux3~4_combout ),
	.datab(!\inst1|WideOr1~1_combout ),
	.datac(!\inst|fu|al16|a4|a|FA11|S~combout ),
	.datad(!\inst|fu|al16|a4|Add0~57_sumout ),
	.datae(!\inst|fu|al16|a4|a|FA13|HA1|C~0_combout ),
	.dataf(!\inst|fu|al16|l4|mu4|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[13]~0 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[13]~0 .lut_mask = 64'h044CC880377FFBB3;
defparam \inst|fu|al16|m2|OU[13]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[13]~3 (
// Equation(s):
// \inst|m242|OU[13]~3_combout  = ( \inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux1~4_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux3~4_combout  ) ) ) # ( 
// \inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( \inst|fu|al16|m2|OU[13]~0_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w13_n0_mux_dataout~1_combout ),
	.datab(!\inst|fu|al16|m2|OU[13]~0_combout ),
	.datac(!\inst|rf4|am4|Mux3~4_combout ),
	.datad(!\inst|rf4|am4|Mux1~4_combout ),
	.datae(!\inst|m242|OU[9]~2_combout ),
	.dataf(!\inst1|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[13]~3 .extended_lut = "off";
defparam \inst|m242|OU[13]~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m242|OU[13]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S161|Q[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[13] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux2~0 (
// Equation(s):
// \inst|rf4|am4|Mux2~0_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S164|Q [13] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S163|Q [13] ) ) ) # ( \inst1|Selector3~0_combout  
// & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S162|Q [13] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S161|Q [13] ) ) )

	.dataa(!\inst|rf4|S161|Q [13]),
	.datab(!\inst|rf4|S162|Q [13]),
	.datac(!\inst|rf4|S163|Q [13]),
	.datad(!\inst|rf4|S164|Q [13]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux2~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux2~1 (
// Equation(s):
// \inst|rf4|am4|Mux2~1_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S168|Q [13] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S167|Q [13] ) ) ) # ( \inst1|Selector3~0_combout  
// & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S166|Q [13] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S165|Q [13] ) ) )

	.dataa(!\inst|rf4|S165|Q [13]),
	.datab(!\inst|rf4|S166|Q [13]),
	.datac(!\inst|rf4|S167|Q [13]),
	.datad(!\inst|rf4|S168|Q [13]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux2~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux2~2 (
// Equation(s):
// \inst|rf4|am4|Mux2~2_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1612|Q [13] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1611|Q [13] ) ) ) # ( \inst1|Selector3~0_combout 
//  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1610|Q [13] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S169|Q [13] ) ) )

	.dataa(!\inst|rf4|S169|Q [13]),
	.datab(!\inst|rf4|S1610|Q [13]),
	.datac(!\inst|rf4|S1611|Q [13]),
	.datad(!\inst|rf4|S1612|Q [13]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux2~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux2~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux2~3 (
// Equation(s):
// \inst|rf4|am4|Mux2~3_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1616|Q [13] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1615|Q [13] ) ) ) # ( \inst1|Selector3~0_combout 
//  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1614|Q [13] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1613|Q [13] ) ) )

	.dataa(!\inst|rf4|S1613|Q [13]),
	.datab(!\inst|rf4|S1614|Q [13]),
	.datac(!\inst|rf4|S1615|Q [13]),
	.datad(!\inst|rf4|S1616|Q [13]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux2~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux2~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux2~4 (
// Equation(s):
// \inst|rf4|am4|Mux2~4_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux2~3_combout  ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux2~2_combout  ) ) ) # ( 
// \inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux2~1_combout  ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux2~0_combout  ) ) )

	.dataa(!\inst|rf4|am4|Mux2~0_combout ),
	.datab(!\inst|rf4|am4|Mux2~1_combout ),
	.datac(!\inst|rf4|am4|Mux2~2_combout ),
	.datad(!\inst|rf4|am4|Mux2~3_combout ),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux2~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux2~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux2~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.d(\inst|rf4|am4|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ))))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0 .lut_mask = 64'h0415263704152637;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout )))) ) ) # ( 
// !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout )))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA5|HA2|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA5|HA2|S~combout  = ( \inst|fu|al16|a4|Add0~29_sumout  & ( \inst|fu|al16|a4|a|FA5|HA1|C~0_combout  & ( ((!\inst|rf4|am4|Mux12~4_combout  & (\inst|fu|al16|a4|a|FA2|S~combout  & \inst|fu|al16|a4|Add0~25_sumout )) # 
// (\inst|rf4|am4|Mux12~4_combout  & ((\inst|fu|al16|a4|Add0~25_sumout ) # (\inst|fu|al16|a4|a|FA2|S~combout )))) # (\inst|rf4|am4|Mux11~4_combout ) ) ) ) # ( !\inst|fu|al16|a4|Add0~29_sumout  & ( \inst|fu|al16|a4|a|FA5|HA1|C~0_combout  & ( 
// (\inst|rf4|am4|Mux11~4_combout  & ((!\inst|rf4|am4|Mux12~4_combout  & (\inst|fu|al16|a4|a|FA2|S~combout  & \inst|fu|al16|a4|Add0~25_sumout )) # (\inst|rf4|am4|Mux12~4_combout  & ((\inst|fu|al16|a4|Add0~25_sumout ) # (\inst|fu|al16|a4|a|FA2|S~combout ))))) 
// ) ) )

	.dataa(!\inst|rf4|am4|Mux12~4_combout ),
	.datab(!\inst|rf4|am4|Mux11~4_combout ),
	.datac(!\inst|fu|al16|a4|a|FA2|S~combout ),
	.datad(!\inst|fu|al16|a4|Add0~25_sumout ),
	.datae(!\inst|fu|al16|a4|Add0~29_sumout ),
	.dataf(!\inst|fu|al16|a4|a|FA5|HA1|C~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA5|HA2|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA5|HA2|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA5|HA2|S .lut_mask = 64'h000000000113377F;
defparam \inst|fu|al16|a4|a|FA5|HA2|S .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA5|HA1|S~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA5|HA1|S~0_combout  = (\inst|rf4|am4|Mux10~4_combout  & \inst|fu|al16|a4|Add0~33_sumout )

	.dataa(!\inst|rf4|am4|Mux10~4_combout ),
	.datab(!\inst|fu|al16|a4|Add0~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA5|HA1|S~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA5|HA1|S~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA5|HA1|S~0 .lut_mask = 64'h1111111111111111;
defparam \inst|fu|al16|a4|a|FA5|HA1|S~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA7|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA7|S~combout  = ( \inst|fu|al16|a4|Add0~37_sumout  & ( \inst|fu|al16|a4|Add0~41_sumout  & ( (!\inst|rf4|am4|Mux9~4_combout  & (!\inst|rf4|am4|Mux8~4_combout  & (!\inst|fu|al16|a4|a|FA5|HA2|S~combout  & 
// !\inst|fu|al16|a4|a|FA5|HA1|S~0_combout ))) ) ) ) # ( !\inst|fu|al16|a4|Add0~37_sumout  & ( \inst|fu|al16|a4|Add0~41_sumout  & ( (!\inst|rf4|am4|Mux8~4_combout  & ((!\inst|rf4|am4|Mux9~4_combout ) # ((!\inst|fu|al16|a4|a|FA5|HA2|S~combout  & 
// !\inst|fu|al16|a4|a|FA5|HA1|S~0_combout )))) ) ) ) # ( \inst|fu|al16|a4|Add0~37_sumout  & ( !\inst|fu|al16|a4|Add0~41_sumout  & ( (!\inst|rf4|am4|Mux8~4_combout ) # ((!\inst|rf4|am4|Mux9~4_combout  & (!\inst|fu|al16|a4|a|FA5|HA2|S~combout  & 
// !\inst|fu|al16|a4|a|FA5|HA1|S~0_combout ))) ) ) ) # ( !\inst|fu|al16|a4|Add0~37_sumout  & ( !\inst|fu|al16|a4|Add0~41_sumout  & ( (!\inst|rf4|am4|Mux9~4_combout ) # ((!\inst|rf4|am4|Mux8~4_combout ) # ((!\inst|fu|al16|a4|a|FA5|HA2|S~combout  & 
// !\inst|fu|al16|a4|a|FA5|HA1|S~0_combout ))) ) ) )

	.dataa(!\inst|rf4|am4|Mux9~4_combout ),
	.datab(!\inst|rf4|am4|Mux8~4_combout ),
	.datac(!\inst|fu|al16|a4|a|FA5|HA2|S~combout ),
	.datad(!\inst|fu|al16|a4|a|FA5|HA1|S~0_combout ),
	.datae(!\inst|fu|al16|a4|Add0~37_sumout ),
	.dataf(!\inst|fu|al16|a4|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA7|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA7|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA7|S .lut_mask = 64'hFEEEECCCC8888000;
defparam \inst|fu|al16|a4|a|FA7|S .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA10|HA2|S~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA10|HA2|S~0_combout  = ( \inst|fu|al16|a4|Add0~45_sumout  & ( \inst|fu|al16|a4|a|FA10|HA1|C~0_combout  & ( (!\inst|rf4|am4|Mux6~4_combout  & (\inst|fu|al16|a4|Add0~9_sumout  & ((!\inst|fu|al16|a4|a|FA7|S~combout ) # 
// (\inst|rf4|am4|Mux7~4_combout )))) # (\inst|rf4|am4|Mux6~4_combout  & (((!\inst|fu|al16|a4|a|FA7|S~combout ) # (\inst|fu|al16|a4|Add0~9_sumout )) # (\inst|rf4|am4|Mux7~4_combout ))) ) ) ) # ( !\inst|fu|al16|a4|Add0~45_sumout  & ( 
// \inst|fu|al16|a4|a|FA10|HA1|C~0_combout  & ( (!\inst|rf4|am4|Mux6~4_combout  & (\inst|rf4|am4|Mux7~4_combout  & (\inst|fu|al16|a4|Add0~9_sumout  & !\inst|fu|al16|a4|a|FA7|S~combout ))) # (\inst|rf4|am4|Mux6~4_combout  & (((\inst|rf4|am4|Mux7~4_combout  & 
// !\inst|fu|al16|a4|a|FA7|S~combout )) # (\inst|fu|al16|a4|Add0~9_sumout ))) ) ) )

	.dataa(!\inst|rf4|am4|Mux7~4_combout ),
	.datab(!\inst|rf4|am4|Mux6~4_combout ),
	.datac(!\inst|fu|al16|a4|Add0~9_sumout ),
	.datad(!\inst|fu|al16|a4|a|FA7|S~combout ),
	.datae(!\inst|fu|al16|a4|Add0~45_sumout ),
	.dataf(!\inst|fu|al16|a4|a|FA10|HA1|C~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA10|HA2|S~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA10|HA2|S~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA10|HA2|S~0 .lut_mask = 64'h0000000017033F17;
defparam \inst|fu|al16|a4|a|FA10|HA2|S~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA10|HA1|S~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA10|HA1|S~0_combout  = (\inst|rf4|am4|Mux5~4_combout  & \inst|fu|al16|a4|Add0~49_sumout )

	.dataa(!\inst|rf4|am4|Mux5~4_combout ),
	.datab(!\inst|fu|al16|a4|Add0~49_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA10|HA1|S~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA10|HA1|S~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA10|HA1|S~0 .lut_mask = 64'h1111111111111111;
defparam \inst|fu|al16|a4|a|FA10|HA1|S~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA12|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA12|S~combout  = ( \inst|fu|al16|a4|Add0~53_sumout  & ( \inst|fu|al16|a4|Add0~57_sumout  & ( (!\inst|rf4|am4|Mux4~4_combout  & (!\inst|rf4|am4|Mux3~4_combout  & (!\inst|fu|al16|a4|a|FA10|HA2|S~0_combout  & 
// !\inst|fu|al16|a4|a|FA10|HA1|S~0_combout ))) ) ) ) # ( !\inst|fu|al16|a4|Add0~53_sumout  & ( \inst|fu|al16|a4|Add0~57_sumout  & ( (!\inst|rf4|am4|Mux3~4_combout  & ((!\inst|rf4|am4|Mux4~4_combout ) # ((!\inst|fu|al16|a4|a|FA10|HA2|S~0_combout  & 
// !\inst|fu|al16|a4|a|FA10|HA1|S~0_combout )))) ) ) ) # ( \inst|fu|al16|a4|Add0~53_sumout  & ( !\inst|fu|al16|a4|Add0~57_sumout  & ( (!\inst|rf4|am4|Mux3~4_combout ) # ((!\inst|rf4|am4|Mux4~4_combout  & (!\inst|fu|al16|a4|a|FA10|HA2|S~0_combout  & 
// !\inst|fu|al16|a4|a|FA10|HA1|S~0_combout ))) ) ) ) # ( !\inst|fu|al16|a4|Add0~53_sumout  & ( !\inst|fu|al16|a4|Add0~57_sumout  & ( (!\inst|rf4|am4|Mux4~4_combout ) # ((!\inst|rf4|am4|Mux3~4_combout ) # ((!\inst|fu|al16|a4|a|FA10|HA2|S~0_combout  & 
// !\inst|fu|al16|a4|a|FA10|HA1|S~0_combout ))) ) ) )

	.dataa(!\inst|rf4|am4|Mux4~4_combout ),
	.datab(!\inst|rf4|am4|Mux3~4_combout ),
	.datac(!\inst|fu|al16|a4|a|FA10|HA2|S~0_combout ),
	.datad(!\inst|fu|al16|a4|a|FA10|HA1|S~0_combout ),
	.datae(!\inst|fu|al16|a4|Add0~53_sumout ),
	.dataf(!\inst|fu|al16|a4|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA12|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA12|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA12|S .lut_mask = 64'hFEEEECCCC8888000;
defparam \inst|fu|al16|a4|a|FA12|S .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|Add0~1 (
// Equation(s):
// \inst|fu|al16|a4|Add0~1_sumout  = SUM(( !\inst|m241|OU[14]~14_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~6  ))
// \inst|fu|al16|a4|Add0~2  = CARRY(( !\inst|m241|OU[14]~14_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~6  ))

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(!\inst|m241|OU[14]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~1_sumout ),
	.cout(\inst|fu|al16|a4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~1 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~1 .lut_mask = 64'h0000FFFF000044BB;
defparam \inst|fu|al16|a4|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA14|HA1|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA14|HA1|C~0_combout  = !\inst|rf4|am4|Mux1~4_combout  $ (!\inst|fu|al16|a4|Add0~1_sumout )

	.dataa(!\inst|rf4|am4|Mux1~4_combout ),
	.datab(!\inst|fu|al16|a4|Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA14|HA1|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA14|HA1|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA14|HA1|C~0 .lut_mask = 64'h6666666666666666;
defparam \inst|fu|al16|a4|a|FA14|HA1|C~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux1~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux1~0_combout  = ( \inst|rf4|am4|Mux1~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[14]~14_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (((\inst|m241|OU[14]~14_combout )))) ) ) # ( !\inst|rf4|am4|Mux1~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ((!\inst1|WideOr3~0_combout  & (\inst1|WideOr2~0_combout  & \inst|m241|OU[14]~14_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|m241|OU[14]~14_combout ) # 
// (\inst1|WideOr2~0_combout ))))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst|m241|OU[14]~14_combout ),
	.datae(!\inst|rf4|am4|Mux1~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux1~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux1~0 .lut_mask = 64'h044C48F3044C48F3;
defparam \inst|fu|al16|l4|mu4|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|m2|OU[14]~1 (
// Equation(s):
// \inst|fu|al16|m2|OU[14]~1_combout  = ( \inst|fu|al16|a4|a|FA14|HA1|C~0_combout  & ( \inst|fu|al16|l4|mu4|Mux1~0_combout  & ( ((!\inst|rf4|am4|Mux2~4_combout  & ((!\inst|fu|al16|a4|Add0~5_sumout ) # (\inst|fu|al16|a4|a|FA12|S~combout ))) # 
// (\inst|rf4|am4|Mux2~4_combout  & (!\inst|fu|al16|a4|Add0~5_sumout  & \inst|fu|al16|a4|a|FA12|S~combout ))) # (\inst1|WideOr1~1_combout ) ) ) ) # ( !\inst|fu|al16|a4|a|FA14|HA1|C~0_combout  & ( \inst|fu|al16|l4|mu4|Mux1~0_combout  & ( 
// ((!\inst|rf4|am4|Mux2~4_combout  & (\inst|fu|al16|a4|Add0~5_sumout  & !\inst|fu|al16|a4|a|FA12|S~combout )) # (\inst|rf4|am4|Mux2~4_combout  & ((!\inst|fu|al16|a4|a|FA12|S~combout ) # (\inst|fu|al16|a4|Add0~5_sumout )))) # (\inst1|WideOr1~1_combout ) ) ) 
// ) # ( \inst|fu|al16|a4|a|FA14|HA1|C~0_combout  & ( !\inst|fu|al16|l4|mu4|Mux1~0_combout  & ( (!\inst1|WideOr1~1_combout  & ((!\inst|rf4|am4|Mux2~4_combout  & ((!\inst|fu|al16|a4|Add0~5_sumout ) # (\inst|fu|al16|a4|a|FA12|S~combout ))) # 
// (\inst|rf4|am4|Mux2~4_combout  & (!\inst|fu|al16|a4|Add0~5_sumout  & \inst|fu|al16|a4|a|FA12|S~combout )))) ) ) ) # ( !\inst|fu|al16|a4|a|FA14|HA1|C~0_combout  & ( !\inst|fu|al16|l4|mu4|Mux1~0_combout  & ( (!\inst1|WideOr1~1_combout  & 
// ((!\inst|rf4|am4|Mux2~4_combout  & (\inst|fu|al16|a4|Add0~5_sumout  & !\inst|fu|al16|a4|a|FA12|S~combout )) # (\inst|rf4|am4|Mux2~4_combout  & ((!\inst|fu|al16|a4|a|FA12|S~combout ) # (\inst|fu|al16|a4|Add0~5_sumout ))))) ) ) )

	.dataa(!\inst|rf4|am4|Mux2~4_combout ),
	.datab(!\inst1|WideOr1~1_combout ),
	.datac(!\inst|fu|al16|a4|Add0~5_sumout ),
	.datad(!\inst|fu|al16|a4|a|FA12|S~combout ),
	.datae(!\inst|fu|al16|a4|a|FA14|HA1|C~0_combout ),
	.dataf(!\inst|fu|al16|l4|mu4|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[14]~1 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[14]~1 .lut_mask = 64'h4C0480C87F37B3FB;
defparam \inst|fu|al16|m2|OU[14]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[14]~4 (
// Equation(s):
// \inst|m242|OU[14]~4_combout  = ( \inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux0~4_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( \inst1|Decoder0~0_combout  & ( \inst|rf4|am4|Mux2~4_combout  ) ) ) # ( 
// \inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( \inst|fu|al16|m2|OU[14]~1_combout  ) ) ) # ( !\inst|m242|OU[9]~2_combout  & ( !\inst1|Decoder0~0_combout  & ( 
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout  ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w14_n0_mux_dataout~1_combout ),
	.datab(!\inst|fu|al16|m2|OU[14]~1_combout ),
	.datac(!\inst|rf4|am4|Mux2~4_combout ),
	.datad(!\inst|rf4|am4|Mux0~4_combout ),
	.datae(!\inst|m242|OU[9]~2_combout ),
	.dataf(!\inst1|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[14]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[14]~4 .extended_lut = "off";
defparam \inst|m242|OU[14]~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|m242|OU[14]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S161|Q[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[14] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux1~0 (
// Equation(s):
// \inst|rf4|am4|Mux1~0_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1613|Q [14] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S169|Q [14] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S165|Q [14] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S161|Q [14] ) ) )

	.dataa(!\inst|rf4|S161|Q [14]),
	.datab(!\inst|rf4|S165|Q [14]),
	.datac(!\inst|rf4|S169|Q [14]),
	.datad(!\inst|rf4|S1613|Q [14]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux1~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux1~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux1~1 (
// Equation(s):
// \inst|rf4|am4|Mux1~1_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1614|Q [14] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1610|Q [14] ) ) ) # ( \inst1|Selector1~0_combout 
//  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S166|Q [14] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S162|Q [14] ) ) )

	.dataa(!\inst|rf4|S162|Q [14]),
	.datab(!\inst|rf4|S166|Q [14]),
	.datac(!\inst|rf4|S1610|Q [14]),
	.datad(!\inst|rf4|S1614|Q [14]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux1~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux1~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux1~2 (
// Equation(s):
// \inst|rf4|am4|Mux1~2_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1615|Q [14] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1611|Q [14] ) ) ) # ( \inst1|Selector1~0_combout 
//  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S167|Q [14] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S163|Q [14] ) ) )

	.dataa(!\inst|rf4|S163|Q [14]),
	.datab(!\inst|rf4|S167|Q [14]),
	.datac(!\inst|rf4|S1611|Q [14]),
	.datad(!\inst|rf4|S1615|Q [14]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux1~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux1~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux1~3 (
// Equation(s):
// \inst|rf4|am4|Mux1~3_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1616|Q [14] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1612|Q [14] ) ) ) # ( \inst1|Selector1~0_combout 
//  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S168|Q [14] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S164|Q [14] ) ) )

	.dataa(!\inst|rf4|S164|Q [14]),
	.datab(!\inst|rf4|S168|Q [14]),
	.datac(!\inst|rf4|S1612|Q [14]),
	.datad(!\inst|rf4|S1616|Q [14]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux1~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux1~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux1~4 (
// Equation(s):
// \inst|rf4|am4|Mux1~4_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux1~3_combout  ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux1~2_combout  ) ) ) # ( 
// \inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux1~1_combout  ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux1~0_combout  ) ) )

	.dataa(!\inst|rf4|am4|Mux1~0_combout ),
	.datab(!\inst|rf4|am4|Mux1~1_combout ),
	.datac(!\inst|rf4|am4|Mux1~2_combout ),
	.datad(!\inst|rf4|am4|Mux1~3_combout ),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux1~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux1~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux1~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.d(\inst|rf4|am4|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  = (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & !\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h8888888888888888;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1072w[3]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[0]~96_combout }),
	.portaaddr({\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,\inst|rf4|am4|Mux11~4_combout ,
\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_width = 12;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_address = 32768;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_last_address = 35999;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1025w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1047w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[0]~96_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1042w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~2_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[0]~96_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_address = 8192;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_last_address = 16383;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1052w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~0_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1065w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[0]~96_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 16384;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 24575;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 (
	.portawe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode1062w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst11|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1065w[2]~1_combout ),
	.ena1(\inst11|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst|m241|OU[0]~96_combout }),
	.portaaddr({\inst|rf4|am4|Mux3~4_combout ,\inst|rf4|am4|Mux4~4_combout ,\inst|rf4|am4|Mux5~4_combout ,\inst|rf4|am4|Mux6~4_combout ,\inst|rf4|am4|Mux7~4_combout ,\inst|rf4|am4|Mux8~4_combout ,\inst|rf4|am4|Mux9~4_combout ,\inst|rf4|am4|Mux10~4_combout ,
\inst|rf4|am4|Mux11~4_combout ,\inst|rf4|am4|Mux12~4_combout ,\inst|rf4|am4|Mux13~4_combout ,\inst|rf4|am4|Mux14~4_combout ,\inst|rf4|am4|Mux15~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus ),
	.portbdataout(\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk0_core_clock_enable = "ena0";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .clk1_core_clock_enable = "ena1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_offset_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .data_interleave_width_in_bits = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file = "ram.mif";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .init_file_layout = "port_a";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .logical_ram_name = "ram1port:inst11|altsyncram:altsyncram_component|altsyncram_u3s1:auto_generated|altsyncram_mii2:altsyncram1|ALTSYNCRAM";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mixed_port_feed_through_mode = "dont_care";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .operation_mode = "bidir_dual_port";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_byte_enable_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_address_width = 13;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_in_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clear = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_out_clock = "none";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_data_width = 1;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_address = 24576;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_first_bit_number = 0;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_last_address = 32767;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_depth = 36000;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_logical_ram_width = 16;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_read_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .port_b_write_enable_clock = "clock1";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .ram_block_type = "M20K";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0 ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0 ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h03035353F303F353;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ))))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 .lut_mask = 64'h0415263704152637;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ))) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout )))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout )))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] 
// & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout )))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~1_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 .lut_mask = 64'h0A1B2A3B0A1B2A3B;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux15~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux15~0_combout  = ( \inst|rf4|am4|Mux15~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[0]~96_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (((\inst|m241|OU[0]~96_combout )))) ) ) # ( !\inst|rf4|am4|Mux15~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ((!\inst1|WideOr3~0_combout  & (\inst1|WideOr2~0_combout  & \inst|m241|OU[0]~96_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|m241|OU[0]~96_combout ) # 
// (\inst1|WideOr2~0_combout ))))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst|m241|OU[0]~96_combout ),
	.datae(!\inst|rf4|am4|Mux15~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux15~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux15~0 .lut_mask = 64'h044C48F3044C48F3;
defparam \inst|fu|al16|l4|mu4|Mux15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|m2|OU[0]~2 (
// Equation(s):
// \inst|fu|al16|m2|OU[0]~2_combout  = (!\inst1|WideOr1~1_combout  & (!\inst|rf4|am4|Mux15~4_combout  $ ((!\inst|fu|al16|a4|Add0~21_sumout )))) # (\inst1|WideOr1~1_combout  & (((\inst|fu|al16|l4|mu4|Mux15~0_combout ))))

	.dataa(!\inst|rf4|am4|Mux15~4_combout ),
	.datab(!\inst1|WideOr1~1_combout ),
	.datac(!\inst|fu|al16|a4|Add0~21_sumout ),
	.datad(!\inst|fu|al16|l4|mu4|Mux15~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[0]~2 .extended_lut = "off";
defparam \inst|fu|al16|m2|OU[0]~2 .lut_mask = 64'h487B487B487B487B;
defparam \inst|fu|al16|m2|OU[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[0]~5 (
// Equation(s):
// \inst|m242|OU[0]~5_combout  = ( \inst1|WideOr2~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ((!\inst1|WideOr3~0_combout  & ((\inst|rf4|am4|Mux12~4_combout ))) # (\inst1|WideOr3~0_combout  
// & (\inst|rf4|am4|Mux14~4_combout )))) ) ) # ( !\inst1|WideOr2~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (\inst|rf4|am4|Mux14~4_combout  & \inst1|WideOr3~0_combout )) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datab(!\inst|rf4|am4|Mux14~4_combout ),
	.datac(!\inst|rf4|am4|Mux12~4_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(!\inst1|WideOr2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[0]~5 .extended_lut = "off";
defparam \inst|m242|OU[0]~5 .lut_mask = 64'h00220A2200220A22;
defparam \inst|m242|OU[0]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[0]~6 (
// Equation(s):
// \inst|m242|OU[0]~6_combout  = ( \inst|m242|OU[0]~5_combout  & ( (!\inst1|Decoder1~1_combout  & (((\inst|fu|al16|m2|OU[0]~2_combout ) # (\inst1|Decoder0~0_combout )))) # (\inst1|Decoder1~1_combout  & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout )) ) ) # ( !\inst|m242|OU[0]~5_combout  & ( (!\inst1|Decoder1~1_combout  & (((!\inst1|Decoder0~0_combout  & \inst|fu|al16|m2|OU[0]~2_combout )))) # 
// (\inst1|Decoder1~1_combout  & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout )) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~2_combout ),
	.datab(!\inst1|Decoder1~1_combout ),
	.datac(!\inst1|Decoder0~0_combout ),
	.datad(!\inst|fu|al16|m2|OU[0]~2_combout ),
	.datae(!\inst|m242|OU[0]~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[0]~6 .extended_lut = "off";
defparam \inst|m242|OU[0]~6 .lut_mask = 64'h11D11DDD11D11DDD;
defparam \inst|m242|OU[0]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S161|Q[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[0] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux15~0 (
// Equation(s):
// \inst|rf4|am4|Mux15~0_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1613|Q [0] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S169|Q [0] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S165|Q [0] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S161|Q [0] ) ) )

	.dataa(!\inst|rf4|S161|Q [0]),
	.datab(!\inst|rf4|S165|Q [0]),
	.datac(!\inst|rf4|S169|Q [0]),
	.datad(!\inst|rf4|S1613|Q [0]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux15~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux15~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux15~1 (
// Equation(s):
// \inst|rf4|am4|Mux15~1_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1614|Q [0] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1610|Q [0] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S166|Q [0] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S162|Q [0] ) ) )

	.dataa(!\inst|rf4|S162|Q [0]),
	.datab(!\inst|rf4|S166|Q [0]),
	.datac(!\inst|rf4|S1610|Q [0]),
	.datad(!\inst|rf4|S1614|Q [0]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux15~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux15~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux15~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux15~2 (
// Equation(s):
// \inst|rf4|am4|Mux15~2_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1615|Q [0] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1611|Q [0] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S167|Q [0] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S163|Q [0] ) ) )

	.dataa(!\inst|rf4|S163|Q [0]),
	.datab(!\inst|rf4|S167|Q [0]),
	.datac(!\inst|rf4|S1611|Q [0]),
	.datad(!\inst|rf4|S1615|Q [0]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux15~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux15~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux15~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux15~3 (
// Equation(s):
// \inst|rf4|am4|Mux15~3_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1616|Q [0] ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|S1612|Q [0] ) ) ) # ( \inst1|Selector1~0_combout  
// & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S168|Q [0] ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|S164|Q [0] ) ) )

	.dataa(!\inst|rf4|S164|Q [0]),
	.datab(!\inst|rf4|S168|Q [0]),
	.datac(!\inst|rf4|S1612|Q [0]),
	.datad(!\inst|rf4|S1616|Q [0]),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux15~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux15~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux15~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux15~4 (
// Equation(s):
// \inst|rf4|am4|Mux15~4_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux15~3_combout  ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux15~2_combout  ) ) ) # ( 
// \inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux15~1_combout  ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|am4|Mux15~0_combout  ) ) )

	.dataa(!\inst|rf4|am4|Mux15~0_combout ),
	.datab(!\inst|rf4|am4|Mux15~1_combout ),
	.datac(!\inst|rf4|am4|Mux15~2_combout ),
	.datad(!\inst|rf4|am4|Mux15~3_combout ),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux15~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux15~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux15~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~67 (
// Equation(s):
// \inst3|Add0~67_combout  = (!\inst1|Decoder1~3_combout  & ((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ))) # (\inst1|Decoder1~3_combout  & (\inst|rf4|am4|Mux15~4_combout ))

	.dataa(!\inst|rf4|am4|Mux15~4_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w3_n0_mux_dataout~1_combout ),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~67 .extended_lut = "off";
defparam \inst3|Add0~67 .lut_mask = 64'h3535353535353535;
defparam \inst3|Add0~67 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|PC[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst3|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[0] .is_wysiwyg = "true";
defparam \inst3|PC[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a131~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .lut_mask = 64'h00443377C0C4F3F7;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_first_bit_number = 2;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a130~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .lut_mask = 64'h00550A5F88DD8ADF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_first_bit_number = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a129~PORTBDATAOUT0 ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 64'h00550A5F88DD8ADF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1098w[3]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1072w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_address_width = 12;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_address = 32768;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_last_address = 35999;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1047w [3]),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 8191;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~0_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1042w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_address = 8192;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_last_address = 16383;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~1_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1052w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_address = 16384;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_last_address = 24575;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_ram_block \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\inst6|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode1076w[2]~2_combout ),
	.ena1(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1062w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\inst3|PC [12],\inst3|PC [11],\inst3|PC [10],\inst3|PC [9],\inst3|PC [8],\inst3|PC [7],\inst3|PC [6],\inst3|PC [5],\inst3|PC [4],\inst3|PC [3],\inst3|PC [2],\inst3|PC [1],\inst3|PC [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [12],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus ),
	.portbdataout(\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk0_core_clock_enable = "ena0";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .clk1_core_clock_enable = "ena1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_offset_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .data_interleave_width_in_bits = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file = "rom.mif";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .init_file_layout = "port_a";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .logical_ram_name = "rom:inst6|altsyncram:altsyncram_component|altsyncram_3vh1:auto_generated|altsyncram_pkj2:altsyncram1|ALTSYNCRAM";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mixed_port_feed_through_mode = "dont_care";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .operation_mode = "bidir_dual_port";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_byte_enable_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_address_width = 13;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_in_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clear = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_out_clock = "none";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_data_width = 1;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_address = 24576;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_first_bit_number = 0;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_last_address = 32767;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_depth = 36000;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_logical_ram_width = 32;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_read_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .port_b_write_enable_clock = "clock1";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .ram_block_type = "M20K";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 (
	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0 ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0 ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0 ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a128~PORTBDATAOUT0 ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_b [2]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 64'h11111B1BBB11BB1B;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'h0EE000000EE00000;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~0 .lut_mask = 64'h0505270505052705;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .lut_mask = 64'h0001000100010001;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Add0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h0E00E0000E00E000;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0000000800000008;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1 .lut_mask = 64'hE000E000E000E000;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h000EEEE000000000;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h01FE01FE01FE0000;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h002E8004002E8004;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h000EE0EE000EE0EE;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2 .lut_mask = 64'h0527272705272727;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h800DA205800DA205;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h000EE0EE000EE0EE;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'h8821AA018821AA01;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h000EE0EE000EE0EE;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h0004822600048226;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h0032FA320032FA32;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h4747474747474747;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.dataf(!\inst6|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h13130F0FB3130F0F;
defparam \inst6|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 64'h1111111111111111;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .lut_mask = 64'h0EE000000EE00000;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 .lut_mask = 64'h0505270505052705;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .lut_mask = 64'h00000002AAAAAA28;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .lut_mask = 64'h0000000800000008;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .lut_mask = 64'hE000E000E000E000;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .lut_mask = 64'h2222222822222228;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .lut_mask = 64'h000AAAA0000AAA20;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 64'h2E042E042E042E04;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(!\altera_internal_jtag~TDIUTAP ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 64'h00000E0E00E00EEE;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2 .lut_mask = 64'h0527272705272727;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 64'h800D2205800D2205;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 64'h000EE0EE000EE0EE;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 64'h80212A0180212A01;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 64'h000EE0EE000EE0EE;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 64'h0804822608048226;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datae(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 64'h0032FA320032FA32;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(!\inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 64'h4747474747474747;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datac(!\inst11|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.dataf(!\inst11|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datag(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .extended_lut = "on";
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 64'h13130F0FB3130F0F;
defparam \inst11|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\inst6|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(!\inst11|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .lut_mask = 64'h0527052705270527;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .lut_mask = 64'h55AA55AA00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h0055307500553075;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .lut_mask = 64'h0001F7FE00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .lut_mask = 64'h0F1E071E00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .lut_mask = 64'hAAAAA2AA00000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .lut_mask = 64'h3366336600000000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 64'h61A561A561A561A5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 64'hD1001100D1001100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2 .lut_mask = 64'h00553F7F00553F7F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 64'h0000C8003232FA32;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .lut_mask = 64'h0000C8003232FA32;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .lut_mask = 64'h1101911111019111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .lut_mask = 64'h048C048C048C048C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .lut_mask = 64'h2000000020A00000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .lut_mask = 64'hFFFF5555FFFF5555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .lut_mask = 64'h0537053705370537;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .lut_mask = 64'hFFFF55555555FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 .lut_mask = 64'h8888888888888888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .lut_mask = 64'h7777DDDD7777DDDD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(gnd),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .lut_mask = 64'h5F5FD7D75F5FD7D7;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .lut_mask = 64'h55FFD57F55FFD57F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 64'h0000000100000001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .lut_mask = 64'hB8B83898B8B83898;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 64'h1060686010606860;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 64'hD0E078C8D0E078C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000000000040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\altera_internal_jtag~TDIUTAP ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 64'h0008000800080008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 64'h0000002000000020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 64'hD0B09050D0B09050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 64'h4447747744477477;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .lut_mask = 64'h0707070707070707;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 64'h04AE15BF04AE15BF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 64'h04AE15BF04AE15BF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .lut_mask = 64'h04AE15BF04AE15BF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 64'h0404040404040404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 64'h2022202220222022;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 64'h40C0C0C040C0C0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 64'h000001FF000001FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 64'hFF003F00EA002A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout ),
	.datae(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.dataf(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 64'hFFFFFFFF0222FFFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .shared_arith = "off";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3] (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3] = ( \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout  & ( 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]))) ) )

	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datab(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3] .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3] .lut_mask = 64'h0000001000000010;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1025w[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) # 
// ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0 .lut_mask = 64'h0080088800800888;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  = (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0_combout  & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1_combout )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2 .lut_mask = 64'h8888888888888888;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|WideOr5~0 (
// Equation(s):
// \inst1|WideOr5~0_combout  = (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout  $ (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ))))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr5~0 .extended_lut = "off";
defparam \inst1|WideOr5~0 .lut_mask = 64'h0006000600060006;
defparam \inst1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~66 (
// Equation(s):
// \inst3|Add0~66_combout  = (!\inst1|Decoder1~3_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout )) # (\inst1|Decoder1~3_combout  & ((\inst|rf4|am4|Mux2~4_combout )))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w16_n0_mux_dataout~1_combout ),
	.datab(!\inst|rf4|am4|Mux2~4_combout ),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~66 .extended_lut = "off";
defparam \inst3|Add0~66 .lut_mask = 64'h5353535353535353;
defparam \inst3|Add0~66 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~9 (
// Equation(s):
// \inst3|Add0~9_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~66_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [13] ) + ( \inst3|Add0~62  ))
// \inst3|Add0~10  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~66_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [13] ) + ( \inst3|Add0~62  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~66_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [13]),
	.datag(gnd),
	.cin(\inst3|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~9_sumout ),
	.cout(\inst3|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~9 .extended_lut = "off";
defparam \inst3|Add0~9 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|PC[13] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst3|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[13] .is_wysiwyg = "true";
defparam \inst3|PC[13] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.d(\inst3|PC [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) # 
// ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0 .lut_mask = 64'h0080088800800888;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout  = (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0_combout  & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2 .lut_mask = 64'h8888888888888888;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Decoder1~4 (
// Equation(s):
// \inst1|Decoder1~4_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Decoder1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Decoder1~4 .extended_lut = "off";
defparam \inst1|Decoder1~4 .lut_mask = 64'h0000001000000010;
defparam \inst1|Decoder1~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~65 (
// Equation(s):
// \inst3|Add0~65_combout  = (!\inst1|Decoder1~3_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout )) # (\inst1|Decoder1~3_combout  & ((\inst|rf4|am4|Mux1~4_combout )))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w17_n0_mux_dataout~1_combout ),
	.datab(!\inst|rf4|am4|Mux1~4_combout ),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~65 .extended_lut = "off";
defparam \inst3|Add0~65 .lut_mask = 64'h5353535353535353;
defparam \inst3|Add0~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~5 (
// Equation(s):
// \inst3|Add0~5_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~65_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [14] ) + ( \inst3|Add0~10  ))
// \inst3|Add0~6  = CARRY(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~65_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [14] ) + ( \inst3|Add0~10  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~65_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [14]),
	.datag(gnd),
	.cin(\inst3|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~5_sumout ),
	.cout(\inst3|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~5 .extended_lut = "off";
defparam \inst3|Add0~5 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|PC[14] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst3|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[14] .is_wysiwyg = "true";
defparam \inst3|PC[14] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.d(\inst3|PC [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ))) ) ) # ( 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a155~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0 .lut_mask = 64'h0040024200400242;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  = ( !\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout )))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0_combout ) ) ) # ( 
// \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ( ((!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0_combout ) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~0_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.dataf(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout ),
	.datag(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1 .extended_lut = "on";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1 .lut_mask = 64'h08FF08FF4CFF08FF;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|WideOr3~0 (
// Equation(s):
// \inst1|WideOr3~0_combout  = !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  $ ((((\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ) # 
// (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout )) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout )))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|WideOr3~0 .extended_lut = "off";
defparam \inst1|WideOr3~0 .lut_mask = 64'h9555955595559555;
defparam \inst1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|Add0~61 (
// Equation(s):
// \inst|fu|al16|a4|Add0~61_sumout  = SUM(( !\inst|m241|OU[15]~8_combout  $ (((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) + ( GND ) + ( \inst|fu|al16|a4|Add0~2  ))

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(!\inst|m241|OU[15]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst|fu|al16|a4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|fu|al16|a4|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|Add0~61 .extended_lut = "off";
defparam \inst|fu|al16|a4|Add0~61 .lut_mask = 64'h0000FFFF000044BB;
defparam \inst|fu|al16|a4|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|l4|mu4|Mux0~0 (
// Equation(s):
// \inst|fu|al16|l4|mu4|Mux0~0_combout  = ( \inst|rf4|am4|Mux0~4_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (!\inst1|WideOr2~0_combout  $ (((!\inst1|WideOr3~0_combout  & 
// !\inst|m241|OU[15]~8_combout ))))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (((\inst|m241|OU[15]~8_combout )))) ) ) # ( !\inst|rf4|am4|Mux0~4_combout  & ( 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ((!\inst1|WideOr3~0_combout  & (\inst1|WideOr2~0_combout  & \inst|m241|OU[15]~8_combout )) # (\inst1|WideOr3~0_combout  & ((\inst|m241|OU[15]~8_combout ) # 
// (\inst1|WideOr2~0_combout ))))) ) )

	.dataa(!\inst1|WideOr3~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datac(!\inst1|WideOr2~0_combout ),
	.datad(!\inst|m241|OU[15]~8_combout ),
	.datae(!\inst|rf4|am4|Mux0~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|l4|mu4|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|l4|mu4|Mux0~0 .extended_lut = "off";
defparam \inst|fu|al16|l4|mu4|Mux0~0 .lut_mask = 64'h044C48F3044C48F3;
defparam \inst|fu|al16|l4|mu4|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA13|S (
// Equation(s):
// \inst|fu|al16|a4|a|FA13|S~combout  = ( \inst|fu|al16|a4|a|FA11|HA1|S~0_combout  & ( \inst|fu|al16|a4|Add0~57_sumout  & ( (\inst|fu|al16|a4|Add0~5_sumout ) # (\inst|rf4|am4|Mux2~4_combout ) ) ) ) # ( !\inst|fu|al16|a4|a|FA11|HA1|S~0_combout  & ( 
// \inst|fu|al16|a4|Add0~57_sumout  & ( (!\inst|rf4|am4|Mux2~4_combout  & (\inst|fu|al16|a4|Add0~5_sumout  & ((\inst|fu|al16|a4|a|FA11|HA2|S~combout ) # (\inst|rf4|am4|Mux3~4_combout )))) # (\inst|rf4|am4|Mux2~4_combout  & 
// (((\inst|fu|al16|a4|a|FA11|HA2|S~combout ) # (\inst|fu|al16|a4|Add0~5_sumout )) # (\inst|rf4|am4|Mux3~4_combout ))) ) ) ) # ( \inst|fu|al16|a4|a|FA11|HA1|S~0_combout  & ( !\inst|fu|al16|a4|Add0~57_sumout  & ( (!\inst|rf4|am4|Mux2~4_combout  & 
// (\inst|rf4|am4|Mux3~4_combout  & \inst|fu|al16|a4|Add0~5_sumout )) # (\inst|rf4|am4|Mux2~4_combout  & ((\inst|fu|al16|a4|Add0~5_sumout ) # (\inst|rf4|am4|Mux3~4_combout ))) ) ) ) # ( !\inst|fu|al16|a4|a|FA11|HA1|S~0_combout  & ( 
// !\inst|fu|al16|a4|Add0~57_sumout  & ( (!\inst|rf4|am4|Mux2~4_combout  & (\inst|rf4|am4|Mux3~4_combout  & (\inst|fu|al16|a4|Add0~5_sumout  & \inst|fu|al16|a4|a|FA11|HA2|S~combout ))) # (\inst|rf4|am4|Mux2~4_combout  & (((\inst|rf4|am4|Mux3~4_combout  & 
// \inst|fu|al16|a4|a|FA11|HA2|S~combout )) # (\inst|fu|al16|a4|Add0~5_sumout ))) ) ) )

	.dataa(!\inst|rf4|am4|Mux2~4_combout ),
	.datab(!\inst|rf4|am4|Mux3~4_combout ),
	.datac(!\inst|fu|al16|a4|Add0~5_sumout ),
	.datad(!\inst|fu|al16|a4|a|FA11|HA2|S~combout ),
	.datae(!\inst|fu|al16|a4|a|FA11|HA1|S~0_combout ),
	.dataf(!\inst|fu|al16|a4|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA13|S~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA13|S .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA13|S .lut_mask = 64'h05171717175F5F5F;
defparam \inst|fu|al16|a4|a|FA13|S .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|m2|OU[15]~16 (
// Equation(s):
// \inst|fu|al16|m2|OU[15]~16_combout  = ( !\inst1|WideOr1~1_combout  & ( !\inst|fu|al16|a4|Add0~61_sumout  $ (!\inst|rf4|am4|Mux0~4_combout  $ (((!\inst|fu|al16|a4|a|FA13|S~combout  & (\inst|fu|al16|a4|Add0~1_sumout  & \inst|rf4|am4|Mux1~4_combout )) # 
// (\inst|fu|al16|a4|a|FA13|S~combout  & ((\inst|rf4|am4|Mux1~4_combout ) # (\inst|fu|al16|a4|Add0~1_sumout )))))) ) ) # ( \inst1|WideOr1~1_combout  & ( (((\inst|fu|al16|l4|mu4|Mux0~0_combout ))) ) )

	.dataa(!\inst|fu|al16|a4|Add0~61_sumout ),
	.datab(!\inst|rf4|am4|Mux0~4_combout ),
	.datac(!\inst|fu|al16|l4|mu4|Mux0~0_combout ),
	.datad(!\inst|fu|al16|a4|Add0~1_sumout ),
	.datae(!\inst1|WideOr1~1_combout ),
	.dataf(!\inst|rf4|am4|Mux1~4_combout ),
	.datag(!\inst|fu|al16|a4|a|FA13|S~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|m2|OU[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|m2|OU[15]~16 .extended_lut = "on";
defparam \inst|fu|al16|m2|OU[15]~16 .lut_mask = 64'h66690F0F69990F0F;
defparam \inst|fu|al16|m2|OU[15]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Decoder1~2 (
// Equation(s):
// \inst1|Decoder1~2_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Decoder1~2 .extended_lut = "off";
defparam \inst1|Decoder1~2 .lut_mask = 64'h0000004000000040;
defparam \inst1|Decoder1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|a4|a|FA13|HA2|C~0 (
// Equation(s):
// \inst|fu|al16|a4|a|FA13|HA2|C~0_combout  = ( \inst|fu|al16|a4|a|FA13|HA1|C~0_combout  & ( (!\inst|rf4|am4|Mux3~4_combout  & ((!\inst|fu|al16|a4|Add0~57_sumout ) # ((!\inst|fu|al16|a4|a|FA11|HA2|S~combout  & !\inst|fu|al16|a4|a|FA11|HA1|S~0_combout )))) # 
// (\inst|rf4|am4|Mux3~4_combout  & (!\inst|fu|al16|a4|a|FA11|HA2|S~combout  & (!\inst|fu|al16|a4|a|FA11|HA1|S~0_combout  & !\inst|fu|al16|a4|Add0~57_sumout ))) ) ) # ( !\inst|fu|al16|a4|a|FA13|HA1|C~0_combout  & ( (!\inst|rf4|am4|Mux3~4_combout  & 
// (\inst|fu|al16|a4|Add0~57_sumout  & ((\inst|fu|al16|a4|a|FA11|HA1|S~0_combout ) # (\inst|fu|al16|a4|a|FA11|HA2|S~combout )))) # (\inst|rf4|am4|Mux3~4_combout  & (((\inst|fu|al16|a4|Add0~57_sumout ) # (\inst|fu|al16|a4|a|FA11|HA1|S~0_combout )) # 
// (\inst|fu|al16|a4|a|FA11|HA2|S~combout ))) ) )

	.dataa(!\inst|rf4|am4|Mux3~4_combout ),
	.datab(!\inst|fu|al16|a4|a|FA11|HA2|S~combout ),
	.datac(!\inst|fu|al16|a4|a|FA11|HA1|S~0_combout ),
	.datad(!\inst|fu|al16|a4|Add0~57_sumout ),
	.datae(!\inst|fu|al16|a4|a|FA13|HA1|C~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|a4|a|FA13|HA2|C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|a4|a|FA13|HA2|C~0 .extended_lut = "off";
defparam \inst|fu|al16|a4|a|FA13|HA2|C~0 .lut_mask = 64'h157FEA80157FEA80;
defparam \inst|fu|al16|a4|a|FA13|HA2|C~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|WideAnd0~0 (
// Equation(s):
// \inst|fu|al16|WideAnd0~0_combout  = ( !\inst|fu|al16|l4|mu4|Mux12~0_combout  & ( \inst|fu|al16|a4|a|FA3|HA2|C~0_combout  & ( (\inst1|WideOr1~1_combout  & (!\inst|fu|al16|m2|OU[0]~2_combout  & (!\inst|fu|al16|m2|OU[1]~3_combout  & 
// !\inst|fu|al16|m2|OU[2]~4_combout ))) ) ) ) # ( \inst|fu|al16|l4|mu4|Mux12~0_combout  & ( !\inst|fu|al16|a4|a|FA3|HA2|C~0_combout  & ( (!\inst1|WideOr1~1_combout  & (!\inst|fu|al16|m2|OU[0]~2_combout  & (!\inst|fu|al16|m2|OU[1]~3_combout  & 
// !\inst|fu|al16|m2|OU[2]~4_combout ))) ) ) ) # ( !\inst|fu|al16|l4|mu4|Mux12~0_combout  & ( !\inst|fu|al16|a4|a|FA3|HA2|C~0_combout  & ( (!\inst|fu|al16|m2|OU[0]~2_combout  & (!\inst|fu|al16|m2|OU[1]~3_combout  & !\inst|fu|al16|m2|OU[2]~4_combout )) ) ) )

	.dataa(!\inst1|WideOr1~1_combout ),
	.datab(!\inst|fu|al16|m2|OU[0]~2_combout ),
	.datac(!\inst|fu|al16|m2|OU[1]~3_combout ),
	.datad(!\inst|fu|al16|m2|OU[2]~4_combout ),
	.datae(!\inst|fu|al16|l4|mu4|Mux12~0_combout ),
	.dataf(!\inst|fu|al16|a4|a|FA3|HA2|C~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|WideAnd0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|WideAnd0~0 .extended_lut = "off";
defparam \inst|fu|al16|WideAnd0~0 .lut_mask = 64'hC000800040000000;
defparam \inst|fu|al16|WideAnd0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|WideAnd0~1 (
// Equation(s):
// \inst|fu|al16|WideAnd0~1_combout  = ( \inst|fu|al16|a4|a|FA6|HA2|C~0_combout  & ( \inst|fu|al16|WideAnd0~0_combout  & ( (\inst1|WideOr1~1_combout  & (!\inst|fu|al16|m2|OU[4]~6_combout  & (!\inst|fu|al16|m2|OU[5]~7_combout  & 
// !\inst|fu|al16|l4|mu4|Mux9~0_combout ))) ) ) ) # ( !\inst|fu|al16|a4|a|FA6|HA2|C~0_combout  & ( \inst|fu|al16|WideAnd0~0_combout  & ( (!\inst|fu|al16|m2|OU[4]~6_combout  & (!\inst|fu|al16|m2|OU[5]~7_combout  & ((!\inst1|WideOr1~1_combout ) # 
// (!\inst|fu|al16|l4|mu4|Mux9~0_combout )))) ) ) )

	.dataa(!\inst1|WideOr1~1_combout ),
	.datab(!\inst|fu|al16|m2|OU[4]~6_combout ),
	.datac(!\inst|fu|al16|m2|OU[5]~7_combout ),
	.datad(!\inst|fu|al16|l4|mu4|Mux9~0_combout ),
	.datae(!\inst|fu|al16|a4|a|FA6|HA2|C~0_combout ),
	.dataf(!\inst|fu|al16|WideAnd0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|WideAnd0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|WideAnd0~1 .extended_lut = "off";
defparam \inst|fu|al16|WideAnd0~1 .lut_mask = 64'h00000000C0804000;
defparam \inst|fu|al16|WideAnd0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|WideAnd0~2 (
// Equation(s):
// \inst|fu|al16|WideAnd0~2_combout  = ( !\inst|fu|al16|m2|OU[10]~12_combout  & ( \inst|fu|al16|WideAnd0~1_combout  & ( (!\inst|fu|al16|m2|OU[7]~9_combout  & (!\inst|fu|al16|m2|OU[8]~10_combout  & (!\inst|fu|al16|m2|OU[9]~15_combout  & 
// !\inst|fu|al16|m2|OU[9]~11_combout ))) ) ) )

	.dataa(!\inst|fu|al16|m2|OU[7]~9_combout ),
	.datab(!\inst|fu|al16|m2|OU[8]~10_combout ),
	.datac(!\inst|fu|al16|m2|OU[9]~15_combout ),
	.datad(!\inst|fu|al16|m2|OU[9]~11_combout ),
	.datae(!\inst|fu|al16|m2|OU[10]~12_combout ),
	.dataf(!\inst|fu|al16|WideAnd0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|WideAnd0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|WideAnd0~2 .extended_lut = "off";
defparam \inst|fu|al16|WideAnd0~2 .lut_mask = 64'h0000000080000000;
defparam \inst|fu|al16|WideAnd0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|fu|al16|WideAnd0~3 (
// Equation(s):
// \inst|fu|al16|WideAnd0~3_combout  = ( !\inst|fu|al16|m2|OU[12]~14_combout  & ( \inst|fu|al16|WideAnd0~2_combout  & ( (!\inst|fu|al16|m2|OU[11]~13_combout  & ((!\inst1|WideOr1~1_combout  & ((!\inst|fu|al16|a4|a|FA13|HA2|C~0_combout ))) # 
// (\inst1|WideOr1~1_combout  & (!\inst|fu|al16|l4|mu4|Mux2~0_combout )))) ) ) )

	.dataa(!\inst1|WideOr1~1_combout ),
	.datab(!\inst|fu|al16|l4|mu4|Mux2~0_combout ),
	.datac(!\inst|fu|al16|a4|a|FA13|HA2|C~0_combout ),
	.datad(!\inst|fu|al16|m2|OU[11]~13_combout ),
	.datae(!\inst|fu|al16|m2|OU[12]~14_combout ),
	.dataf(!\inst|fu|al16|WideAnd0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|fu|al16|WideAnd0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|fu|al16|WideAnd0~3 .extended_lut = "off";
defparam \inst|fu|al16|WideAnd0~3 .lut_mask = 64'h00000000E4000000;
defparam \inst|fu|al16|WideAnd0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst2|add_offset~0 (
// Equation(s):
// \inst2|add_offset~0_combout  = ( \inst1|Decoder1~3_combout  ) # ( !\inst1|Decoder1~3_combout  & ( !\inst1|Decoder1~2_combout  $ (((!\inst|fu|al16|m2|OU[15]~16_combout  & (!\inst|fu|al16|m2|OU[14]~1_combout  & \inst|fu|al16|WideAnd0~3_combout )))) ) )

	.dataa(!\inst|fu|al16|m2|OU[15]~16_combout ),
	.datab(!\inst|fu|al16|m2|OU[14]~1_combout ),
	.datac(!\inst1|Decoder1~2_combout ),
	.datad(!\inst|fu|al16|WideAnd0~3_combout ),
	.datae(!\inst1|Decoder1~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst2|add_offset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst2|add_offset~0 .extended_lut = "off";
defparam \inst2|add_offset~0 .lut_mask = 64'hF078FFFFF078FFFF;
defparam \inst2|add_offset~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~64 (
// Equation(s):
// \inst3|Add0~64_combout  = (!\inst1|Decoder1~3_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout )) # (\inst1|Decoder1~3_combout  & ((\inst|rf4|am4|Mux0~4_combout )))

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w18_n0_mux_dataout~1_combout ),
	.datab(!\inst|rf4|am4|Mux0~4_combout ),
	.datac(!\inst1|Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|Add0~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~64 .extended_lut = "off";
defparam \inst3|Add0~64 .lut_mask = 64'h5353535353535353;
defparam \inst3|Add0~64 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|Add0~1 (
// Equation(s):
// \inst3|Add0~1_sumout  = SUM(( (\inst1|WideOr5~0_combout  & (\inst3|Add0~64_combout  & ((\inst1|Decoder1~4_combout ) # (\inst2|add_offset~0_combout )))) ) + ( \inst3|PC [15] ) + ( \inst3|Add0~6  ))

	.dataa(!\inst2|add_offset~0_combout ),
	.datab(!\inst1|Decoder1~4_combout ),
	.datac(!\inst1|WideOr5~0_combout ),
	.datad(!\inst3|Add0~64_combout ),
	.datae(gnd),
	.dataf(!\inst3|PC [15]),
	.datag(gnd),
	.cin(\inst3|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst3|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|Add0~1 .extended_lut = "off";
defparam \inst3|Add0~1 .lut_mask = 64'h0000FF0000000007;
defparam \inst3|Add0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst3|PC[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst3|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|PC[15] .is_wysiwyg = "true";
defparam \inst3|PC[15] .power_up = "low";
// synopsys translate_on

dffeas \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.d(\inst3|PC [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a 
// [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) ) ) # 
// ( !\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & \inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0 .lut_mask = 64'h0080088800800888;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2 (
// Equation(s):
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  = (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0_combout  & 
// !\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~0_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2 .extended_lut = "off";
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2 .lut_mask = 64'h8888888888888888;
defparam \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|Decoder1~1 (
// Equation(s):
// \inst1|Decoder1~1_combout  = ( \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ( (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout  & 
// (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout  & (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout  & 
// \inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w30_n0_mux_dataout~2_combout ),
	.datab(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w27_n0_mux_dataout~1_combout ),
	.datac(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w29_n0_mux_dataout~2_combout ),
	.datad(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w28_n0_mux_dataout~2_combout ),
	.datae(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|Decoder1~1 .extended_lut = "off";
defparam \inst1|Decoder1~1 .lut_mask = 64'h0000000400000004;
defparam \inst1|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[15]~0 (
// Equation(s):
// \inst|m242|OU[15]~0_combout  = ( \inst1|WideOr2~0_combout  & ( (!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & ((!\inst1|WideOr3~0_combout  & ((\inst|rf4|am4|Mux13~4_combout ))) # (\inst1|WideOr3~0_combout  
// & (\inst|rf4|am4|Mux15~4_combout )))) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout  & (((\inst|rf4|am4|Mux13~4_combout )))) ) ) # ( !\inst1|WideOr2~0_combout  & ( (\inst|rf4|am4|Mux13~4_combout  & 
// ((!\inst1|WideOr3~0_combout ) # (\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ))) ) )

	.dataa(!\inst6|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w31_n0_mux_dataout~1_combout ),
	.datab(!\inst|rf4|am4|Mux15~4_combout ),
	.datac(!\inst|rf4|am4|Mux13~4_combout ),
	.datad(!\inst1|WideOr3~0_combout ),
	.datae(!\inst1|WideOr2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[15]~0 .extended_lut = "off";
defparam \inst|m242|OU[15]~0 .lut_mask = 64'h0F050F270F050F27;
defparam \inst|m242|OU[15]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|m242|OU[15]~1 (
// Equation(s):
// \inst|m242|OU[15]~1_combout  = ( \inst|m242|OU[15]~0_combout  & ( (!\inst1|Decoder1~1_combout  & (((\inst|fu|al16|m2|OU[15]~16_combout ) # (\inst1|Decoder0~0_combout )))) # (\inst1|Decoder1~1_combout  & 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout )) ) ) # ( !\inst|m242|OU[15]~0_combout  & ( (!\inst1|Decoder1~1_combout  & (((!\inst1|Decoder0~0_combout  & \inst|fu|al16|m2|OU[15]~16_combout )))) # 
// (\inst1|Decoder1~1_combout  & (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout )) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ),
	.datab(!\inst1|Decoder1~1_combout ),
	.datac(!\inst1|Decoder0~0_combout ),
	.datad(!\inst|fu|al16|m2|OU[15]~16_combout ),
	.datae(!\inst|m242|OU[15]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|m242|OU[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|m242|OU[15]~1 .extended_lut = "off";
defparam \inst|m242|OU[15]~1 .lut_mask = 64'h11D11DDD11D11DDD;
defparam \inst|m242|OU[15]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|rf4|S161|Q[15] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [0]),
	.d(\inst|m242|OU[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|rf4|decode|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rf4|S161|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rf4|S161|Q[15] .is_wysiwyg = "true";
defparam \inst|rf4|S161|Q[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux0~0 (
// Equation(s):
// \inst|rf4|am4|Mux0~0_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S164|Q [15] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S163|Q [15] ) ) ) # ( \inst1|Selector3~0_combout  
// & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S162|Q [15] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S161|Q [15] ) ) )

	.dataa(!\inst|rf4|S161|Q [15]),
	.datab(!\inst|rf4|S162|Q [15]),
	.datac(!\inst|rf4|S163|Q [15]),
	.datad(!\inst|rf4|S164|Q [15]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux0~0 .extended_lut = "off";
defparam \inst|rf4|am4|Mux0~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux0~1 (
// Equation(s):
// \inst|rf4|am4|Mux0~1_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S168|Q [15] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S167|Q [15] ) ) ) # ( \inst1|Selector3~0_combout  
// & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S166|Q [15] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S165|Q [15] ) ) )

	.dataa(!\inst|rf4|S165|Q [15]),
	.datab(!\inst|rf4|S166|Q [15]),
	.datac(!\inst|rf4|S167|Q [15]),
	.datad(!\inst|rf4|S168|Q [15]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux0~1 .extended_lut = "off";
defparam \inst|rf4|am4|Mux0~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux0~2 (
// Equation(s):
// \inst|rf4|am4|Mux0~2_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1612|Q [15] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1611|Q [15] ) ) ) # ( \inst1|Selector3~0_combout 
//  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1610|Q [15] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S169|Q [15] ) ) )

	.dataa(!\inst|rf4|S169|Q [15]),
	.datab(!\inst|rf4|S1610|Q [15]),
	.datac(!\inst|rf4|S1611|Q [15]),
	.datad(!\inst|rf4|S1612|Q [15]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux0~2 .extended_lut = "off";
defparam \inst|rf4|am4|Mux0~2 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux0~3 (
// Equation(s):
// \inst|rf4|am4|Mux0~3_combout  = ( \inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1616|Q [15] ) ) ) # ( !\inst1|Selector3~0_combout  & ( \inst1|Selector2~0_combout  & ( \inst|rf4|S1615|Q [15] ) ) ) # ( \inst1|Selector3~0_combout 
//  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1614|Q [15] ) ) ) # ( !\inst1|Selector3~0_combout  & ( !\inst1|Selector2~0_combout  & ( \inst|rf4|S1613|Q [15] ) ) )

	.dataa(!\inst|rf4|S1613|Q [15]),
	.datab(!\inst|rf4|S1614|Q [15]),
	.datac(!\inst|rf4|S1615|Q [15]),
	.datad(!\inst|rf4|S1616|Q [15]),
	.datae(!\inst1|Selector3~0_combout ),
	.dataf(!\inst1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux0~3 .extended_lut = "off";
defparam \inst|rf4|am4|Mux0~3 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|rf4|am4|Mux0~4 (
// Equation(s):
// \inst|rf4|am4|Mux0~4_combout  = ( \inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux0~3_combout  ) ) ) # ( !\inst1|Selector1~0_combout  & ( \inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux0~2_combout  ) ) ) # ( 
// \inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux0~1_combout  ) ) ) # ( !\inst1|Selector1~0_combout  & ( !\inst1|Selector0~0_combout  & ( \inst|rf4|am4|Mux0~0_combout  ) ) )

	.dataa(!\inst|rf4|am4|Mux0~0_combout ),
	.datab(!\inst|rf4|am4|Mux0~1_combout ),
	.datac(!\inst|rf4|am4|Mux0~2_combout ),
	.datad(!\inst|rf4|am4|Mux0~3_combout ),
	.datae(!\inst1|Selector1~0_combout ),
	.dataf(!\inst1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|rf4|am4|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|rf4|am4|Mux0~4 .extended_lut = "off";
defparam \inst|rf4|am4|Mux0~4 .lut_mask = 64'h555533330F0F00FF;
defparam \inst|rf4|am4|Mux0~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] (
	.clk(\inst5|clk_inst|altera_pll_i|outclk_wire [1]),
	.d(\inst|rf4|am4|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0])))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & 
// ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout )) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & 
// ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ))))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout  & ( 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1] & ((!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & (\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0] & ((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ))))) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout ),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [1]),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [0]),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0 .lut_mask = 64'h10131C1F10131C1F;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1 (
// Equation(s):
// \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout  = ( \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & (((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout )) # 
// (\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout ))) # (\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & 
// (((\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout )))) ) ) # ( !\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout  & ( 
// (!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2] & \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout ) ) )

	.dataa(!\inst11|altsyncram_component|auto_generated|altsyncram1|address_reg_a [2]),
	.datab(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~0_combout ),
	.datac(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout ),
	.datad(!\inst11|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout ),
	.datae(!\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w0_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1 .lut_mask = 64'h222227AF222227AF;
defparam \inst11|altsyncram_component|auto_generated|altsyncram1|mux6|l3_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
