// Seed: 1097726686
module module_0;
  tri1 id_1;
  always @(negedge id_1) #1;
  module_2();
endmodule
module module_1;
  tri0 id_1;
  assign id_1 = (id_1) ? id_1 : id_1;
  module_0();
endmodule
module module_2;
  assign id_1 = 1'b0;
  module_3(
      id_1, id_1, id_1, id_1
  );
  wire id_2;
  wire id_3;
  tri0 id_4 = 1'b0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
