[View]
Entity=ehdri_tb_toplevel
Architecture=ehdri_tb_toplevel
TopLevelType=1
[file:.\..\..\..\hdl\ehdri_toplevel.bde]
Enabled=1
[file:.\..\..\..\..\..\..\fir-00251-common\vhdl\tel2000pkg.vhd]
Enabled=1
[file:.\..\..\..\hdl\ehdri_ctrl.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\fir-00251-common\vhdl\utilities\axil32_to_native.vhd]
Enabled=1
[file:.\..\..\..\hdl\ehdri_sm.vhd]
Enabled=1
[file:.\compile\ehdri_toplevel.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\..\..\..\IP\ehdri_index_mem\ehdri_index_mem_funcsim.vhdl]
Enabled=1
[file:.\src\ehdri_tb_toplevel.bde]
Enabled=1
[file:.\src\ublaze_sim.vhd]
Enabled=1
[file:.\compile\ehdri_tb_toplevel.vhd]
Generated=TRUE
Enabled=1
[file:.\src\runsim.do]
Enabled=1
[file:.\src\waveform.do]
Enabled=1
[file:.\..\..\..\..\Hder\HDL\hder_define.vhd]
Enabled=1
[file:.\..\..\..\..\Hder\HDL\hder_insert_sequencer.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Common\VHDL\img_header_define.vhd]
Enabled=1
[file:.\..\..\..\..\..\..\FIR-00251-Common\VHDL\Fifo\t_axi4_lite32_fifo.vhd]
Enabled=1
[file:.\..\..\..\..\..\IP\t_axi4_lite32_w_afifo_d16\t_axi4_lite32_w_afifo_d16_funcsim.vhdl]
Enabled=1
[file:.\..\..\..\..\..\IP\t_axi4_lite32_w_afifo_d64\t_axi4_lite32_w_afifo_d64_funcsim.vhdl]
Enabled=1
[file:.\..\..\..\..\..\..\Common_HDL\Utilities\sync_reset.vhd]
Enabled=1
