rd_("CaDigital temperature sensor Autonomous mode enableCjDigital temperature sensor block enable during CSleep Mode0C`Device IN endpoint transmit FIFO status registerAfEnergy above thresholdBbEnable Inner VLAN Tag in Rx StatusfEnableCgEnable CPU ITM and ETM functionality (default behavior)BfEnable CPU FPB unit (default behavior)BnEnable (use with rail-to-rail external source)ClEnable use of external source instead of Xtal (SRC needs \xe2\x80\xa6444AhPeripheral is powered onoEnable shortcut000000000000000000666666666gEnabled0000000kEnable UART221lEnable UARTE33299999999999jEnable SPIkEnable SPIM5A`Enable SPI slave6jEnable TWI77kEnable TWIM888888>>>>>>>kEnable TWIS9988??????999???????????????BaAuto collision resolution enabledlEnable SAADCfEnable000000000000000000000CmBurst mode is enabled. SAADC takes 2^OVERSAMPLE number of \xe2\x80\xa6========111111=<11=AeEnable RR[0] registerAeEnable RR[1] registerAeEnable RR[2] registerAeEnable RR[3] registerAeEnable RR[4] registerAeEnable RR[5] registerAeEnable RR[6] registerAeEnable RR[7] register9oEnable shortcut000000AnDebounce input filters enabled;11111;;;;;11111AmComparator hysteresis enabled<<<<<<<<<<<<<<<<222222222222<22222<<<<<<<<<<<lEnable cacheAfEnable cache profilingnEnable channel0000000000000000000000000000000?????????????????????????AbReception enabled.AeTransmission enabled.CjMaster clock generator running and MCK output on PSEL.MCK.fEnable00AiUSB peripheral is enabled:::::1111111111111111111111111AjPull-up is connected to D+kEnable QSPI3CnK_PRTL has been locked until next power-on reset (POR). If \xe2\x80\xa6AlCRYPTOCELL subsystem enabledCnBit 12 - Oscillator is enabled but not necessarily running \xe2\x80\xa6AfMaster mode is enabledAfMaster restart enabledBlslave issues STOP_DET intr only if addressedBkControlled generation of TX_EMPTY interruptAmHold bus when RX_FIFO is fullCeEnables programming of GENERAL_CALL or START_BYTE \xe2\x80\xa6AlRX_UNDER interrupt is maskedAkRX_OVER interrupt is maskedAkRX_FULL interrupt is maskedAkTX_OVER interrupt is maskedAlTX_EMPTY interrupt is maskedAjRD_REQ interrupt is maskedAlTX_ABORT interrupt is maskedAkRX_DONE interrupt is maskedAlACTIVITY interrupt is maskedAlSTOP_DET interrupt is maskedAmSTART_DET interrupt is maskedAlGEN_CALL interrupt is maskedAoRESTART_DET interrupt is maskednI2C is enabledAkABORT operation in progressCfSlave receiver generates NACK upon data reception onlyB`Receive FIFO DMA channel enabledBaTransmit FIFO DMA channel enabledAoGenerate ACK for a General CallCnBit 12 - Oscillator is enabled but not necessarily running \xe2\x80\xa6CbAdds an <code>item</code> to the end of the queue.0EhAdds an <code>item</code> to the end of the queue, returns back the <code>item</code>\xe2\x80\xa6A`Enumeration doneA`Enumerated speedBkEnd of regular conversion of the master ADCBjEnd of regular conversion of the slave ADCBnEnd of regular sequence flag of the master ADCBmEnd of regular sequence flag of the slave ADCBggroup regular end of sampling interrupteBit 10000000000fBit 2000000000fBit 2200000000fBit 2400000000fBit 2600000000fBit 2800000000fBit 3000000000eBit 300000000eBit 500000000eBit 700000000eBit 900000000fBit 1100000000fBit 1300000000fBit 1500000000fBit 1700000000fBit 1900000000AcEndpoint OUT enableAk0x514 - Endpoint OUT enableoSTALL endpointsAg0x518 - STALL endpointsBlSynchronization error interrupt status clearBmSynchronization error masked interrupt statusBjSynchronization error raw interrupt statusAnExpected SYNC interrupt enableCjEthernet MAC bus interface Clock Enable During CSleep Mode0AoEthernet Reception Clock Enable0BbEthernet Transmission Clock Enable0AkLENGTH does not contain CRCgExclude0000000000000000000000000000000CmExternal trigger edge event EXTTRIG is set by hardware to \xe2\x80\xa6CkClock sent to frequency counter, set to 0 when not requiredCm0x94 - Clock sent to frequency counter, set to 0 when not \xe2\x80\xa6hBits 0:70BjFlow Control Busy or Backpressure ActivateAnFDCAN Peripheral Clocks Enable0CiDMA2D foreground PFC (pixel format converter) control \xe2\x80\xa6BdRead access to this core\xe2\x80\x99s RX FIFOBk0x58 - Read access to this core\xe2\x80\x99s RX FIFOCnStatus register for inter-core FIFOs (mailboxes). There is \xe2\x80\xa6Cl0x50 - Status register for inter-core FIFOs (mailboxes). \xe2\x80\xa6BeWrite access to this core\xe2\x80\x99s TX FIFOBl0x54 - Write access to this core\xe2\x80\x99s TX FIFOCkFIFO reset, will flush any remaining data. This bit can \xe2\x80\xa6CkFlatten the execution of this future when the output of \xe2\x80\xa60CiFlattens a stream of streams into just one continuous \xe2\x80\xa60jFMAC resetBoFMC Peripheral Clocks Enable During CSleep Mode0AcData input register00AhFolded-instruction CountAnBit 2 - Framing error occurred000BkForce block out of reset (i.e. power it on)Cb0x00 - Force block out of reset (i.e. power it on)AfFS/LS PHY clock selectCnSingle-Ended DP indicator This bit gives the voltage level \xe2\x80\xa6AnWatermark for buffer full flagCoBits 0:4 - 0-31 -&gt; selects pin function according to the \xe2\x80\xa6000AjAHB configuration registerc1/2c1/3c1/4c1/5c1/6C`Common register and bit access and modify traits0ClGets a mutable reference to the contained value when the \xe2\x80\xa6CjAcquires a mutable reference to the underlying sink or \xe2\x80\xa60000CnAcquires a mutable reference to the underlying stream that \xe2\x80\xa61111111111CjAcquires a mutable reference to the underlying streams \xe2\x80\xa622222222222222CkAcquires a mutable reference to the underlying iterator \xe2\x80\xa611CmReturns a mutable reference to the value corresponding to \xe2\x80\xa6CcGets a mutable reference to the value in the entry.0CkReturns a mutable reference to the element at the given \xe2\x80\xa6CnGets a mutable reference to the value associated with this \xe2\x80\xa6330CkGets a mutable reference to the entry\xe2\x80\x99s value in the map.0DkReturn a mutable reference to the stored value for <code>key</code>, if \xe2\x80\xa61D`Returns a mutable reference to the underlying <code>bool</code>.CfReturns a mutable reference to the underlying pointer.CfReturns a mutable reference to the underlying integer.00000000000AgGet <code>*mut T</code>BoMutably borrows the element at the given index.CnAcquires a reference to the underlying sink or stream that \xe2\x80\xa60000CkAcquires a reference to the underlying stream that this \xe2\x80\xa61111111111ClAcquires a reference to the underlying streams that this \xe2\x80\xa622222222222222CmAcquires a reference to the underlying iterator that this \xe2\x80\xa611AgOTG I2C access registerAgInterrupt mask registerAgCore interrupt registerBcOTG core LPM configuration registerAkControl and status registerAbInterrupt registerAiInput value for GPIO pinsB`0x04 - Input value for GPIO pinsBfBits 0:29 - Input value for GPIO0\xe2\x80\xa629AbGPIO output enableAi0x20 - GPIO output enableCnBits 0:29 - Set output enable (1/0 -&gt; output/input) for \xe2\x80\xa60Am0GPIO peripheral clock enable000000000000000000000Cl1st half word (16-bit) used in channel 0..1; 2nd word in \xe2\x80\xa6nReset registerAjReceive FIFO size registerAlStatus read and pop registerBbReceive status debug read registerAjUSB configuration registerCeBit 8 - Last reset was from the power-on reset or \xe2\x80\xa6BhBit 16 - Last reset was from the RUN pinBeLower half for IN, upper half for OUTBkBit 6 - DMA handshaking signals are enabledA`Hash block resetAaBurst length/typeCn10-bit address header only read direction (master receiver \xe2\x80\xa6BfHost negotiation success status changeAgHorizontal offset countAcHost port interruptBlPeriodic transmit FIFO/queue status registerAmHRTIM peripheral clock enable0BiHSE clock security system Interrupt ClearBhHSE clock security system Interrupt FlagA`HSEM block resetAiHSE ready Interrupt ClearAhHSE ready Interrupt FlagAcHost set HNP enableAaRC48 clock enableAnRCC HSI configuration registerA`HSI divider flagAiHSI ready Interrupt ClearAhHSI ready Interrupt FlagAbHSI clock trimming0CmHardware flow control enable This bit can only be written \xe2\x80\xa6AoSelect I2C0\xe2\x80\x99s RX FIFO as TREQ000AoSelect I2C0\xe2\x80\x99s TX FIFO as TREQ000AoSelect I2C1\xe2\x80\x99s RX FIFO as TREQ000AoSelect I2C1\xe2\x80\x99s TX FIFO as TREQ000hI2C1 Fm+A`I2C1 block resethI2C2 Fm+A`I2C2 block resethI2C3 Fm+A`I2C3 block resethI2C4 Fm+A`I2C4 block resetBbI2C4 kernel clock source selectionA`I2C5 block resetAjI2S Configuration RegisterAmI-cache invalidate all to PoU000B`I-cache invalidate by MVA to PoU000ClIDMA buffer transfer complete. interrupt flag is cleared \xe2\x80\xa6CnIDMA transfer error clear bit Set by software to clear the \xe2\x80\xa6ClBits 0:7 - 8-bit low-power divisor value. These bits are \xe2\x80\xa60BoBits 15:19 - The pin which is mapped to the \xe2\x80\xa60CcAlways include S1 field in RAM independent of S1LENAcLENGTH includes CRCBfCRC calculation includes address fieldgInclude0000000000000000000000000000000AnIN endpoint NAK effective maskBgIN token received with EP mismatch maskCnDo something with the output of a future before passing it \xe2\x80\xa60CjDo something with each item of this stream, afterwards \xe2\x80\xa60BbBit 5 - COMBINED Interrupt outputsCdCreate an invalid, dummy  <code>RestoreState</code>.CnA valid LCS is not yet retained in the CRYPTOCELL AO power \xe2\x80\xa6BlI/O high-speed at low-voltage status bit \xe2\x80\xa6CaI/O high-speed at low-voltage (PRODUCT_BELOW_25V)AlI/O high speed / low voltagegIO_QSPIeBit 60000CmBits 16:23 - Instruction region. Reads as zero as ARMv6-M \xe2\x80\xa6jBits 28:29000o<code>11</code>CfChecks if the value of the field is <code>_10US</code>CfChecks if the value of the field is <code>_128X</code>CfChecks if the value of the field is <code>_15US</code>CfChecks if the value of the field is <code>_192X</code>CeCommand and address both in standard SPI frame formatCeCommand in standard SPI format, address in format \xe2\x80\xa6CfChecks if the value of the field is <code>_20US</code>CfChecks if the value of the field is <code>_256X</code>CmCommand and address both in format specified by FRF (e.g. \xe2\x80\xa6n<code>0</code>00000000CfChecks if the value of the field is <code>_32MS</code>CfChecks if the value of the field is <code>_384X</code>CfChecks if the value of the field is <code>_40US</code>n<code>1</code>00000000CfChecks if the value of the field is <code>_4MHZ</code>CfChecks if the value of the field is <code>_512X</code>CfChecks if the value of the field is <code>_64KB</code>CfChecks if the value of the field is <code>_65MS</code>CfChecks if the value of the field is <code>_8BIT</code>00o<code>10</code>00000000CfChecks if the value of the field is <code>_8MHZ</code>CeChecks if the value of the field is <code>AAAA</code>CeChecks if the value of the field is <code>AAAB</code>CeChecks if the value of the field is <code>AABA</code>CeChecks if the value of the field is <code>AABB</code>CeChecks if the value of the field is <code>AACA</code>CeChecks if the value of the field is <code>AREF</code>0CeChecks if the value of the field is <code>BAAA</code>88CeChecks if the value of the field is <code>BUSY</code>000CeChecks if the value of the field is <code>CAAA</code>CeChecks if the value of the field is <code>D0H1</code>CeChecks if the value of the field is <code>D0S1</code>CeChecks if the value of the field is <code>DIFF</code>0CjReturns whether the underlying stream has finished or not.CeChecks if the value of the field is <code>DONE</code>CeChecks if the value of the field is <code>DOWN</code>CdDual-SPI frame format; two bits per SCK, half-duplexCdXOR reduction over all data. == 1 if the total 1 \xe2\x80\xa6CeChecks if the value of the field is <code>EXIT</code>CiCounter advances with each falling edge of the PWM B pin.CeChecks if the value of the field is <code>FAST</code>BcFast or Fast Plus mode of operationCeChecks if the value of the field is <code>FREE</code>AoReturns true if the vec is fullBbChecks if the binary heap is full.BnReturns whether the deque is full (i.e. if \xe2\x80\xa6BbReturns whether the buffer is fullB`Returns true if the map is full.BmReturns <code>true</code> if the set is full.1BbChecks if the linked list is full.BbReturns whether the queue is full.oTx FIFO is fulloRx FIFO is fullAbIs the queue full.0CeChecks if the value of the field is <code>GPIO</code>CeChecks if the value of the field is <code>H0D1</code>CeChecks if the value of the field is <code>H0H1</code>CeChecks if the value of the field is <code>H0S1</code>AfIs the input pin high?CeChecks if the value of the field is <code>HIGH</code>000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000Aadrive output highAedrive peri input highAddrive interrupt high210AlHigh Speed mode of operationAi<code>111110100111</code>CeChecks if the value of the field is <code>IDLE</code>0nMaster is idlemSlave is idleAjConnect to JTAG peripheralCeChecks if the value of the field is <code>K100</code>0CeChecks if the value of the field is <code>K125</code>0CeChecks if the value of the field is <code>K128</code>0CeChecks if the value of the field is <code>K250</code>000CeChecks if the value of the field is <code>K256</code>0CeChecks if the value of the field is <code>K400</code>0CeChecks if the value of the field is <code>K500</code>0CeChecks if the value of the field is <code>K512</code>CeChecks if the value of the field is <code>K_DR</code>CeChecks if the value of the field is <code>LEFT</code>0CeChecks if the value of the field is <code>MONO</code>CeChecks if the value of the field is <code>NONE</code>nNo instructionn<code>0</code>AbConnect to nothingAb<code>11111</code>Ai<code>101010100000</code>Am<code>1001011010010110</code>0AjConnect to PIO0 peripheralAjConnect to PIO1 peripheralCeChecks if the value of the field is <code>PP2O</code>CeChecks if the value of the field is <code>PP4O</code>CeQuad-SPI frame format; four bits per SCK, half-duplexAcMaster Read CommandChCounter advances with each rising edge of the PWM B pin.CeChecks if the value of the field is <code>S0D1</code>CeChecks if the value of the field is <code>S0H1</code>CeChecks if the value of the field is <code>S0S1</code>CeChecks if the value of the field is <code>SKIP</code>CeChecks if the value of the field is <code>SO_F</code>0CeChecks if the value of the field is <code>SPIS</code>CeChecks if the value of the field is <code>STOP</code>CeChecks if the value of the field is <code>TASK</code>0BcConnect to matching UART peripheralCeChecks if the value of the field is <code>XTAL</code>000ChReturns true if this <code>Duration</code> spans no time0BhIsochronous OUT packet dropped interruptAdD1 ITCM block enableC`analog watchdog 1 enable on scope group injectedBkgroup injected sequencer discontinuous modeBfgroup injected external trigger sourceClBits 24:28 - The GPIO number to use as condition for JMP \xe2\x80\xa60C`group injected contexts queue overflow interruptCiGets a mutable reference to the entry\xe2\x80\x99s key, either \xe2\x80\xa6CiGets a mutable reference to the entry\xe2\x80\x99s key in the map.AeSleep State Resume OKBbLayer 3 IP DA Inverse Match Enable0AoLayer 3 IP DA Higher Bits Match0AoLayer 3 IP SA Higher Bits Match0BbLayer 3 IP SA Inverse Match Enable0BmLayer 4 Destination Port Inverse Match Enable0BhLayer 4 Source Port Inverse Match Enable0AeCriteria has been met0000000000000000000000000000000lRead latencyCkGenerate Error-Bit on Long Bit Period Error The LBPEGEN \xe2\x80\xa6BaUse the latched LDETECT behaviourCiSample on leading edge of clock, shift serial data on \xe2\x80\xa600AeLine interrupt enableDhIf the cursor is pointing at a <code>Literal</code>, return it along \xe2\x80\xa6AbLPM interrupt maskoLPM retry countBiLSE clock security system Interrupt ClearBkLSE clock security system failure detectionBhLSE clock security system Interrupt FlagAiLSE ready Interrupt ClearAhLSE ready Interrupt FlagAiLSI ready Interrupt ClearAhLSI ready Interrupt FlagA`LTDC block resetAgAddress 0 high registerAfAddress 0 low registerAmInner VLAN inclusion registerAkLPI control status registerAhLPI entry timer registerAmLog message interval registerAkLPI timers control registerAkPMT control status registerAlPTP Offload control registerAmSub-second increment registerB`System time nanoseconds registerAlSystem time seconds registerAiTimestamp addend registerAjTimestamp control RegisterAiTimestamp status registerAhVLAN Hash table registerCfMaps this future\xe2\x80\x99s error value to a different value.0CkWraps the current stream in a new stream which maps the \xe2\x80\xa60A`Maximum transferBaMaster clock generator frequency.Bh0x10 - Master clock generator frequency.BmBits 0:31 - Master clock generator frequency.0nMCO1 prescalerAoMicro-controller clock output 1nMCO2 prescalerAoMicro-controller clock output 2AmMDIOS peripheral clock enable0A`MDMA block resetAmMemory to memory mode enabledCmGet an iterator over the fields of a struct or variant as \xe2\x80\xa6AgCommon memory hold timeAgCommon memory wait timeBmMass Erase Protected Area Disabled for bank 1BmMass erase protected area disabled for bank 2BkMass erase secured area disabled for bank 1BkMass erase secured area disabled for bank 2CeThe message of main warning/error (no notes attached)AoBit 29 - Enable minute matching0CkShorthand for creating a duration which represents minutes.000000000AlMMC Receive Interrupt StatusAmMMC Transmit Interrupt StatusCkUse the MPU Region Number Register to select the region \xe2\x80\xa6Cm0xed98 - Use the MPU Region Number Register to select the \xe2\x80\xa6CmMute counter. These bits are set and cleared by software. \xe2\x80\xa6CnMute detection. This bit is read only. This flag is set if \xe2\x80\xa6CjMute value. This bit is set and cleared by software.It \xe2\x80\xa6AkBit 28 - Host: NAK received0CjSDMMC_CK dephasing selection bit for data and Command. \xe2\x80\xa6AoReturns an empty mutable slice.EfSame as <code>Ident::new</code>, but creates a raw identifier (<code>r#ident</code>\xe2\x80\xa60AiCreate a new linked list.0CkCreates a future which will consume and return the next \xe2\x80\xa6CgSetting of pins dedicated to NFC functionality: NFC \xe2\x80\xa6Ck0x20c - Setting of pins dedicated to NFC functionality: \xe2\x80\xa6CjEasyDMA registers have not been captured for this endpoint00000000000000000AnComparator hysteresis disabledBfEndpoint does not respond in that caseBgSoF symbol is not expected in RX framesAdSoF symbol not addedhNo stall0AnNon-periodic TxFIFO empty maskAiOwn Address 1 10-bit modeClBit 13 - output enable to pad after register override is \xe2\x80\xa60Aloffset number x offset levelEeMaps this future\xe2\x80\x99s <code>Ok</code> to a new type using the <code>Into</code> trait.0BmFull buffer dedicated to either iso IN or OUTfEnableAmOPAMP peripheral clock enable0BmBank 1 write/erase error interrupt enable bitAiFLASH option key registerBiFLASH_OPTCR lock option configuration bitCmExecutes another future if this one resolves to an error. \xe2\x80\xa60CmChain on a computation for when an error happens, passing \xe2\x80\xa60AoGPIO port output speed registerBePort x configuration bits (y = 0..15)gOTEPDISnOTFDEC1 enablenOTFDEC2 enableCiBit 11 - If set, the result appears inverted (bitwise \xe2\x80\xa60CiBit 10 - If set, the result appears bit-reversed when \xe2\x80\xa60CjOutput drive. This bit is set and cleared by software. \xe2\x80\xa6CkBit 20 - When in task mode: Initial value of the output \xe2\x80\xa60hBits 8:9000nOversample 16xnOversample 32xnOversample 64xAeBit 0 - Overrun error0000000AhBit 3 - Overrun detected0mOverrun errorB`Enable overflow error interruptsAnOverrun interrupt status clearCgData buffer overrun/underrun interrupt status clear \xe2\x80\xa6AoOverrun masked interrupt statusCmData buffer overrun/underrun masked interrupt status This \xe2\x80\xa6AnOverrun flag of the master ADCAlOverrun raw interrupt statusCnData buffer overrun/underrun raw interrupt status This bit \xe2\x80\xa6AmOverrun flag of the slave ADCnPackage optionAe0x08 - Package optionAjBits 0:31 - Package optionCkBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PAYLOAD event0CjBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PAYLOAD \xe2\x80\xa60BgPower and clock gating control registerAiPCM frame synchronizationCmD1 domain Power Down Deepsleep selection. This bit allows \xe2\x80\xa6CkD2 domain Power Down Deepsleep. This bit allows CPU1 to \xe2\x80\xa6CjSystem D3 domain Power Down Deepsleep. This bit allows \xe2\x80\xa6nPayload statusAf0x414 - Payload statusCaBit 0 - Status on payload length vs. PCNF1.MAXLENAjPacket error checking byteAjPort enable/disable changeCiCreates a future which never resolves, representing a \xe2\x80\xa6CbCreates a stream which never returns any elements.AoInternal high-speed PHY enable.AjPHY Low-power clock selectmPHY SuspendedCeDescription collection[n]: Configuration of GPIO pinsCn0x700..0x780 - Description collection[n]: Configuration of \xe2\x80\xa6AjPins a value on the stack.AePin reset flag (NRST)0AkPacket status (device mode)AiPacket status (host mode)gPLL_SYSfBit 120000gPLL_USBfBit 130000AoRCC PLLs Configuration RegisterBhRCC PLL1 Dividers Configuration RegisterAjPLL1 ready Interrupt ClearAiPLL1 ready Interrupt FlagAgPort overcurrent changeCkBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for POFWARN event0CjBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for POFWARN \xe2\x80\xa60CmCreates a new future wrapping around a function returning \xe2\x80\xa6CfCreates a new stream wrapping a function returning \xe2\x80\xa6AbPOR/PDR reset flag0CmFlexible PPS Output (ptp_pps_o[0]) Control or PPSCTRL PPS \xe2\x80\xa6AjPPS Output Signal IntervalAgProbe Period (TADP_PRD)BhPrefixes bytes for logical addresses 0-3C`0x524 - Prefixes bytes for logical addresses 0-3BhPrefixes bytes for logical addresses 4-7C`0x528 - Prefixes bytes for logical addresses 4-7AcCluster UnspecifiedCfRegisters update mode The PRELOAD bit controls the \xe2\x80\xa6gPreludeChMakes locks work on N-tuples, locks the mutexes from \xe2\x80\xa60CgCommon definitions and traits for using the i.MX RT \xe2\x80\xa6CeCommon definitions and traits for using the STM32 \xe2\x80\xa6CgCommon definitions and traits for using the systick \xe2\x80\xa6CgCommon definitions and traits for using the nRF RTC \xe2\x80\xa6CiCommon definitions and traits for using the nRF Timer \xe2\x80\xa6ClCommon definitions and traits for using the RP2040 timer \xe2\x80\xa6AcRead: error present0000000AeRead: overrun occured11CgBit 25 - Enable/disable read access watch in PREGION[0]0BoBit 25 - Enable read access watch in PREGION[0]0C`Bit 25 - Disable read access watch in PREGION[0]0ChBit 24 - Enable/disable write access watch in PREGION[0]0C`Bit 24 - Enable write access watch in PREGION[0]0CaBit 24 - Disable write access watch in PREGION[0]0CgBit 27 - Enable/disable read access watch in PREGION[1]0BoBit 27 - Enable read access watch in PREGION[1]0C`Bit 27 - Disable read access watch in PREGION[1]0ChBit 26 - Enable/disable write access watch in PREGION[1]0C`Bit 26 - Enable write access watch in PREGION[1]0CaBit 26 - Disable write access watch in PREGION[1]0AfPriority mask registerCfBit 0 - Setting of pins dedicated to NFC functionality0AiPin select for DCX signalBa0x56c - Pin select for DCX signalBoPeriodic transmit request queue space availableBjTop of the periodic transmit request queueAgWait feature enable bitClSDMMC state control bits. These bits can only be written \xe2\x80\xa6BaPower Mode of the COMP channel 1.0AeQTD list base addressCaBits 16:23 - Current Read-Address-FIFO fill leveloAlias 1 of RASRoAlias 2 of RASRoAlias 3 of RASRkRatio of 64kRatio of 80oAlias 1 of RBARoAlias 2 of RBARoAlias 3 of RBARCkCRC calculation initialization pattern control for receiverBjDual data line SPI. READ2IO (opcode 0xBB).BjQuad data line SPI. READ4IO (opcode 0xEB).AjRecalibration pending flagBnReference clock detection enable (50 or 60 Hz)ClDescription cluster[n]: Number of additional PWM periods \xe2\x80\xa6Ck0x08 - Description cluster[n]: Number of additional PWM \xe2\x80\xa6CnRefresh rate. This field enables the refresh rate feature. \xe2\x80\xa6AdI2C Register AddressAj0x600..0x608 - UnspecifiedAj0x610..0x618 - UnspecifiedAj0x620..0x628 - UnspecifiedAj0x630..0x638 - UnspecifiedCnGPIO reference voltage / external output supply voltage in \xe2\x80\xa6Ck0x304 - GPIO reference voltage / external output supply \xe2\x80\xa6AmRelease the critical section.0AabRemoteWake valueCfBorrow the data and call <code>RefCell::replace</code>CmAdds a value to the set, replacing the existing value, if \xe2\x80\xa60AjRequest an IRQ in software00DkReserves capacity for at least <code>additional</code> more elements to \xe2\x80\xa600DbReserve capacity for <code>additional</code> more key-value pairs.CiReserve capacity for <code>additional</code> more values.AfResponse command indexAeWidth of output data.CjBit 10 - This bit controls whether a RESTART is issued \xe2\x80\xa60CnScan through each key-value pair in the map and keep those \xe2\x80\xa6CkScan through each value in the set and keep those where theAcReverse output dataCkReverses the order of the map\xe2\x80\x99s key-value pairs in place.CbReverses the order of the set\xe2\x80\x99s values in place.AgDynamic Loading ControlBnRNG peripheral clock enable during CSleep mode0C`Bit 17 - Device: Pull-up strength (0=1K2, 1=2k3)0BjRight-shift data after Offset 1 correctionBjRight-shift data after Offset 2 correctionBjRight-shift data after Offset 3 correctionBjRight-shift data after Offset 4 correctionCkBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RSSIEND event0CjBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RSSIEND \xe2\x80\xa60mReset on ReadAjRTC Autonomous mode enableAdBit 8 - Test runningBgBit 10 - Is the tick generator running?ClRead wait start. If this bit is set, read wait operation \xe2\x80\xa6BnBit 7 - When the DW_apb_i2c is acting as a \xe2\x80\xa6CmBit 2 - Set when the receive buffer reaches or goes above \xe2\x80\xa6CbReceive only (not for FRF == 0, standard SPI mode)CmBit 1 - Set if the receive buffer is completely filled to \xe2\x80\xa6CmRx-Missing Acknowledge Error Interrupt Enable The RXACKIE \xe2\x80\xa6AnNumber of DMA Receive ChannelsBjSample delay for input serial data on MISOCa0x00 - Sample delay for input serial data on MISOCnBits 0:2 - Sample delay for input serial data on MISO. The \xe2\x80\xa60CnBits 8:10 - Timing related to sampling of the input serial \xe2\x80\xa60AdRx DMA stream enableBaReceiver DMA ENable for data flowAmDMA reception requests enableBjBits 8:11 - State machine RX FIFO is emptyClEnd Of Reception Interrupt Enable The RXENDIE bit is set \xe2\x80\xa6CjBit 10 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXERROR \xe2\x80\xa60CkBit 10 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXERROR \xe2\x80\xa60CfBit 10 - Enable or disable interrupt for RXERROR event0lRxFIFO flushCkReceive FIFO empty This is a hardware status flag only, \xe2\x80\xa6CgReceive FIFO full This bit is cleared when one FIFO \xe2\x80\xa6AkReceive FIFO non-empty maskBdReceive FIFO threshold configurationCfAll-ones if RX FIFO level &lt; N, otherwise all-zeroesA`Received addressAh0x408 - Received addressAkBits 0:2 - Received addressCmReceived FIFO overrun error or IDMA write transfer error. \xe2\x80\xa6BgReceive Queue Overflow Interrupt StatusCmRx-Buffer Overrun Interrupt Enable The RXOVRIE bit is set \xe2\x80\xa6CjBit 22 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXREADY \xe2\x80\xa60CkBit 22 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXREADY \xe2\x80\xa60ChBits 0:3 - State machine has stalled on full RX FIFO \xe2\x80\xa60AoReceive Status Interrupt EnableAhReceive Status InterruptClBits 8:11 - RX FIFO underflow (i.e. read-on-empty by the \xe2\x80\xa60ChBit 0 - Keep RAM section S0 on or off in System ON mode.0CnBit 0 - Keep RAM section S0 of RAMn on or off in System ON \xe2\x80\xa60ChBit 1 - Keep RAM section S1 on or off in System ON mode.0CnBit 1 - Keep RAM section S1 of RAMn on or off in System ON \xe2\x80\xa60ChBit 2 - Keep RAM section S2 on or off in System ON mode.0CnBit 2 - Keep RAM section S2 of RAMn on or off in System ON \xe2\x80\xa60ChBit 3 - Keep RAM section S3 on or off in System ON mode.0CnBit 3 - Keep RAM section S3 of RAMn on or off in System ON \xe2\x80\xa60ChBit 4 - Keep RAM section S4 on or off in System ON mode.0CnBit 4 - Keep RAM section S4 of RAMn on or off in System ON \xe2\x80\xa60ChBit 5 - Keep RAM section S5 on or off in System ON mode.0CnBit 5 - Keep RAM section S5 of RAMn on or off in System ON \xe2\x80\xa60ChBit 6 - Keep RAM section S6 on or off in System ON mode.0CnBit 6 - Keep RAM section S6 of RAMn on or off in System ON \xe2\x80\xa60ChBit 7 - Keep RAM section S7 on or off in System ON mode.0CnBit 7 - Keep RAM section S7 of RAMn on or off in System ON \xe2\x80\xa60ChBit 8 - Keep RAM section S8 on or off in System ON mode.0CnBit 8 - Keep RAM section S8 of RAMn on or off in System ON \xe2\x80\xa60ChBit 9 - Keep RAM section S9 on or off in System ON mode.0CnBit 9 - Keep RAM section S9 of RAMn on or off in System ON \xe2\x80\xa60A`SAI1 block resetCbSAI1 and DFSDM1 kernel Aclk clock source selectionA`SAI2 block resetA`SAI3 block resetA`SAI4 block resetAjSmartcard auto-retry countAnBit 1 - Enable schmitt trigger00000000000000000CnBits 28:31 - SCK frequency is given as 32 MHz / (SCKFREQ + \xe2\x80\xa60CgStep-down converter forced ON and in High Power MR modeCmSDIOIT flag clear bit Set by software to clear the SDIOIT \xe2\x80\xa6CbStep-down converter voltage output level selectionAoBit 28 - Enable second matching0AjThe Self type of the impl.AiSemaphore status registerBa0x400 - Semaphore status registerAkBits 0:1 - Semaphore statusBeNFC-A SENS_RES auto-response settingsBm0x5a0 - NFC-A SENS_RES auto-response settingsCkBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SEQEND[0] \xe2\x80\xa60ClBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SEQEND[0] \xe2\x80\xa60CgBit 4 - Enable or disable interrupt for SEQEND[0] event0CkBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SEQEND[1] \xe2\x80\xa60ClBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SEQEND[1] \xe2\x80\xa60CgBit 5 - Enable or disable interrupt for SEQEND[1] event0AhUse provided session keyCjVBUS session indicator Indicates if VBUS is above VBUS \xe2\x80\xa6CjAccumulated Active Height (in units of horizontal scan \xe2\x80\xa6AeAddress-Aligned BeatsCiAccumulated Active Width (in units of pixel clock period)gI2C ACKBkACK response received/transmitted interruptAnAutomatic Pad or CRC StrippinghActivityAiAddress of the USART nodeCdAlternate function selection for one of the pins \xe2\x80\xa6BaAbnormal Interrupt Summary EnableAjAbnormal Interrupt SummaryCmAnalog voltage detector level selection These bits select \xe2\x80\xa6AgAutomatic output enable0AjAccess to Reserved AddressAaAuto-reload valueCiAuto reload value ARR is the autoreload value for the \xe2\x80\xa6AmASM Restricted Operation ModeBeApplication Watchdog Interrupt EnableAjApplication Watchdog EventBcApplication Watchdog Interrupt LineAjApplication Watchdog LimitAdBank 1 erase requestAaBlending Factor 1AaBlending Factor 2AfBreak interrupt enable00AlBreak x (x=1) interrupt flag0AnBreak x (x=1,2) interrupt flagAaSet a single bit.AbSets the field bit000AdBreak x (x=1) enableAfBreak x (x=1,2) enableAdBreak x (x=1) filterAfBreak x (x=1,2) filterAfBreak x (x=1) polarityAhBreak x (x=1,2) polaritycBKPfBackupiBank SwapAeBus_Off Status EnablenBus_Off StatusChRx-Bit Rising Error BRE is set by hardware in case a \xe2\x80\xa6hUSARTDIVAhFDCAN Bit Rate SwitchingAkBank 1 ongoing program flagAiBack to Back transactionskCAS latencyBeCapture/Compare x (x=1) output enable0BgCapture/Compare x (x=1-2) output enable0BgCapture/Compare x (x=1-6) output enableBgCapture/Compare x (x=1-4) output enableAkConfiguration Change EnableBbCapture/compare x (x=1) generation0BdCapture/compare x (x=1-2) generationBdCapture/compare x (x=1,2) generationBdCapture/compare x (x=1-4) generation0oCycle Count MaxCkCLUT (color lookup table) color mode. These bits define \xe2\x80\xa6CmCLUT color mode. This bit defines the color format of the \xe2\x80\xa6BgCapture/Compare x (x=1) output Polarity0BiCapture/Compare x (x=1-2) output Polarity0BiCapture/Compare x (x=1-6) output PolarityBiCapture/Compare x (x=1-4) output PolarityBacapture/compare x (x=1-4,6) value0AkCapture/Compare y selection0000AaCycle Count ValueAhContext Descriptor ErrorAeClock error detectionA`AN Error LoggingnCounter enable00AnDAC channel calibration enableAnFrequency error counter enableAcConfiguration ErrornChannel haltedAnCOMP channel 1 Interrupt Flag.nClock division0AjCharacter match clear flagAdcharacter match flagCkCapture/compare 1 value If channel CC1 is configured as \xe2\x80\xa6AmCenter-aligned mode selectionmcounter valueCcCounter value When the LPTIM is running with an \xe2\x80\xa6AiCalibration output enableClComplement bit. This bit is set and cleared by software. \xe2\x80\xa6AhClear Refresh error flagAfClock Stop AcknowledgeCfEnable checksum correction during OST for PTP over \xe2\x80\xa6oCycle Sync MarkAnChange of Synchronization ModeAbClock Stop RequestAkCycle Start SynchronizationCeChroma Sub-Sampling. These bits define the chroma \xe2\x80\xa6AnCRC stripping for Type packetsAgCycle Time Target PhasenCTS clear flaghCTS flagnDevice address0B`Disable Automatic RetransmissionmTimestamp DayA`DMA base addressAiDisable Broadcast PacketsA`DMA burst lengthAjDouble buffer mode enabledCnDisable backup domain write protection In reset state, the \xe2\x80\xa6AaDither Blue WidthCnData rate signaling selection This bit can only be written \xe2\x80\xa6AbDriver enable modemDither EnableB`Driver enable polarity selectionAbDither Green WidthB`channel 12-bit left-aligned data0Bachannel 12-bit right-aligned data0B`channel 8-bit right-aligned data0ChInput data received from MDIO Master during write framesiDirectionB`Transfer direction (master mode)AoTransfer direction (Slave mode)AgData transfer direction0CeDual-memory configuration. This bit activates the \xe2\x80\xa6AdDigital noise filterAcDisable Receive OwnAcchannel data outputAfDisable Preamble CheckA`Dither Red WidthBeMessage stored to Dedicated Rx BufferAfDescriptor Skip LengthAiDead-time generator setup0mDuplex PacketAhEnable Clock CalibrationAlECC computation result valueAlExternal clock mode 2 enableAnExternal Clock SynchronizationAbExtended data modeAcExtended data mode.oEvent FIFO FulloEvent FIFO SizeAoEvent generation enable/disableAfError interrupt enable0AcError Level ChangedAfError Logging OverflowAaEnable Local TimeCmEncoder mode enable The ENC bit controls the Encoder mode \xe2\x80\xa6Blgroup regular end of unitary conversion flagAjBank 1 end-of-program flagBngroup regular end of sequence conversions flagoEnd Of TransferAdError Passive EnableAlError Passive Interrupt LineAoEmbedded synchronization selectAgExternal trigger filterAiExternal trigger polarityAdEndiannes Test ValueBaEnable 12-Bit VLAN Tag ComparisonAeWarning Status EnableAfEarly wakeup interruptAmWarning Status Interrupt LineAkRx FIFO X Acknowledge IndexoFatal Bus ErrorAiRx FIFO X Data Field SizeAhFrame end delimiter codeAeForward Error PacketsiMAC SpeedAjFrame end delimiter unmaskAdRx FIFO X Fill LevelAcRx FIFO X Get IndexjFinish GapkHour formatnFIFO not emptyAeFIFO X operation modeAcRx FIFO X Put IndexCmFrame length. These bits are set and cleared by software. \xe2\x80\xa6AgRx FIFO X Start AddressAjFrame start delimiter codeAlFrame start delimiter unmaskCnFIFO threshold flag In Indirect mode, this bit is set when \xe2\x80\xa6ChFIFO threshold. This bit is set and cleared by software.AhFIFO threshold selectionAdFlush Transmit QueueAoForward Undersized Good PacketsA`FIFO X WatermarkAbGap Control SelectAfGap Finished IndicatorAoChannel 1 Global interrupt flagAeMII Operation CommandAeGap Started IndicatorAiGlobal Time DiscontinuityAaGlobal Time ErrorA`Global Time WrapCnHigh impedance mode This bit controls the analog switch to \xe2\x80\xa6nHash MulticastAfHash or Perfect FilterAeHigh Priority MessageCmHorizontal Synchronization Width (in units of pixel clock \xe2\x80\xa6lHash UnicastAfInput capture y filter0AkPort input data (y = 0..15)AaEnable interrupt.AmInterrupt falling edge statusAkInterrupt high-level statusA`Immediate ReloadA`Checksum OffloadA`Inter-Packet GapAlInterrupt rising edge statusBbgroup injected contexts queue modeBagroup injected sequencer rank 1-4AdWrite protection keyBbKey value (write only, read 0000h)AnLIN break detection clear flagAhLIN break detection flagAiPort configuration lockedoLast Error CodeAgLine end delimiter codeChForces the length of the vector to <code>new_len</code>.lLayer EnableAiLine end delimiter unmaskAeLine Interrupt EnableAcLine Interrupt flagCmLine offset mode. This bit configures how the line offset \xe2\x80\xa6AbDrives the pin lowAcDrives the pin low.AiLine start delimiter codeAbList Size ExtendedAaLog Sync IntervalAbList Size StandardlLPI LS TimerAkLine start delimiter unmaskAaMask Byte ControlA`Master baud rateAkFlash mass erase enable bitAgDropped Packet CountersA`Mute mode enableAeMaster mode selection0000AiMinute tens in BCD format00AjMinute units in BCD format00AbMain output enable0AcBus Monitoring ModeoTimestamp MonthAhMode Register definitionAiMessage Storage IndicatorAaMaster/Slave mode0AdMaximum Segment SizeAoNAK response received interruptAfNumerator Actual ValueAfNMOS compensation codekTime PresetAkNumerator Configuration LowAgNMOS compensation valueB`Number of data items to transferAjNumber of data to transferAoNormal Interrupt Summary EnablekNext is GapAhNormal Interrupt SummaryAiNumber of Training ClocksAaInterface address0CgOwn addresses configuration The OAR bits are set by \xe2\x80\xa6AmOutput compare x (x=5,6) modeAeOutput compare y mode00AlOdd factor for the prescalerAlPort output data (y = 0..15)BiInterrupt enable at trigger event overrunAiOutput Idle state x (x=1)AkOutput Idle state x (x=1,2)AkOutput Idle state x (x=1-6)AfOne-pulse mode enbaled00AhOverrun error clear flagmOverrun errorAhOperate on Second PacketBcOversampling ratio for master clockgOverrun3AmOverrun/Underrun (slave mode)Ajgroup regular overrun flagAfPMOS compensation codeAeParity control enableAdPass Control PacketsAgPMOS compensation valueClProtocol Error in Arbitration Phase (Nominal Bit Time is \xe2\x80\xa6AnPacket error checking registerCdProtocol Error in Data Phase (Data Bit Time is used)gPackageAfPrivate key programmedoPHY Link StatusClProgrammable voltage detector level selection These bits \xe2\x80\xa6AcPause Low ThresholdClPolling match mode. This bit indicates which method must \xe2\x80\xa6oOutput polarityoPrescaler valueAkPreamble Suppression EnableAoWatchdog prescaler value updateAlProgrammable Watchdog EnableAhProtocol Exception EventAfQuality of Clock SpeedCiRed blue swap. This bit allows to swap the R and B to \xe2\x80\xa600AjReceive Buffer UnavailableAgRegister/Device AddressBeRead flags for MDIO registers 0 to 31BkReadout protection level option status byteCbReadout protection level option configuration byteAbReadout protectionAoReceive Descriptor Tail PointerAlCompensation cell ready flagCmTemperature sensor 1 ready flag This bit is set and reset \xe2\x80\xa6AaRx DMA Error BitsAeReceive Error CounteriRed valueClRed value. These bits define the red value for the A4 or \xe2\x80\xa6ClRed Value. These bits define the red value for the A4 or \xe2\x80\xa6lCore releaseAhRepetition counter value0odata resolutionCmRead data (contents of the Y output buffer at the address \xe2\x80\xa6CmThreshold for Activating Flow Control (in half-duplex and \xe2\x80\xa6CkThreshold for Deactivating Flow Control (in half-duplex \xe2\x80\xa6AkReceive Flow Control EnablenRx FIFO X FullAfRx FIFO X Message Lost0AeRx FIFO X New MessageAkRx FIFO X Watermark ReachedAdReference IdentifierAhReceive Interrupt EnableAkDMA Rx Channel Packet FlushAgReceive Process StoppedAbReceive Queue SizeAfReceive Stopped EnableAoReceive Queue Store and ForwardAnRegisters synchronization flagAoReceive Queue Threshold ControlAfRTC stop in debug modeAfReceiver timeout valueAhReference Trigger OffsetBdWatchdog counter reload value updateBfReceive Interrupt Watchdog Timer CountAhReceive Watchdog Timeout0AnReceiver wakeup from Mute modeClRx Data register. RXD is read-only and contains the last \xe2\x80\xa6AcRx-Packet availableAlSource Address Filter EnableAeSaturation error flagAbSlave byte controlAdStart of Basic CycleAnSynchronization Block DetectedCgSystem Standby flag This bit is set by hardware and \xe2\x80\xa6AbScheduling Error 1AbScheduling Error 2AkBank 1 sector erase requestCiSignal Free Time SFT bits are set by software. In the \xe2\x80\xa6oSet Global timeAeStart of Matrix CycleCcStatus match flag. This bit is set in Automatic \xe2\x80\xa6B`channel n * 10 + x sampling timeAdSlave mode selection0BdBank 1 sector erase selection numbernStart Of BlockBbSynchronization overrun event flagnStart of framelStart of GapAhSerial Peripheral EnableAcSchedule Phase LockoSession requestAnInternal SS signal input levelBfSoftware management of SS signal inputA`Stop Watch EventAcStop Watch PolaritynSoftware ResetAaStop Watch SourceAjSystem clock switch statusA`Stop Watch ValueAeSynchronization StateoALE to RE delayAkTransmit Buffer UnavailableAmTransmission Completed EnableBbTransmission Cancellation FinishedClTransfer complete flag. This bit is set in Indirect mode \xe2\x80\xa6BeTransmission Completed Interrupt LineAkTimestamp Counter PrescalerAhTransfer Complete ReloadAnTransceiver Delay CompensationAjTrigger DMA request enable00B`Transmit Descriptor Tail PointerAaTx DMA Error BitsAfTransmit Error CountermTx FIFO EmptyCnTransfer error flag. This bit is set in Indirect mode when \xe2\x80\xa6Afchannel trigger enableAlTransmit Flow Control EnablenThreshold HIGHAhTrigger interrupt enable000AmTransmission Interrupt EnableAiTransmit Interrupt EnableAfTrigger interrupt flag000AgTransmit Jabber TimeoutmThreshold LOWAjRegister Time Mark CompareAgTrigger Memory ElementsmTime Mark GapAdTime Master PriorityoTimeout CountercTOCClTimeout flag. This bit is set when timeout occurs. It is \xe2\x80\xa6CbTimeout condition mask (Non-isochronous endpoints)A`Timeout OccurrednTimeout PeriodnTimeout SelectAhTransmit Process StoppedAcTransmit Queue SizeoRow cycle delayAlTransmission Request PendingAcRow precharge delayAaTimestamp CounterAhTCP Segmentation EnabledA`Timestamp enableAjTransmit Store and ForwardnTimestamp flagA`Timestamp SelectA`Timestamp SecondAaTimestamp SecondsAdTimestamp WraparoundAjTransmit Threshold ControlnRecovery delaylLPI TW TimerAlTxFIFO transmission completeCmTx Data register. TXD is a write-only register containing \xe2\x80\xa6AlTransmit data register emptyBkTransmit data register empty (transmitters)AaTx Count OverflowAiTx-Packet space availablecTXPAbTx Count UnderflowAiUpdate DMA request enable0000BcUnderrun at slave transmission modeAgUpdate interrupt enable0000000AeUpdate interrupt flag000000AeUpdate request source00BcUnicast Slow Protocol Packet DetectAeUser data informationAdVBAT charging enableAhVertical Blanking ReloadBdVLAN Tag Control in Transmit Packets0AeVLAN Priority Control0AmVLAN Tag for Transmit Packets0ClVoltage scaling selection according to performance These \xe2\x80\xa6AoVoltage reference buffer ready.CgVoltage reference scale These bits select the value \xe2\x80\xa6CkVertical Synchronization Height (in units of horizontal \xe2\x80\xa6AiVertical start line countAfWatchdog configurationAbWatchdog InterruptnWeek day units0nWatchdog valueAaWait For ActivitynWait for EventAmWatchdog counter window valueBfWrite flags for MDIO registers 0 to 31AnWatch Trigger Interrupt EnableAlWatch Trigger Interrupt LineA`Watchdog TimeoutB`Wakeup from Stop mode clear flagAjWakeup from Stop mode flagBnWakeup from Stop mode interrupt flag selectionAmWakeup auto-reload value bitsBdWatchdog counter window value updateCnWrite zero latency. This bit enables zero latency on write \xe2\x80\xa6AcExtended IdentifierCiBits 0:31 - Interrupt set-pending bits. Write: 0 = No \xe2\x80\xa60AdRTC setup register 0Ak0x04 - RTC setup register 0AdRTC setup register 1Ak0x08 - RTC setup register 1B`System reset from CPU reset flag0ClBit 30 - If 1, the MSB of the Delay/Side-set instruction \xe2\x80\xa60BnCurrent instruction address of state machine 0Ce0x0c - Current instruction address of state machine 0CfIterator for array of: 0xc8..0x128 - Cluster SM%s, \xe2\x80\xa6CnLPTIM start in Single mode This bit is set by software and \xe2\x80\xa6jIP versiongSODDFRMeBit 30CgSort the map\xe2\x80\x99s key-value pairs in place using the \xe2\x80\xa6CiSort the set\xe2\x80\x99s values in place using the comparison \xe2\x80\xa6CfReturns the spacing of this punctuation character, \xe2\x80\xa6DdCreate a new diagnostic message that points to the <code>span</code>DkA trait that can provide the <code>Span</code> of the complete contents \xe2\x80\xa6AgPeripheral Block EnableCkBit 11 - This bit indicates whether software performs a \xe2\x80\xa60AoSelect SPI0\xe2\x80\x99s RX FIFO as TREQ000AoSelect SPI0\xe2\x80\x99s TX FIFO as TREQ000AoSelect SPI1\xe2\x80\x99s RX FIFO as TREQ000AoSelect SPI1\xe2\x80\x99s TX FIFO as TREQ000A`SPI1 block resetA`SPI2 block resetA`SPI3 block resetA`SPI4 block resetA`SPI5 block resetA`SPI6 block resetBbSPI6 kernel clock source selectionAmBits 21:22 - SPI frame format0AiBit 25 - Select SPI mode.0AbSRAM1 block enable0AbSRAM2 block enable0AbSRAM3 block enable0BeSession request success status changeBlClock prescale register, SSPCPSR on page 3-8Cc0x10 - Clock prescale register, SSPCPSR on page 3-8CiInterrupt mask set or clear register, SSPIMSC on page 3-9Ck0x14 - Interrupt mask set or clear register, SSPIMSC on \xe2\x80\xa6CjBit 19 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for STARTED \xe2\x80\xa60CkBit 19 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for STARTED \xe2\x80\xa60CjBit 20 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for STARTED \xe2\x80\xa60CkBit 20 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for STARTED \xe2\x80\xa60CfBit 20 - Enable or disable interrupt for STARTED event0CkBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for STARTED event0CjBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for STARTED \xe2\x80\xa60CeBit 0 - Enable or disable interrupt for STARTED event0221100CkBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for STARTED event0CjBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for STARTED \xe2\x80\xa60CeBit 1 - Enable or disable interrupt for STARTED event0ChAcknowledged data transfer on this endpoint has occurred000000BeAmount of bytes for the startup testsBl0x0c - Amount of bytes for the startup testsCaBits 0:31 - Amount of bytes for the startup testsAjControls the startup delayBa0x0c - Controls the startup delayBlBits 8:15 - Static length in number of bytes0CkBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for STOPPED event0CjBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for STOPPED \xe2\x80\xa6011001100CeBit 1 - Enable or disable interrupt for STOPPED event0221100CkBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for STOPPED event0CjBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for STOPPED \xe2\x80\xa60CeBit 5 - Enable or disable interrupt for STOPPED event0CkBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for STOPPED event0CjBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for STOPPED \xe2\x80\xa60776655776655CkBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for STOPPED event0CjBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for STOPPED \xe2\x80\xa60CeBit 2 - Enable or disable interrupt for STOPPED event0Df<code>Storage</code> trait defining how data is stored in a container.nStop PHY clockAhBank 1 strobe error flagCaNumber of Status Words in Tx Status FIFO of QueueEgReturns a <code>Span</code> that is a subset of <code>self.span()</code> containing \xe2\x80\xa6AhSub-step of Core releaseCmBit 8 - Signals that USB lines have been idle long enough \xe2\x80\xa60nSuspend statusAnSWPMI Peripheral Clocks Enable0Aisoftware trigger registerAnSynchronization input selectedBdClears the Synchronization Done flagAdSynchronization DonelSYNC dividerjSYNC errorAhSYNC event OK clear flagAbSYNC event OK flagCmSynchronization outputs These bits are set and cleared by \xe2\x80\xa6AgSYNC polarity selectionAlSYNC signal source selectiongSYSINFOfBit 190000Ca<code>Monotonic</code> based on Cortex-M SysTick.BgTemperature sensor T0 value register 1.AcTamper filter countAgActive level for tamperAgTamper interrupt enableA`Tamper mask flagCfCRC calculation initialization pattern control for \xe2\x80\xa6C`Bits 0:7 - Current Transfer-Data-FIFO fill levelCiBits 29:30 - Length of TERM field in Long Range operation0CkBit 1 - Enables SysTick exception request: 0 = Counting \xe2\x80\xa60AfTIFRE interrupt enableAkTIM peripheral clock enable00000AmTIM15 peripheral clock enable0AmTIM16 peripheral clock enable0AmTIM17 peripheral clock enable0A`TIM1 block resetAbTIM23 block enableAbTIM24 block enableoTIM block reset00000A`TIM8 block resetCkBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TIMEOUT event0CjBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TIMEOUT \xe2\x80\xa60CnBits 0:7 - This is expressed as a number of clk_ref cycles \xe2\x80\xa60AoTimeout or t_low detection flagCm15: 0]: Timeout period After each access in Memory-mapped \xe2\x80\xa6oTiming registerCeConvert the Duration to an integer number of seconds.0Ai<code>111110100110</code>BaBit 31 - Trigger a watchdog reset0ChTrigger selector The TRIGSEL bits select the trigger \xe2\x80\xa6AnTrimming overflow or underflowBo0xc00..0xc20 - NIST800-90B RNG calibration dataBhCluster NIST800-90B RNG calibration dataCnAttempt to execute a predicate over an asynchronous stream \xe2\x80\xa6000CcReturns the latest value, or None if uninitialized.Acchannel sample timeB`Enable Timestamp for All PacketsCiAdditional number of transactions reload interrupt enableBnEnable Processing of PTP over Ethernet PacketsCgBit 6 - This bit indicates if DW_apb_i2c, as an I2C \xe2\x80\xa6CcTransmit only (not for FRF == 0, standard SPI mode)CiBit 3 - Set during transmit if the transmit buffer is \xe2\x80\xa6CnTx-Missing Acknowledge Error Interrupt Enable The TXACKEIE \xe2\x80\xa6AoNumber of DMA Transmit ChannelsAdTx DMA stream enableB`DMA transmission requests enableCkBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXDSENT event0CjBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXDSENT \xe2\x80\xa60BkBits 24:27 - State machine TX FIFO is emptyCmTx-End Of Message Interrupt Enable The TXENDIE bit is set \xe2\x80\xa6ChTx-Error Interrupt Enable The TXERRIE bit is set and \xe2\x80\xa6AbTxFIFO empty levellTxFIFO flushCiTransmit FIFO empty This bit is cleared when one FIFO \xe2\x80\xa6CkTransmit FIFO full This is a hardware status flag only, \xe2\x80\xa6AnTXFIFO threshold configurationCfAll-ones if TX FIFO level &lt; N, otherwise all-zeroeslOutput powerAd0x50c - Output powerAmBits 0:7 - RADIO output power0CjBit 21 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXREADY \xe2\x80\xa60CkBit 21 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXREADY \xe2\x80\xa60CkBits 24:27 - State machine has stalled on empty TX FIFO \xe2\x80\xa60B`Transmit Status Interrupt EnableAiTransmit Status InterruptAnTransmit Timestamp Status HighBdTx Timestamp Status Interrupt StatusAmTransmit Timestamp Status LowCkTx-Underrun Interrupt Enable The TXUDRIE bit is set and \xe2\x80\xa6BiTransmit Queue Underflow Interrupt StatusAnUART4 Peripheral Clocks Enable0AnUART5 Peripheral Clocks Enable0AnUART7 Peripheral Clocks Enable0AnUART8 Peripheral Clocks Enable0AnUART9 Peripheral Clocks Enable0BaInterrupt Clear Register, UARTICRBh0x44 - Interrupt Clear Register, UARTICRBiMasked Interrupt Status Register, UARTMISC`0x40 - Masked Interrupt Status Register, UARTMISBfRaw Interrupt Status Register, UARTRISBm0x3c - Raw Interrupt Status Register, UARTRISCaReceive Status Register/Error Clear Register, \xe2\x80\xa6Ch0x04 - Receive Status Register/Error Clear Register, \xe2\x80\xa6AcULPI Clock SuspendMAnULPI interface protect disableBaEnable underflow error interruptskUnspecifiedAb0x00 - Unspecified1Ab0x0c - Unspecified2Ab0x04 - Unspecified3Ab0x08 - Unspecified4Ab0x10 - Unspecified5Ah0x14..0x20 - UnspecifiedBoBit 3 - Shortcut between UP event and STOP task000CnOverrides for the power signals in the event that the VBUS \xe2\x80\xa6Cl0x78 - Overrides for the power signals in the event that \xe2\x80\xa6AbDevice USB addressAj0x470 - Device USB addressfBit 240000kUSB suspendAbST-defined versionBhWrites <code>variant</code> to the field00000000AmGet enumerated values variantCjBuild code (hardware version and production configuration)Cf0x04 - Build code (hardware version and production \xe2\x80\xa6CkBits 0:31 - Build code (hardware version and production \xe2\x80\xa633333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333444444444333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333CmBits 20:23 - Major revision number n in the rnpm revision \xe2\x80\xa6AjBit 11 - Host: Enable VBUS0eBit 00CjBits 16:31 - Register key: Reads as Unknown On writes, \xe2\x80\xa60A`VREF block resetCmVSWEND flag clear bit Set by software to clear the VSWEND \xe2\x80\xa6ClVoltage switch sequence start. This bit is used to start \xe2\x80\xa6CaBits 8:15 - Current Write-Address-FIFO fill levelAiWait timing configuration0BhBit 12 - Waiting for test clock to startCmCPSM waits for interrupt request. If this bit is set, the \xe2\x80\xa6AhWait signal polarity bit0BkBit 25 - Enable or disable packet whitening0AoWindow Horizontal Stop PositionB`Window Horizontal Start PositionBaSETUP data, byte 5, MSB of wIndexBi0x494 - SETUP data, byte 5, MSB of wIndexBlBits 0:7 - SETUP data, byte 5, MSB of wIndexBaSETUP data, byte 4, LSB of wIndexBi0x490 - SETUP data, byte 4, LSB of wIndexBlBits 0:7 - SETUP data, byte 4, LSB of wIndexBeWindow comparator mode selection bit.ChBit 26 - Wait for write complete before sending command.0ChBit 14 - Wait for write complete before sending command.0ChReset only by system reset, not reset by wakeup from \xe2\x80\xa6BgResume/remote wakeup detected interruptjBits 16:310CmBits 3:5 - Configure number of data lines and opcode used \xe2\x80\xa60AfWakeup clock selectionBaSETUP data, byte 3, MSB of wValueBi0x48c - SETUP data, byte 3, MSB of wValueBlBits 0:7 - SETUP data, byte 3, MSB of wValueBaSETUP data, byte 2, LSB of wValueBi0x488 - SETUP data, byte 2, LSB of wValueBlBits 0:7 - SETUP data, byte 2, LSB of wValueAmWindow Vertical Stop PositionAnWindow Vertical Start PositionAbWWDG1 Clock Enable0AmWWDG2 peripheral clock enable0AiBase address of X1 bufferAiBase address of X2 bufferAaTransceiver delayCjBits 24:31 - SPI Command to send in XIP mode (INST_L = \xe2\x80\xa60BfDW_apb_ssi has the following features:AoY buffer configuration registerDjField <code>ACCDBL</code> reader - Register accumulating the number of \xe2\x80\xa6CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ACCOF eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ACCOF eventBkRegister accumulating the valid transitionsmACK SCL StallmeDMA is idle.AleDMA is executing a channel.CaADDRCONF (rw) register accessor: an alias for \xe2\x80\xa6DcField <code>ADDR_L</code> reader - Address length (0b-60b in 4b \xe2\x80\xa6DcField <code>ADDR_L</code> writer - Address length (0b-60b in 4b \xe2\x80\xa6iIPG clockAfIPG clock divided by 2AhAlternate clock (ALTCLK)AjAsynchronous clock (ADACK)AbShort sample mode.AaLong sample mode.AaAddress SCL StallChAHB triggered Command Sequences Grant Timeout interrupt.AdDivider for AHB PODFDgField <code>AINSEL</code> reader - Select analog mux input. Updated \xe2\x80\xa6DgField <code>AINSEL</code> writer - Select analog mux input. Updated \xe2\x80\xa6BfAll ones RX CRC initialization patternBfAll ones TX CRC initialization patternDiField <code>AMOUNT</code> reader - Number of bytes transferred in the \xe2\x80\xa6000DkField <code>AMOUNT</code> reader - Number of bytes received in the last \xe2\x80\xa6DjField <code>AMOUNT</code> reader - Number of bytes transmitted in last \xe2\x80\xa62222DjField <code>AMOUNT</code> reader - Number of 16-bit samples written to \xe2\x80\xa63333BjFlash will be accessed in Individual mode.BhFlash will be accessed in Parallel mode.C`APCUTOFF (r) register accessor: an alias for \xe2\x80\xa6ClIP RX FIFO should be read by IP Bus. AHB Bus read access \xe2\x80\xa6ClIP RX FIFO should be read by AHB Bus. IP Bus read access \xe2\x80\xa6CeSequence Index for AHB Read triggered Command in LUT.CaFlash A sample clock reference delay line locked.hARGB1555AcColor mode ARGB155501hARGB4444AcColor mode ARGB444401hARGB8888AjCLUT color format ARGB8888AcColor mode ARGB8888102BmFlash A sample clock slave delay line locked.BkSS is asserted until data transfer completeCiIP TX FIFO should be written by IP Bus. AHB Bus write \xe2\x80\xa6CiIP TX FIFO should be written by AHB Bus. IP Bus write \xe2\x80\xa6AiAutomatic STOP GenerationChSelects the auxiliary clock source, will glitch when \xe2\x80\xa6000000000DjField <code>AUXSRC</code> reader - Selects the auxiliary clock source, \xe2\x80\xa6000000000DjField <code>AUXSRC</code> writer - Selects the auxiliary clock source, \xe2\x80\xa6000000000BoSequence Index for AHB Write triggered Command.Ae<code>abstract</code>CkThe SDMMC_ACKTIMER register contains the acknowledgment \xe2\x80\xa6BbRCC AHB1 Peripheral Reset RegisterBbRCC AHB2 Peripheral Reset RegisterAgRCC AHB3 Reset RegisterBbRCC AHB4 Peripheral Reset RegisterAgRCC APB1 Clock Register0AoAPB2 peripheral freeze registerBbRCC APB2 Peripheral Reset RegisterAoAPB3 peripheral freeze registerBbRCC APB3 Peripheral Reset RegisterAoAPB4 peripheral freeze registerBbRCC APB4 Peripheral Reset RegisterCkAn integer type which can be safely shared between threads.0Be323584: 1200 baud (actual rate: 1205)0Be643072: 2400 baud (actual rate: 2396)0Bf1290240: 4800 baud (actual rate: 4808)0Bf2576384: 9600 baud (actual rate: 9598)0CaBAUDRATE (rw) register accessor: an alias for \xe2\x80\xa60AcBit counter compareClBoolean Function Term 0 and 1 Configuration Register for \xe2\x80\xa60000000ClBoolean Function Term 2 and 3 Configuration Register for \xe2\x80\xa60000000Akbrown-out detection controlCmStatus of shadow register and OTP write lock for boot_cfg \xe2\x80\xa6AbBoth Edge SamplingCaFlash B sample clock reference delay line locked.C`BREQUEST (r) register accessor: an alias for \xe2\x80\xa6BmFlash B sample clock slave delay line locked.AeButton interrupt maskCmEnable or disable bypass of LFCLK crystal oscillator with \xe2\x80\xa6DhField <code>BYPASS</code> reader - Enable or disable bypass of LFCLK \xe2\x80\xa6DhField <code>BYPASS</code> reader - Passes the reference clock to the \xe2\x80\xa6DhField <code>BYPASS</code> writer - Enable or disable bypass of LFCLK \xe2\x80\xa6DhField <code>BYPASS</code> writer - Passes the reference clock to the \xe2\x80\xa6Ah128 bytes CRAM page sizeAh256 bytes CRAM page sizeAgECC page size 256 bytesAh512 bytes CRAM page sizeAgECC page size 512 bytesBeA trait to get or set ranges of bits.B`FLASH register with boot address0CgBus fault interrupt (not present on Cortex-M0 variants)0AhCalibration Result ValueAkRead DMA requests disabled.CnExceeding a FIFO watermark sets the DMA read request. This \xe2\x80\xa6CiA local sync (VAL1 matches counter) sets the read DMA \xe2\x80\xa6ChA local reload (STS[RF] being set) sets the read DMA \xe2\x80\xa6hCAPTVAL0hCAPTVAL1hCAPTVAL2hCAPTVAL3hCAPTVAL4hCAPTVAL5CnThe Configuration and Control Register permanently enables \xe2\x80\xa6CaCHANNELS (rw) register accessor: an alias for \xe2\x80\xa6BjDescription collection[n]: Channel group nCiStatus on what rate packet is received with in Long RangeDdField <code>CISTAT</code> reader - Status on what rate packet is \xe2\x80\xa6AiEnable of CCM_CLKO1 clockAiEnable of CCM_CLKO2 clockhNo clockAjPeripheral Clock (ipg_clk)CaHigh Frequency Reference Clock (ipg_clk_highfreq)nExternal ClockBkLow Frequency Reference Clock (ipg_clk_32k)CcCrystal oscillator as Reference Clock (ipg_clk_24M)Ae10: <code>1010</code>BkPin number configuration for PDM CLK signalBbField <code>clocks</code> reader -000BbField <code>clocks</code> writer -00DjField <code>CLRENA</code> reader - Interrupt clear-enable bits. Write: \xe2\x80\xa6DjField <code>CLRENA</code> writer - Interrupt clear-enable bits. Write: \xe2\x80\xa6BkClear all valid data entries in IP RX FIFO.BkClear all valid data entries in IP TX FIFO.DdField <code>CNFPTR</code> reader - Pointer to the data structure \xe2\x80\xa6DdField <code>CNFPTR</code> writer - Pointer to the data structure \xe2\x80\xa6CmDescription cluster[n]: Number of values (duty cycles) in \xe2\x80\xa6AeWrite transfer lengthAdRead transfer lengthC`CODESIZE (r) register accessor: an alias for \xe2\x80\xa6hCOMPAREHhCOMPARELCkThe master sends the complete 10 bit slave address read \xe2\x80\xa6lCompare ModeBgSlave sends a constant underrun patternAdBF1 = constant alphaAhBF2 = 1 - constant alphaAhPGC CPU Control Register0Ba0: Packet received with CRC errorBj1: CRC received does not match local checkBmIndicates if LENGTH field contains CRC or notDiField <code>CRCINC</code> reader - Indicates if LENGTH field contains \xe2\x80\xa6DiField <code>CRCINC</code> writer - Indicates if LENGTH field contains \xe2\x80\xa6CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CRCOK eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CRCOK eventCbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CROSS eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CROSS event10AdCounter reload valueDkField <code>CSNDUR</code> reader - Minimum duration between edge of CSN \xe2\x80\xa6DkField <code>CSNDUR</code> writer - Minimum duration between edge of CSN \xe2\x80\xa6AfPolarity of CSN outputCiField <code>CSNPOL</code> reader - Polarity of CSN outputCiField <code>CSNPOL</code> writer - Polarity of CSN outputAbPin select for CSNAiPin select for CSN signalBfPin select for chip select signal CSN.AkControl and status registerAfDCP control register 00AoOTP Controller Control Register0B`USB PHY General Control Register0221100221100B`Direct access to the PWM counterDfField <code>CTSMIC</code> reader - nUARTCTS modem interrupt clear. \xe2\x80\xa6DfField <code>CTSMIC</code> writer - nUARTCTS modem interrupt clear. \xe2\x80\xa6DgField <code>CTSMIM</code> reader - nUARTCTS modem interrupt mask. A \xe2\x80\xa6DgField <code>CTSMIM</code> writer - nUARTCTS modem interrupt mask. A \xe2\x80\xa6AbPin select for CTSAiPin select for CTS signalCaCUSTOMER (rw) register accessor: an alias for \xe2\x80\xa6hCVAL0CYChCVAL1CYChCVAL2CYChCVAL3CYChCVAL4CYChCVAL5CYCDfField <code>CYCLES</code> reader - Total number of clk_tick cycles \xe2\x80\xa6DfField <code>CYCLES</code> writer - Total number of clk_tick cycles \xe2\x80\xa6AmCalibration Factor register 2CfThe capacity of the <code>CString</code> is too small.DfThe capacity of the <code>String</code> is too small for the given \xe2\x80\xa6Aocapture/compare enable registerAocapture/compare mode register 3C`A consumer; it can dequeue items from the queue.C`A <code>continue</code>, with an optional label.Ae<code>continue</code>Abcontrol register 2AgFLASH CRC data registerBiFLASH CRC end address register for bank 1BkFLASH CRC start address register for bank 1C`RCC Domain 2 Kernel Clock Configuration Register0ChDescription collection[n]: Device address base segment nAjDevice address match indexCbDescription collection[n]: Device address prefix nAcNumber of DatalinesCk64: 1024 us debounce time. Recommended for NX1612AA and \xe2\x80\xa6CmDBGFORCE (rw) register accessor: Directly control the SWD \xe2\x80\xa6ClDBGPAUSE (rw) register accessor: Set bits high to enable \xe2\x80\xa6AaDebug turned off.AhDebug enabled (default).CcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DBLRDY eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DBLRDY eventDiField <code>DBLRDY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>DBLRDY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>DBLRDY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>DBLRDY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6BfEnable DC/DC converter for REG1 stage.BfEnable DC/DC converter for REG0 stage.DfField <code>DCDCEN</code> reader - Enable DC/DC converter for REG1 \xe2\x80\xa6DfField <code>DCDCEN</code> reader - Enable DC/DC converter for REG0 \xe2\x80\xa6DfField <code>DCDCEN</code> writer - Enable DC/DC converter for REG1 \xe2\x80\xa6DfField <code>DCDCEN</code> writer - Enable DC/DC converter for REG0 \xe2\x80\xa6DfField <code>DCDMIC</code> reader - nUARTDCD modem interrupt clear. \xe2\x80\xa6DfField <code>DCDMIC</code> writer - nUARTDCD modem interrupt clear. \xe2\x80\xa6DgField <code>DCDMIM</code> reader - nUARTDCD modem interrupt mask. A \xe2\x80\xa6DgField <code>DCDMIM</code> writer - nUARTDCD modem interrupt mask. A \xe2\x80\xa6AiChannel Priority Register00000000000DiField <code>DCXCNT</code> reader - This register specifies the number \xe2\x80\xa6DiField <code>DCXCNT</code> writer - This register specifies the number \xe2\x80\xa6CmThis field configures the amount of debounce time for the \xe2\x80\xa6CjDefault character. Character clocked out in case of an \xe2\x80\xa6oBias correctionCbField <code>DERCEN</code> reader - Bias correctionCbField <code>DERCEN</code> writer - Bias correctionk1: Detected00000000Aa1: Error occurred0Aa1: Error detectedAc1: Suspend detectedAb1: Resume detectedC`DEVICEID (r) register accessor: an alias for \xe2\x80\xa6DkField <code>DFS_32</code> reader - Data frame size in 32b transfer mode \xe2\x80\xa6DkField <code>DFS_32</code> writer - Data frame size in 32b transfer mode \xe2\x80\xa6BkPin number configuration for PDM DIN signalAfDirection of GPIO pinsBiInput Path is determined by functionality00000000000000000000000000000000000000000000l255: DisableCm0: Operation as GPIO pins. Same protection as normal GPIO \xe2\x80\xa6Bh0: Disable CPU ITM and ETM functionalityCj0: Disable CPU FPB unit. Writes into the FPB registers \xe2\x80\xa6Aa0: Read: Disabled00000000000Cg0: Disable (use with Xtal or low-swing external source)Bj0: Disable external source (use with Xtal)222222222222j0: Disable00Ba0: RADIO is in the Disabled stateAl0: Peripheral is powered off55555555555555555555555555555555555555555555Ac0: Disable shortcut000000000000000000333333333Ce0: CRC length is zero and CRC calculation is disabledk0: Disabled0000000o0: Disable UART999999999999331A`0: Disable UARTE::::::::::::::::::::::44277777777777n0: Disable SPI;;o0: Disable SPIM<<<<<<<<<<6Ag0: Disable EasyDMA list0Ad0: Disable SPI slave>>>>>>8n0: Disable TWI????????????99o0: Disable TWIMAa0: Read: Disabled0000000000000;;;;;;44>>>>>>>o0: Disable TWIS111111111111<<::??????111111111111111111111111111111<<<???????????????Ad0: Disabled or senseBe1: Auto collision resolution disabled333333333333333333Cn0: Disabled. Pin specified by PSEL will not be acquired by \xe2\x80\xa6A`0: Disable SAADC55555555555555555555555555555555555555555555j0: Disable000000000000000000000Bl0: Burst mode is disabled (normal operation)77777777Ac0: Disable shortcut000000088888888888822222288888888888888880k0: Disabled999939999993999999199Ai0: Disable RR[0] registerAi0: Disable RR[1] registerAi0: Disable RR[2] registerAi0: Disable RR[3] registerAi0: Disable RR[4] registerAi0: Disable RR[5] registerAi0: Disable RR[6] registerAi0: Disable RR[7] register;Aa0: Read: Disabled000000000:::::::Bb0: Debounce input filters disabled=11111111;;;;;=====11111111;;;;;Ba0: Comparator hysteresis disabled22222222222222222222222222222222>>>>>>>>>>>>>>>>222222222222<<<<<<<<<<<<;22222222222222<<<<<>>>>>>>Ce0: Looping disabled (stop at the end of the sequence)Cn0: Sequence is disabled, and shall not be started as it is \xe2\x80\xa6j0: Disable555555000C`0: Disable cache. Invalidates all cache entries.Aj0: Disable cache profilingAb0: Disable channel0000000000000000000000000000000Ai0: Read: channel disabled000000000000000000000000000000000000000000000000000000000000000999999999999999999999999444444444444444444444444999999999999999999999999C`0: Write access watch in this region is disabledBo0: Read access watch in this region is disabled101010Ca0: Write access watch in this PREGION is disabledC`0: Read access watch in this PREGION is disabled103232323210108======Cm0: Reception disabled and now data will be written to the \xe2\x80\xa6Ck0: Transmission disabled and now data will be read from \xe2\x80\xa6Cg0: Master clock generator disabled and PSEL.MCK not \xe2\x80\xa6;;;Am0: USB peripheral is disabledAa0: Read: Disabled0000000000000000000000000000000000000000000000000Ac0: Disable shortcut0000>>>>>>>>>>>>>>>>>>>>>>>>>Aj0: Pull-up is disconnectedo0: Disable QSPI33B`0: External flash is not in DPM.j0: Disablej0: No pullk0: DisabledCc0: K_PRTL can be selected for use from register \xe2\x80\xa6B`0: CRYPTOCELL subsystem disabledAj0: Master mode is disabledAj0: Master restart disabledBd0: slave issues STOP_DET intr alwaysBj0: Default behaviour of TX_EMPTY interruptB`0: Overflow when RX_FIFO is fullCi0: Disables programming of GENERAL_CALL or START_BYTE \xe2\x80\xa6Ba1: RX_UNDER interrupt is unmaskedB`1: RX_OVER interrupt is unmaskedB`1: RX_FULL interrupt is unmaskedB`1: TX_OVER interrupt is unmaskedBa1: TX_EMPTY interrupt is unmaskedAo1: RD_REQ interrupt is unmaskedBa1: TX_ABORT interrupt is unmaskedB`1: RX_DONE interrupt is unmaskedBa1: ACTIVITY interrupt is unmaskedBa1: STOP_DET interrupt is unmaskedBb1: START_DET interrupt is unmaskedBa1: GEN_CALL interrupt is unmaskedBd1: RESTART_DET interrupt is unmaskedAb0: I2C is disabledBi0: Slave receiver generates NACK normallyBd0: Receive FIFO DMA channel disabledBe0: transmit FIFO DMA channel disabledBc0: Generate NACK for a General Callo0: I2C disabledAiNo bit is write protectedBjWhen inactive, OC/OCN outputs are disabled0CmSlave mode disabled - if CEN = \xe2\x80\x981\xe2\x80\x99 then the prescaler \xe2\x80\xa6AhWave generation disabledAgDirect mode is disabledAjTrigger detection disabledBcPSSI_DE and PSSI_RDY both disabled.AdSDCLK clock disabledoOutput disabledBcDisable precharge of RTC_TAMPx pinsCfPeriodic interrupt will trigger a functional interruptCdDisable periodic interrupt in the function interruptBoDescription cluster[n]: Disable channel group nBlRTCCLK / 16384 (2 Hz when RTCCLK = 32768 Hz)BlRTCCLK / 32768 (1 Hz when RTCCLK = 32768 Hz)kDivide by 10000000kDivide by 20000000kDivide by 30000000kDivide by 40000000kDivide by 50000000kDivide by 60000000kDivide by 70000000kDivide by 80000000kDivide by 900000ChClock divider. If non-zero, CS_START_MANY will start \xe2\x80\xa6CfINT and FRAC form a fixed-point fractional number. \xe2\x80\xa6AkControls the output dividerhDLASTSGACmSoftware could force a reset on DLL by setting this field \xe2\x80\xa6DcField <code>DMARDL</code> reader - Receive data watermark level \xe2\x80\xa6DiField <code>DMARDL</code> reader - Receive Data Level. This bit field \xe2\x80\xa6DcField <code>DMARDL</code> writer - Receive data watermark level \xe2\x80\xa6DiField <code>DMARDL</code> writer - Receive Data Level. This bit field \xe2\x80\xa6D`Field <code>DMATDL</code> reader - Transmit data watermark levelDjField <code>DMATDL</code> reader - Transmit Data Level. This bit field \xe2\x80\xa6D`Field <code>DMATDL</code> writer - Transmit data watermark levelDjField <code>DMATDL</code> writer - Transmit Data Level. This bit field \xe2\x80\xa6AhETC DMA control Register0CbField <code>DM_OVV</code> reader - DM over voltageBmDM line state output of the charger detector.CjDoze mode support disabled. AHB clock and serial clock \xe2\x80\xa6AmGPT is disabled in doze mode.AoLPUART is enabled in Doze mode.CnDoze mode support enabled. AHB clock and serial clock will \xe2\x80\xa6AlGPT is enabled in doze mode.B`LPUART is disabled in Doze mode.CbField <code>DP_OVV</code> reader - DP over voltageBmDP line state output of the charger detector.AgData Register 0 (of 36)AhGPIO data register CLEAR0hDR_CLEARDfField <code>DSRMIC</code> reader - nUARTDSR modem interrupt clear. \xe2\x80\xa6DfField <code>DSRMIC</code> writer - nUARTDSR modem interrupt clear. \xe2\x80\xa6DgField <code>DSRMIM</code> reader - nUARTDSR modem interrupt mask. A \xe2\x80\xa6DgField <code>DSRMIM</code> writer - nUARTDSR modem interrupt mask. A \xe2\x80\xa6AiFlash destination addressAgRAM destination addressAjPWM Source Select Register0BeAll endpoints interrupt mask registerChAn enum input to a <code>proc_macro_derive</code> macro.BfDevice endpoint transfer size registerAmDMA/Interrupt enable register0BcChannel missed frame count registerB`Channel receive control registerBaChannel transmit control registerAmDMA address for full transferBjDevice OUT endpoint transfer size registerA`<code>..=</code>AnRepresents a duration of time.CcThe type for duration, defining a duration of time.000000000BcDevice VBUS discharge time registerCbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for EDEND eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for EDEND eventAiGPIO edge select register0CkEnable asynchronous DMA request in stop mode for channel 10CkEnable asynchronous DMA request in stop mode for channel 11CkEnable asynchronous DMA request in stop mode for channel 12CkEnable asynchronous DMA request in stop mode for channel 13CkEnable asynchronous DMA request in stop mode for channel 14CkEnable asynchronous DMA request in stop mode for channel 15CaEDSAMPLE (rw) register accessor: an alias for \xe2\x80\xa6CaDescription cluster[n]: Channel n event end-pointCnENABLED0 (r) register accessor: indicates the state of the \xe2\x80\xa6CnENABLED1 (r) register accessor: indicates the state of the \xe2\x80\xa6BcSpread spectrum modulation disabledAkAddress comparator disabledBbSoread spectrum modulation enabledCjAddress comparator enabled, ROMC will trigger a opcode \xe2\x80\xa6AfEnable or disable COMPBhEnable or disable the quadrature decoderAfEnable or disable UARTAeEnable or disable SPIAgEnable or disable UARTEAfEnable or disable SPIMAkEnable or disable SPI slaveAeEnable or disable TWIAfEnable or disable TWIMAfEnable or disable TWISAgEnable or disable SAADCAeEnable or disable AARAeEnable or disable CCMAhEnable or disable LPCOMPAlEnable or disable PWM moduleAlEnable or disable PDM moduleAbEnable I2S module.jEnable USBAfEnable or disable QSPIBjEnable or disable the CRYPTOCELL subsystemClOn power-up this field is initialised to DISABLE and the \xe2\x80\xa6CmControls whether the DW_apb_i2c is enabled. - 0: Disables \xe2\x80\xa6CnOn power-up this field is initialised to ENABLE The system \xe2\x80\xa6CiField <code>ENABLE</code> reader - Enable or disable COMPDgField <code>ENABLE</code> reader - Enable or disable the quadrature \xe2\x80\xa6CiField <code>ENABLE</code> reader - Enable or disable UARTChField <code>ENABLE</code> reader - Enable or disable SPICjField <code>ENABLE</code> reader - Enable or disable UARTECiField <code>ENABLE</code> reader - Enable or disable SPIMCnField <code>ENABLE</code> reader - Enable or disable SPI slaveChField <code>ENABLE</code> reader - Enable or disable TWICiField <code>ENABLE</code> reader - Enable or disable TWIMCiField <code>ENABLE</code> reader - Enable or disable TWISCjField <code>ENABLE</code> reader - Enable or disable SAADCChField <code>ENABLE</code> reader - Enable or disable AARChField <code>ENABLE</code> reader - Enable or disable CCMCkField <code>ENABLE</code> reader - Enable or disable LPCOMPCoField <code>ENABLE</code> reader - Enable or disable PWM moduleCoField <code>ENABLE</code> reader - Enable or disable PDM moduleCeField <code>ENABLE</code> reader - Enable I2S module.BmField <code>ENABLE</code> reader - Enable USBCiField <code>ENABLE</code> reader - Enable or disable QSPIDgField <code>ENABLE</code> reader - Enable or disable the CRYPTOCELL \xe2\x80\xa6DkField <code>ENABLE</code> reader - Starts and stops the clock generator \xe2\x80\xa60000000BoField <code>ENABLE</code> reader - Enable resusDjField <code>ENABLE</code> reader - When not enabled the watchdog timer \xe2\x80\xa6CoField <code>ENABLE</code> reader - start / stop tick generationDkField <code>ENABLE</code> reader - enable the phase-shifted output this \xe2\x80\xa6DgField <code>ENABLE</code> reader - Enable this endpoint. The device \xe2\x80\xa60DjField <code>ENABLE</code> reader - Enable SysTick counter: 0 = Counter \xe2\x80\xa6DeField <code>ENABLE</code> reader - Enables the MPU. If the MPU is \xe2\x80\xa6CfField <code>ENABLE</code> reader - Enables the region.D`Field <code>ENABLE</code> reader - On power-up this field is \xe2\x80\xa6DiField <code>ENABLE</code> reader - Controls whether the DW_apb_i2c is \xe2\x80\xa61CiField <code>ENABLE</code> writer - Enable or disable COMPDgField <code>ENABLE</code> writer - Enable or disable the quadrature \xe2\x80\xa6CiField <code>ENABLE</code> writer - Enable or disable UARTChField <code>ENABLE</code> writer - Enable or disable SPICjField <code>ENABLE</code> writer - Enable or disable UARTECiField <code>ENABLE</code> writer - Enable or disable SPIMCnField <code>ENABLE</code> writer - Enable or disable SPI slaveChField <code>ENABLE</code> writer - Enable or disable TWICiField <code>ENABLE</code> writer - Enable or disable TWIMCiField <code>ENABLE</code> writer - Enable or disable TWISCjField <code>ENABLE</code> writer - Enable or disable SAADCChField <code>ENABLE</code> writer - Enable or disable AARChField <code>ENABLE</code> writer - Enable or disable CCMCkField <code>ENABLE</code> writer - Enable or disable LPCOMPCoField <code>ENABLE</code> writer - Enable or disable PWM moduleCoField <code>ENABLE</code> writer - Enable or disable PDM moduleCeField <code>ENABLE</code> writer - Enable I2S module.BmField <code>ENABLE</code> writer - Enable USBCiField <code>ENABLE</code> writer - Enable or disable QSPIDgField <code>ENABLE</code> writer - Enable or disable the CRYPTOCELL \xe2\x80\xa6DkField <code>ENABLE</code> writer - Starts and stops the clock generator \xe2\x80\xa60000000BoField <code>ENABLE</code> writer - Enable resusDjField <code>ENABLE</code> writer - When not enabled the watchdog timer \xe2\x80\xa6CoField <code>ENABLE</code> writer - start / stop tick generationDkField <code>ENABLE</code> writer - enable the phase-shifted output this \xe2\x80\xa6DgField <code>ENABLE</code> writer - Enable this endpoint. The device \xe2\x80\xa60DjField <code>ENABLE</code> writer - Enable SysTick counter: 0 = Counter \xe2\x80\xa6DeField <code>ENABLE</code> writer - Enables the MPU. If the MPU is \xe2\x80\xa6CfField <code>ENABLE</code> writer - Enables the region.D`Field <code>ENABLE</code> writer - On power-up this field is \xe2\x80\xa6DiField <code>ENABLE</code> writer - Controls whether the DW_apb_i2c is \xe2\x80\xa61CaENDDELAY (rw) register accessor: an alias for \xe2\x80\xa6CcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDECB eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDECB eventDiField <code>ENDECB</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>ENDECB</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDECB</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>ENDECB</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6ChOn air endianness of packet, this applies to the S0, \xe2\x80\xa6DhField <code>ENDIAN</code> reader - On air endianness of packet, this \xe2\x80\xa6DhField <code>ENDIAN</code> writer - On air endianness of packet, this \xe2\x80\xa6k2: EndpointlEndpoint NAK0CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDRX eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDRX event101010CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDTX eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDTX event1010BoDescription cluster[n]: End address of region nBoDescription cluster[n]: Reserved for future useAb24M clock disabledAa24M clock enabledBbField <code>EP0_IN</code> reader -00000BbField <code>EP0_IN</code> writer -0000BbField <code>EP1_IN</code> reader -0000BbField <code>EP1_IN</code> writer -000BbField <code>EP2_IN</code> reader -0000BbField <code>EP2_IN</code> writer -000BbField <code>EP3_IN</code> reader -0000BbField <code>EP3_IN</code> writer -000BbField <code>EP4_IN</code> reader -0000BbField <code>EP4_IN</code> writer -000BbField <code>EP5_IN</code> reader -0000BbField <code>EP5_IN</code> writer -000BbField <code>EP6_IN</code> reader -0000BbField <code>EP6_IN</code> writer -000BbField <code>EP7_IN</code> reader -0000BbField <code>EP7_IN</code> writer -000BbField <code>EP8_IN</code> reader -0000BbField <code>EP8_IN</code> writer -000BbField <code>EP9_IN</code> reader -0000BbField <code>EP9_IN</code> writer -000CcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for EPDATA eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for EPDATA eventBlEnable or disable interrupt for EPDATA eventDiField <code>EPDATA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>EPDATA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DfField <code>EPDATA</code> reader - Enable or disable interrupt for \xe2\x80\xa6DiField <code>EPDATA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>EPDATA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DfField <code>EPDATA</code> writer - Enable or disable interrupt for \xe2\x80\xa6CnCaptured state of endpoint\xe2\x80\x99s EasyDMA registers. Write \xe2\x80\x98\xe2\x80\xa6DeField <code>EPOUT0</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DeField <code>EPOUT0</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa62CnAcknowledged data transfer on this OUT endpoint. Write \xe2\x80\x981\xe2\x80\xa6DeField <code>EPOUT1</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DiField <code>EPOUT1</code> reader - Acknowledged data transfer on this \xe2\x80\xa6DeField <code>EPOUT1</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DiField <code>EPOUT1</code> writer - Acknowledged data transfer on this \xe2\x80\xa674DeField <code>EPOUT2</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DiField <code>EPOUT2</code> reader - Acknowledged data transfer on this \xe2\x80\xa6DeField <code>EPOUT2</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DiField <code>EPOUT2</code> writer - Acknowledged data transfer on this \xe2\x80\xa6;8DeField <code>EPOUT3</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DiField <code>EPOUT3</code> reader - Acknowledged data transfer on this \xe2\x80\xa6DeField <code>EPOUT3</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DiField <code>EPOUT3</code> writer - Acknowledged data transfer on this \xe2\x80\xa6?<DeField <code>EPOUT4</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DiField <code>EPOUT4</code> reader - Acknowledged data transfer on this \xe2\x80\xa6DeField <code>EPOUT4</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DiField <code>EPOUT4</code> writer - Acknowledged data transfer on this \xe2\x80\xa6CnCaptured state of endpoint\xe2\x80\x99s EasyDMA registers. Write \xe2\x80\x98\xe2\x80\xa6CnAcknowledged data transfer on this OUT endpoint. Write \xe2\x80\x981\xe2\x80\xa6DeField <code>EPOUT5</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DiField <code>EPOUT5</code> reader - Acknowledged data transfer on this \xe2\x80\xa6DeField <code>EPOUT5</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DiField <code>EPOUT5</code> writer - Acknowledged data transfer on this \xe2\x80\xa654DeField <code>EPOUT6</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DiField <code>EPOUT6</code> reader - Acknowledged data transfer on this \xe2\x80\xa6DeField <code>EPOUT6</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DiField <code>EPOUT6</code> writer - Acknowledged data transfer on this \xe2\x80\xa698DeField <code>EPOUT7</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DiField <code>EPOUT7</code> reader - Acknowledged data transfer on this \xe2\x80\xa6DeField <code>EPOUT7</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DiField <code>EPOUT7</code> writer - Acknowledged data transfer on this \xe2\x80\xa6=DeField <code>EPOUT8</code> reader - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6DeField <code>EPOUT8</code> writer - Captured state of endpoint\xe2\x80\x99s \xe2\x80\xa6CaEPSTATUS (rw) register accessor: an alias for \xe2\x80\xa6ClEP_ABORT (rw) register accessor: Device only: Can be set \xe2\x80\xa6CaERASEALL (rw) register accessor: an alias for \xe2\x80\xa6CaERRORSRC (rw) register accessor: an alias for \xe2\x80\xa60000CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ERROR eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ERROR event101010101010AnExternal tamper 1 is disabled.AmExternal tamper 1 is enabled.m62 - ETH_WKUPCaEVTENCLR (rw) register accessor: an alias for \xe2\x80\xa6CaEVTENSET (rw) register accessor: an alias for \xe2\x80\xa6Ae0: Exclude parity bit0j0: Exclude0000000000000000000000000000000Ck1: Extended length. Effective length of LENGTH field in \xe2\x80\xa6Ciclocked by an external clock source through the LPTIM \xe2\x80\xa6Cgaudio sub-block is synchronous with an external SAI \xe2\x80\xa6ClA view into a single entry in a map, which may either be \xe2\x80\xa6CfA function call expression: <code>invoke(a, b)</code>.BkA cast expression: <code>foo as f64</code>.BnConditionless loop: <code>loop { ... }</code>.DkA path like <code>core::mem::replace</code> possibly containing generic \xe2\x80\xa6AhExternal reference clock0Ab3: <code>11</code>000Ca0: Single data line SPI. FAST_READ (opcode 0x0B).AgFIFO control and statusAoRead only: Frequency Count FailBcFilter remains enabled in Doze modeAoFilter is disabled in Doze modeCmDisable digital filter and output delay counter for slave \xe2\x80\xa6ClEnable digital filter and output delay counter for slave \xe2\x80\xa6ClDigital filter enabled and filtering capability up to 10 \xe2\x80\xa6ClDigital filter enabled and filtering capability up to 11 \xe2\x80\xa6ClDigital filter enabled and filtering capability up to 12 \xe2\x80\xa6ClDigital filter enabled and filtering capability up to 13 \xe2\x80\xa6ClDigital filter enabled and filtering capability up to 14 \xe2\x80\xa6ClDigital filter enabled and filtering capability up to 15 \xe2\x80\xa6AbFault Filter CountAcFault Filter PeriodBgIndicates that the latest temp is valid000AjFlexIO module is disabled.AiFlexIO module is enabled.AeNo pull-up, pull-downCgopamp_out connected to OPAMP_VINM input (Follower mode)mFrame format.C`Field <code>FORMAT</code> reader - Frame format.C`Field <code>FORMAT</code> writer - Frame format.AbForce System ClockBbFractional Cycle PWM Period EnableAkFractional Value 1 RegisterAbFractional Value 2AbFractional Value 3AbFractional Value 4AbFractional Value 5CkFRCE_OFF (rw) register accessor: Force into reset (i.e. \xe2\x80\xa6Cj0: Transmission is independent of frame timer and will \xe2\x80\xa6AjFrequency measurement dataClThe dataword was received without a frame error on read, \xe2\x80\xa6CmThe dataword was received with a frame error, or transmit \xe2\x80\xa6DkField <code>FULL_0</code> reader - Buffer 0 is full. For an IN transfer \xe2\x80\xa6DkField <code>FULL_0</code> writer - Buffer 0 is full. For an IN transfer \xe2\x80\xa6DkField <code>FULL_1</code> reader - Buffer 1 is full. For an IN transfer \xe2\x80\xa6DkField <code>FULL_1</code> writer - Buffer 1 is full. For an IN transfer \xe2\x80\xa6Ab<code>=&gt;</code>AaFDCAN Message RAMBcA single field in a struct pattern.CbGPIO_OUT (rw) register accessor: GPIO output valueAeSelect GPIO1 or GPIO2CaGPREGRET (rw) register accessor: an alias for \xe2\x80\xa6AhWrite access is allowed.AlWrite access is not allowed.AgWrite access is allowedAkWrite access is not allowediNo action0CbLoad counter value from GPTLD bits in n_GPTIMER0LDCfLoad counter value from GPTLD bits in USB_n_GPTIMER0LDmStop counting0cRun0CnLifetimes and type parameters attached to a declaration of \xe2\x80\xa6BbHigh Assurance Counter is disabledBaHigh Assurance Counter is enabledCkHigh Assurance Counter Load When set, it loads the High \xe2\x80\xa6CmHigh Assurance Counter Stop This bit can be set only when \xe2\x80\xa6C`HFCLKRUN (r) register accessor: an alias for \xe2\x80\xa6Ci2: Task mode: Clear pin from OUT[n] task. Event mode: \xe2\x80\xa6BnIndicates the privilege/user mode for the ENETBjSNVS_HP High Assurance Counter IV Register0CiHP Security Interrupt Control Register Lock When set, \xe2\x80\xa6CiHP Security Violation Control Register Lock When set, \xe2\x80\xa6CmThe hprot1 input signal value is routed to the csu_hprot1 \xe2\x80\xa6CnThe HP register bit is routed to the csu_hprot1 output for \xe2\x80\xa61010CnDetermines whether the register value of the corresponding \xe2\x80\xa621021AjDevice Hardware Parameters0hno errorCaCorresponding bit of INT_STATUS register cleared.C`Corresponding interrupt of INT_STATUS is masked.oerror detected.C`Corresponding bit of INT_STATUS register active.BjCorresponding bit of INT_STATUS is active.BiHost all channels interrupt mask registerCaInclusive at the beginning, exclusive at the end.AjHost channel mask registerCgAlias for hertz rate (<code>u32</code> backing storage)CgAlias for hertz rate (<code>u64</code> backing storage)C`Non-periodic transmit FIFO/queue status registerm23 - I2C0_IRQm24 - I2C1_IRQBei2s_ckin selected as peripheral clockBeI2S_CKIN selected as peripheral clockoInterrupt clearCjIC_RXFLR (r) register accessor: I2C Receive FIFO Level \xe2\x80\xa6CeIC_RX_TL (rw) register accessor: I2C Receive FIFO \xe2\x80\xa6DiField <code>IC_SAR</code> reader - The IC_SAR holds the slave address \xe2\x80\xa6DiField <code>IC_SAR</code> writer - The IC_SAR holds the slave address \xe2\x80\xa6DiField <code>IC_TAR</code> reader - This is the target address for any \xe2\x80\xa6DiField <code>IC_TAR</code> writer - This is the target address for any \xe2\x80\xa6CkIC_TXFLR (r) register accessor: I2C Transmit FIFO Level \xe2\x80\xa6CfIC_TX_TL (rw) register accessor: I2C Transmit FIFO \xe2\x80\xa6D`Field <code>IDCODE</code> reader - Peripheral dentification codeCkCK idle Level is Low. Signals are sampled on rising and \xe2\x80\xa6AbSCK to 0 when idleCfReceiver was not idle before receiving this character.CbReceiver was idle before receiving this character.AgIdentification registerkUnspecifiedCaIFTIMING (rw) register accessor: an alias for \xe2\x80\xa6nRegister blockBoLPI2C Master will receive ACK and NACK normallyBmSlave will end transfer when NACK is detectedCkLPI2C Master will treat a received NACK as if it (NACK) \xe2\x80\xa6BnSlave will not end transfer when NACK detectednInterrupt maskB`0: Sequential data byte receivedBa0: RX_UNDER interrupt is inactiveBb0: R_RX_OVER interrupt is inactiveBb0: R_RX_FULL interrupt is inactiveBb0: R_TX_OVER interrupt is inactiveBc0: R_TX_EMPTY interrupt is inactiveBa0: R_RD_REQ interrupt is inactiveBb0: R_TX_ABRT interrupt is inactiveBb0: R_RX_DONE interrupt is inactiveBc0: R_ACTIVITY interrupt is inactiveBc0: R_STOP_DET interrupt is inactiveBd0: R_START_DET interrupt is inactiveBc0: R_GEN_CALL interrupt is inactiveBf0: R_RESTART_DET interrupt is inactive<B`0: RX_OVER interrupt is inactiveB`0: RX_FULL interrupt is inactiveB`0: TX_OVER interrupt is inactiveBa0: TX_EMPTY interrupt is inactiveAo0: RD_REQ interrupt is inactiveB`0: TX_ABRT interrupt is inactiveB`0: RX_DONE interrupt is inactiveBj0: RAW_INTR_ACTIVITY interrupt is inactiveBa0: STOP_DET interrupt is inactiveBb0: START_DET interrupt is inactiveBa0: GEN_CALL interrupt is inactiveBd0: RESTART_DET interrupt is inactiven0: I2C is idleAn0: This abort is not generated00Bd0: Slave is disabled when it is idleAl0: Slave RX Data is not lostmInactive slotAe7: Include parity bitAj7: Include even parity bitj1: Include0000000000000000000000000000000AmInitialization Control SelectAaValue on reset: 00BbField <code>INOVER</code> reader -0BbField <code>INOVER</code> writer -0nInput Select AnInput Select BnInput Select XAnInstruction length (0/4/8/16b)DaField <code>INST_L</code> reader - Instruction length (0/4/8/16b)DaField <code>INST_L</code> writer - Instruction length (0/4/8/16b)CaINTENCLR (rw) register accessor: an alias for \xe2\x80\xa600000000000000000000000000000000CaINTENSET (rw) register accessor: an alias for \xe2\x80\xa600000000000000000000000000000000Am0: Internal reference (0.6 V)Cmclocked by internal clock source (APB clock or any of the \xe2\x80\xa6Cjaudio sub-block is synchronous with the other internal \xe2\x80\xa6AhSNVS Integration OptionsBkShows the integration options for the TRNG.CiEnable an interrupt when major iteration count completes.AjInterrupt Control Register0mMask Register0Chinput polarity is inverted (active high if BKxP = 0, \xe2\x80\xa6CdETR is inverted, active at low level or falling edgeBdPin select for serial data MOSI/IO0.BdPin select for serial data MISO/IO1.AoPin select for serial data IO2.AoPin select for serial data IO3.hIO_BANK00BjFlash will be accessed in Individual mode.BhFlash will be accessed in Parallel mode.ClIP triggered Command Sequences Error Detected interrupt. \xe2\x80\xa6AeDivider for ipg podf.AjIP RX FIFO Status Register0C`IP RX FIFO WaterMark available interrupt enable.AjIP TX FIFO Status Register0BlIP TX FIFO WaterMark empty interrupt enable.lID for TRNG.DdField <code>IRKPTR</code> reader - Pointer to the IRK data structureDdField <code>IRKPTR</code> writer - Pointer to the IRK data structureCjIRQ_INTE (rw) register accessor: Interrupt Enable for irq0CiIRQ_INTF (rw) register accessor: Interrupt Force for irq0CjIRQ_INTS (r) register accessor: Interrupt status after \xe2\x80\xa6CmState machine IRQ flags register. Write 1 to clear. There \xe2\x80\xa6AiEnable ISO OUT endpoint 8ClField <code>ISOOUT</code> reader - Enable ISO OUT endpoint 8ClField <code>ISOOUT</code> writer - Enable ISO OUT endpoint 8CaISOSPLIT (rw) register accessor: an alias for \xe2\x80\xa6A`Interrupt statusDiAdditional methods for <code>Ident</code> not provided by proc-macro2 \xe2\x80\xa6AlClock signal high when idle.0AmAn item within an impl block.hInactiveAhInactive, expect for NMIBdFixed capacity <code>IndexMap</code>CkA hash table where the iteration order of the key-value \xe2\x80\xa6BeFixed capacity <code>IndexSet</code>.CiA hash set where the iteration order of the values is \xe2\x80\xa6AiSingle digital input pin.DdAn owned peripheral of type <code>T</code>, instance <code>N</code>.DdAn owning iterator over the entries of a <code>HashMap</code> in \xe2\x80\xa6ClAn owning iterator over the items of a <code>HashSet</code>.DfAn owning iterator over the entries of a <code>HashTable</code> in \xe2\x80\xa6CbAn iterator that moves out of an <code>Vec</code>.CcAn iterator that moves out of a <code>Deque</code>.D`An owning iterator over the entries of an <code>IndexMap</code>.CgAn iterator that moves out of a <code>LinearMap</code>.1CnAn owning iterator over the items of an <code>IndexSet</code>.DfAn iterator over <code>TokenStream</code>\xe2\x80\x99s <code>TokenTree</code>s.CeAn iterator over owned values of type <code>T</code>.DkAn owning iterator over the keys of a <code>HashMap</code> in arbitrary \xe2\x80\xa6CmAn owning iterator over the keys of an <code>IndexMap</code>.DeAn enum definition: <code>enum Foo&lt;A, B&gt; { A(A), B(B) }</code>.CfAn impl block providing trait or associated items: \xe2\x80\xa6AaA type alias: \xe2\x80\xa6DgAn iterator over the entries of a <code>HashTable</code> that could \xe2\x80\xa6D`A mutable iterator over the entries of an <code>IndexMap</code>.AmIterator for the linked list.BjOTFAD key blob processing error interrupt.CcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for LASTRX eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for LASTRX eventBlEnable or disable interrupt for LASTRX eventDiField <code>LASTRX</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>LASTRX</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DfField <code>LASTRX</code> reader - Enable or disable interrupt for \xe2\x80\xa6DiField <code>LASTRX</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>LASTRX</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DfField <code>LASTRX</code> writer - Enable or disable interrupt for \xe2\x80\xa6CcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for LASTTX eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for LASTTX eventBlEnable or disable interrupt for LASTTX eventDiField <code>LASTTX</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>LASTTX</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DfField <code>LASTTX</code> reader - Enable or disable interrupt for \xe2\x80\xa6DiField <code>LASTTX</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>LASTTX</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DfField <code>LASTTX</code> writer - Enable or disable interrupt for \xe2\x80\xa6DiField <code>LAST_0</code> reader - Buffer 0 is the last buffer of the \xe2\x80\xa6DiField <code>LAST_0</code> writer - Buffer 0 is the last buffer of the \xe2\x80\xa6DiField <code>LAST_1</code> reader - Buffer 1 is the last buffer of the \xe2\x80\xa6DiField <code>LAST_1</code> writer - Buffer 1 is the last buffer of the \xe2\x80\xa6CkHardware interrupts from STAT[LBKDIF] flag are disabled \xe2\x80\xa6CiHardware interrupt requested when STAT[LBKDIF] flag is 1.BiNo LIN break character has been detected.BfLIN break character has been detected.AgLED output pin polarityCjField <code>LEDPOL</code> reader - LED output pin polarityCjField <code>LEDPOL</code> writer - LED output pin polarityDjField <code>LEDPRE</code> reader - Period in us the LED is switched on \xe2\x80\xa6DjField <code>LEDPRE</code> writer - Period in us the LED is switched on \xe2\x80\xa6AiPin select for LED signalAkPacket length configurationC`Length of custom instruction in number of bytes.CnField <code>LENGTH</code> reader - Packet length configurationDfField <code>LENGTH</code> reader - Length of custom instruction in \xe2\x80\xa6CnField <code>LENGTH</code> writer - Packet length configurationDfField <code>LENGTH</code> writer - Length of custom instruction in \xe2\x80\xa6AkSize of block to be erased.C`LFCLKRUN (r) register accessor: an alias for \xe2\x80\xa6CaLFCLKSRC (rw) register accessor: an alias for \xe2\x80\xa6CaLFRCMODE (rw) register accessor: an alias for \xe2\x80\xa6BfStop (finalize) long frame transactionDaField <code>LFSTOP</code> reader - Stop (finalize) long frame \xe2\x80\xa6DaField <code>LFSTOP</code> writer - Stop (finalize) long frame \xe2\x80\xa6BbField <code>LIMITH</code> reader -BbField <code>LIMITH</code> writer -BbField <code>LIMITL</code> reader -BbField <code>LIMITL</code> writer -AkSPDIF receiver loss of lock0BlReset is not a result of the mentioned case.BhReset is a result of the mentioned case.AoReset from CPU lock-up detectedDbField <code>LOCKUP</code> reader - Reset from CPU lock-up detectedDbField <code>LOCKUP</code> writer - Reset from CPU lock-up detectedCaLOWPOWER (rw) register accessor: an alias for \xe2\x80\xa6Cg1: Task mode: Set pin from OUT[n] task. Event mode: \xe2\x80\xa6BjBandgap select. Not related to oscillator.000ClReset due to wake up from System OFF mode when wakeup is \xe2\x80\xa6DkField <code>LPCOMP</code> reader - Reset due to wake up from System OFF \xe2\x80\xa6DkField <code>LPCOMP</code> writer - Reset due to wake up from System OFF \xe2\x80\xa6BmSNVS_LP Secure Real Time Counter LSB Register0BmSNVS_LP Secure Real Time Counter MSB Register0CkLP Security Violation Interrupt Enable This bit enables \xe2\x80\xa6CmLP Security Violation Configuration This field configures \xe2\x80\xa6CmLP Wake-Up Interrupt Enable This interrupt line should be \xe2\x80\xa6iNo ActionA`Reset LP sectionAbLONG RUN MAX LIMITBoData is transmitted/received with the LSB firstCkNo lock-the adjacent (next lower) bit can be written by \xe2\x80\xa600ClLock-the adjacent (next lower) bit can\xe2\x80\x99t be written by \xe2\x80\xa600BnLock bit set by the TZ software for the USDHC100BnLock bit set by the TZ software for the USDHC20BoLock bit set by the TZ software for the USDHC2.CgError returned from <code>TokenStream::from_str</code>.DdA lifetime parameter: <code>&#39;a: &#39;b + &#39;c + &#39;d</code>.CdA lifetime parameter in precise capturing bound: \xe2\x80\xa6EjA lifetime predicate in a <code>where</code> clause: <code>&#39;a: &#39;b + &#39;c</code>.AdA lifetime argument.BeA Rust lifetime: <code>&#39;a</code>.DfA floating point literal: <code>1f64</code> or <code>1.0e10f64</code>.CiMacronix mode, D1/D0 ordering in DTR 8-data-bit mode. \xe2\x80\xa6CmStatus of shadow register and OTP write lock for mac_addr \xe2\x80\xa6jSlave modekMaster modeAaMatch is disabled0AdAddress Match WakeupAaIdle Match WakeupChMatch is enabled (1st data word equals MATCH0 OR MATCH1)Cn010b - Match is enabled, if 1st data word equals MATCH0 OR \xe2\x80\xa6AfMatch On and Match OffChMatch is enabled (any data word equals MATCH0 OR MATCH1)Cn011b - Match is enabled, if any data word equals MATCH0 OR \xe2\x80\xa6CnEnables RWU on Data Match and Match On/Off for transmitter \xe2\x80\xa6CnMatch is enabled (1st data word equals MATCH0 AND 2nd data \xe2\x80\xa6Ck100b - Match is enabled, if 1st data word equals MATCH0 \xe2\x80\xa6CjMatch is enabled (any data word equals MATCH0 AND next \xe2\x80\xa6Ck101b - Match is enabled, if any data word equals MATCH0 \xe2\x80\xa6ClMatch is enabled (1st data word AND MATCH1 equals MATCH0 \xe2\x80\xa6Cj110b - Match is enabled, if (1st data word AND MATCH1) \xe2\x80\xa6ClMatch is enabled (any data word AND MATCH1 equals MATCH0 \xe2\x80\xa6Cj111b - Match is enabled, if (any data word AND MATCH1) \xe2\x80\xa6CiOR-match mode, SMF is set if any of the unmasked bits \xe2\x80\xa6DiField <code>MAXCNT</code> reader - Maximum number of bytes in receive \xe2\x80\xa6DjField <code>MAXCNT</code> reader - Maximum number of bytes in transmit \xe2\x80\xa6101010DhField <code>MAXCNT</code> reader - Maximum number of bytes in RXD bufferDhField <code>MAXCNT</code> reader - Maximum number of bytes in TXD bufferDjField <code>MAXCNT</code> reader - Maximum number of 16-bit samples to \xe2\x80\xa6DeField <code>MAXCNT</code> reader - Size of RXD and TXD buffers in \xe2\x80\xa6DfField <code>MAXCNT</code> reader - Maximum number of bytes to transfer000DiField <code>MAXCNT</code> writer - Maximum number of bytes in receive \xe2\x80\xa6DjField <code>MAXCNT</code> writer - Maximum number of bytes in transmit \xe2\x80\xa6101010DhField <code>MAXCNT</code> writer - Maximum number of bytes in RXD bufferDhField <code>MAXCNT</code> writer - Maximum number of bytes in TXD bufferDjField <code>MAXCNT</code> writer - Maximum number of 16-bit samples to \xe2\x80\xa6DeField <code>MAXCNT</code> writer - Size of RXD and TXD buffers in \xe2\x80\xa6DfField <code>MAXCNT</code> writer - Maximum number of bytes to transfer000DkField <code>MAXLEN</code> reader - Maximum length of packet payload. If \xe2\x80\xa6DjField <code>MAXLEN</code> reader - Size of the RAM buffer allocated to \xe2\x80\xa6DkField <code>MAXLEN</code> writer - Maximum length of packet payload. If \xe2\x80\xa6DjField <code>MAXLEN</code> writer - Size of the RAM buffer allocated to \xe2\x80\xa6Bc80: +20dB gain adjustment (maximum)0AjPin select for MCK signal.AhMC rollover is disabled.AgMC rollover is enabled.AjMC is disabled or invalid.AhMC is enabled and valid.CmStatus of shadow register and OTP write lock for mem_trim \xe2\x80\xa6kGMII or MIIBb0: -20dB gain adjustment (minimum)0CiField <code>MISSES</code> reader - Number of cache missesCiField <code>MISSES</code> writer - Number of cache missesC`OTP master key is selected as an SNVS master keyCkSNVS master key is selected according to the setting of \xe2\x80\xa6AhWrite access is allowed.AlWrite access is not allowed.AgWrite access is allowedAkWrite access is not allowedCaMODECNF0 (rw) register accessor: an alias for \xe2\x80\xa6AeMonobit Maximum LimitmMonobit RangeCnNot locked. Do not monitor PLL operation. Resetting of the \xe2\x80\xa6CnNot locked. Monitor PLL operation to automatically disable \xe2\x80\xa6CjLocked. Do not monitor PLL operation. Resetting of the \xe2\x80\xa6CnLocked. Monitor PLL operation to automatically disable the \xe2\x80\xa6Al0: Motorola SPI frame formatAeMotorola SPI protocolChMPU_CTRL (rw) register accessor: Use the MPU Control \xe2\x80\xa6CgMPU_RASR (rw) register accessor: Use the MPU Region \xe2\x80\xa6CmMPU_RBAR (rw) register accessor: Read the MPU Region Base \xe2\x80\xa6CnMPU_TYPE (r) register accessor: Read the MPU Type Register \xe2\x80\xa6kDisable MQSjEnable MQSBoData is transmitted/received with the MSB firstDaField <code>MSTICR</code> reader - Clear-on-read multi-master \xe2\x80\xa6BaMultiply with value in ALPHA[7:0]0AfMUX Mode Select Field.00000000000000000000000000000000000000000000AdARP address registerBhAuxiliary timestamp nanoseconds registerBdAuxiliary timestamp seconds registerAeHW feature 1 registerAeHW feature 2 registerBbLayer3 Address 2 filter 0 registerBbLayer3 Address 3 filter 0 registerB`Layer4 address filter 0 registerBaLayer 4 address filter 1 registerAdPPS control registerAePPS interval registerAbPPS width registerAhRx flow control registerBcPTP Source Port Identity 0 RegisterBcPTP Source port identity 1 registerBcPTP Source port identity 2 registerBgSystem time nanoseconds update registerBcSystem time seconds update registerBoA structured list within an attribute, like \xe2\x80\xa6BgQueue interrupt control status RegisterAgRx queue debug registerAgTx queue debug RegisterAkTx queue underflow registerCeNAK_POLL (rw) register accessor: Used by the host \xe2\x80\xa6k252: -4 dBmk248: -8 dBmChThe LPTIM output reflects the inverse of the compare \xe2\x80\xa6CaNMIENCLR (rw) register accessor: an alias for \xe2\x80\xa6CaNMIENSET (rw) register accessor: an alias for \xe2\x80\xa6CnThere is a combinational link from the fault inputs to the \xe2\x80\xa6CnThe direct combinational path from the fault inputs to the \xe2\x80\xa6Be4294967295: Production tests not doneCa0: No acknowledged data transfer on this endpoint000000Ac1: Tx FIFO not fullAc0: Rx FIFO not fullCiError signalled because the semaphore is non-zero and \xe2\x80\xa6000CmError is signalled because the semaphore is of a non-zero \xe2\x80\xa600000000000BeDo not check the contact of USB plug.CjDo not check whether a charger is connected to the USB \xe2\x80\xa6101010Bc0: CRC is not expected in RX framesB`0: CRC is not added to the frameAdNo clock cycle delayAj0: No valid field detectedAo0: Do not send any instruction.CjNon-Privileged Software Access Enable When set, allows \xe2\x80\xa6BfNon-secure access policy indicator bitCmThe non-secure supervisor read access is disabled for the \xe2\x80\xa6ClThe non-secure supervisor read access is enabled for the \xe2\x80\xa610CnThe non-secure supervisor write access is disabled for the \xe2\x80\xa6CmThe non-secure supervisor write access is enabled for the \xe2\x80\xa610CfEncoded value indicating the number of key-storage \xe2\x80\xa6CmThe non-secure user read access is disabled for the first \xe2\x80\xa6ClThe non-secure user read access is enabled for the first \xe2\x80\xa6CnThe non-secure user read access is disabled for the second \xe2\x80\xa6CmThe non-secure user read access is enabled for the second \xe2\x80\xa6CnThe non-secure user write access is disabled for the first \xe2\x80\xa6CmThe non-secure user write access is enabled for the first \xe2\x80\xa6ChThe non-secure user write access is disabled for the \xe2\x80\xa6CnThe non-secure user write access is enabled for the second \xe2\x80\xa6ChFuture for the <code>Peekable::next_if_eq</code> method.CbError state for when all senders has been dropped.m92 - OCTOSPI1n150 - OCTOSPI2AaValue on reset: 00BbField <code>OEOVER</code> reader -0BbField <code>OEOVER</code> writer -0oOne Shot Mode AoOne Shot Mode BAaOne Shot Mode AuxB`Alternate bytes on a single lineAiRepresents a single tick.BmFS is asserted on the first bit of the slot 0BkAudio block output driven when SAIEN is setDdField <code>OPCODE</code> reader - Opcode that enters the 32-bit \xe2\x80\xa6D`Field <code>OPCODE</code> reader - Opcode of Custom instruction.DdField <code>OPCODE</code> writer - Opcode that enters the 32-bit \xe2\x80\xa6D`Field <code>OPCODE</code> writer - Opcode of Custom instruction.hOPERAND0hOPERAND1Af2: Send opcode, byte0.CeByte transmitted after TXD.MAXCNT bytes have been \xe2\x80\xa6AcOver-read characterCiOver-read character. Character sent out in case of an \xe2\x80\xa6CjOutput data retains last value when chip select is negatedCdOutput data is tristated when chip select is negatedCaField <code>OUTPTR</code> reader - Output pointerCaField <code>OUTPTR</code> writer - Output pointerChDescription collection[n]: Output pin select for PWM \xe2\x80\xa6oWrite GPIO portAb7: Oversample 128xAb8: Oversample 256xDjField <code>OVERF0</code> reader - Indicates if any masked-off MSBs in \xe2\x80\xa60DjField <code>OVERF1</code> reader - Indicates if any masked-off MSBs in \xe2\x80\xa60CcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for OVRFLW eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for OVRFLW eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable event routing for OVRFLW eventC`Enable or disable event routing for OVRFLW eventCgWrite \xe2\x80\x981\xe2\x80\x99 to disable event routing for OVRFLW eventDiField <code>OVRFLW</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>OVRFLW</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DdField <code>OVRFLW</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable event \xe2\x80\xa6DjField <code>OVRFLW</code> reader - Enable or disable event routing for \xe2\x80\xa6DeField <code>OVRFLW</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable event \xe2\x80\xa6DiField <code>OVRFLW</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>OVRFLW</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DdField <code>OVRFLW</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable event \xe2\x80\xa6DjField <code>OVRFLW</code> writer - Enable or disable event routing for \xe2\x80\xa6DeField <code>OVRFLW</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable event \xe2\x80\xa6CiDisable the overwriting. Existing Data in Data result \xe2\x80\xa6AgEnable the overwriting.AbAn occupied entry.000DcThe entry corresponding to the key <code>K</code> exists in the map0BbExisting slot with equivalent key.0AbOctoSPI IO ManagerAlFLASH option status register0Ae<code>override</code>Cn2: All trace signals (TRACECLK and TRACEDATA[n]) routed to \xe2\x80\xa6fParitylParity error10BhIndicates if parity expected in RX frameBiIndicates if parity is added to the frameBiField <code>PARITY</code> reader - ParityBoField <code>PARITY</code> reader - Parity error10DiField <code>PARITY</code> reader - Indicates if parity expected in RX \xe2\x80\xa6DjField <code>PARITY</code> reader - Indicates if parity is added to the \xe2\x80\xa6BiField <code>PARITY</code> writer - ParityBoField <code>PARITY</code> writer - Parity error10DiField <code>PARITY</code> writer - Indicates if parity expected in RX \xe2\x80\xa6DjField <code>PARITY</code> writer - Indicates if parity is added to the \xe2\x80\xa6DiField <code>PARTNO</code> reader - Number of processor within family: \xe2\x80\xa6CjSet to 0x9696 to apply the settings Any other value in \xe2\x80\xa60DjField <code>PASSWD</code> reader - set to 0xaa any other value enables \xe2\x80\xa6DjField <code>PASSWD</code> reader - Set to 0x9696 to apply the settings \xe2\x80\xa60DjField <code>PASSWD</code> writer - set to 0xaa any other value enables \xe2\x80\xa6DjField <code>PASSWD</code> writer - Set to 0x9696 to apply the settings \xe2\x80\xa60AdPCS[3:2] are enabledAePCS[3:2] are disabledCkPERFCTR0 (rw) register accessor: Bus fabric performance \xe2\x80\xa6CkPERFCTR1 (rw) register accessor: Bus fabric performance \xe2\x80\xa6CkPERFCTR2 (rw) register accessor: Bus fabric performance \xe2\x80\xa6CkPERFCTR3 (rw) register accessor: Bus fabric performance \xe2\x80\xa6CkPERFSEL0 (rw) register accessor: Bus fabric performance \xe2\x80\xa6CkPERFSEL1 (rw) register accessor: Bus fabric performance \xe2\x80\xa6CkPERFSEL2 (rw) register accessor: Bus fabric performance \xe2\x80\xa6CkPERFSEL3 (rw) register accessor: Bus fabric performance \xe2\x80\xa6AkInitial Count Register BitsCcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PHYEND eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PHYEND eventDiField <code>PHYEND</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>PHYEND</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>PHYEND</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>PHYEND</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DjField <code>PH_ADV</code> reader - Advance the phase of the counter by \xe2\x80\xa6DjField <code>PH_ADV</code> writer - Advance the phase of the counter by \xe2\x80\xa6DkField <code>PH_RET</code> reader - Retard the phase of the counter by 1 \xe2\x80\xa6DkField <code>PH_RET</code> writer - Retard the phase of the counter by 1 \xe2\x80\xa6fPin 100AdSet as output pin 10AcSet as input pin 10fPin 110AdSet as output pin 11AcSet as input pin 11fPin 120AdSet as output pin 12AcSet as input pin 12fPin 130AdSet as output pin 13AcSet as input pin 13fPin 140AdSet as output pin 14AcSet as input pin 14fPin 150AdSet as output pin 15AcSet as input pin 15fPin 160AdSet as output pin 16AcSet as input pin 16fPin 170AdSet as output pin 17AcSet as input pin 17fPin 180AdSet as output pin 18AcSet as input pin 18fPin 190AdSet as output pin 19AcSet as input pin 19fPin 200AdSet as output pin 20AcSet as input pin 20fPin 210AdSet as output pin 21AcSet as input pin 21fPin 220AdSet as output pin 22AcSet as input pin 22fPin 230AdSet as output pin 23AcSet as input pin 23fPin 240AdSet as output pin 24AcSet as input pin 24fPin 250AdSet as output pin 25AcSet as input pin 25fPin 260AdSet as output pin 26AcSet as input pin 26fPin 270AdSet as output pin 27AcSet as input pin 27fPin 280AdSet as output pin 28AcSet as input pin 28fPin 290AdSet as output pin 29AcSet as input pin 29fPin 300AdSet as output pin 30AcSet as input pin 30fPin 310AdSet as output pin 31AcSet as input pin 31AkShifter pin output disabledAiTimer pin output disabledAe2-pin open drain modeCkSIN is used for input data and SOUT is used for output dataCeShifter pin open drain or bidirectional output enableCcTimer pin open drain or bidirectional output enableBh2-pin output only mode (ultra-fast mode)BjSIN is used for both input and output dataBeShifter pin bidirectional output dataBcTimer pin bidirectional output dataAd2-pin push-pull modeBkSOUT is used for both input and output dataAbShifter pin outputA`Timer pin outputAd4-pin push-pull modeCkSOUT is used for input data and SIN is used for output dataBo2-pin open drain mode with separate LPI2C slaveCj2-pin output only mode (ultra-fast mode) with separate \xe2\x80\xa6Bn2-pin push-pull mode with separate LPI2C slaveBg4-pin push-pull mode (inverted outputs)AbPin is active high0AaPin is active low0Bd4: Select PIO0\xe2\x80\x99s RX FIFO 0 as TREQ000Bd5: Select PIO0\xe2\x80\x99s RX FIFO 1 as TREQ000Bd6: Select PIO0\xe2\x80\x99s RX FIFO 2 as TREQ000Bd7: Select PIO0\xe2\x80\x99s RX FIFO 3 as TREQ000Bd0: Select PIO0\xe2\x80\x99s TX FIFO 0 as TREQ000Bd1: Select PIO0\xe2\x80\x99s TX FIFO 1 as TREQ000Bd2: Select PIO0\xe2\x80\x99s TX FIFO 2 as TREQ000Bd3: Select PIO0\xe2\x80\x99s TX FIFO 3 as TREQ000Be12: Select PIO1\xe2\x80\x99s RX FIFO 0 as TREQ000Be13: Select PIO1\xe2\x80\x99s RX FIFO 1 as TREQ000Be14: Select PIO1\xe2\x80\x99s RX FIFO 2 as TREQ000Be15: Select PIO1\xe2\x80\x99s RX FIFO 3 as TREQ000Bd8: Select PIO1\xe2\x80\x99s TX FIFO 0 as TREQ000Bd9: Select PIO1\xe2\x80\x99s TX FIFO 1 as TREQ000Be10: Select PIO1\xe2\x80\x99s TX FIFO 2 as TREQ000Be11: Select PIO1\xe2\x80\x99s TX FIFO 3 as TREQ000BnStatistical Check Poker Count 1 and 0 Register0BnStatistical Check Poker Count 3 and 2 Register0BnStatistical Check Poker Count 5 and 4 Register0BnStatistical Check Poker Count 7 and 6 Register0BnStatistical Check Poker Count 9 and 8 Register0BnStatistical Check Poker Count B and A Register0BnStatistical Check Poker Count D and C Register0BnStatistical Check Poker Count F and E Register0nPoker 0h CountnPoker 1h CountnPoker 2h CountnPoker 3h CountnPoker 4h CountnPoker 5h CountnPoker 6h CountnPoker 7h CountnPoker 8h CountnPoker 9h CountnPoker Ah CountnPoker Bh CountnPoker Ch CountnPoker Dh CountnPoker Eh CountnPoker Fh CountCmPLATFORM (r) register accessor: Platform register. Allows \xe2\x80\xa6CiPLATFORM (r) register accessor: Indicates the type of \xe2\x80\xa6B`Analog ENET PLL Control Register0BgAnalog USB1 480MHz PLL Control Register0i2: +2 dBmi3: +3 dBmi4: +4 dBmi5: +5 dBmi6: +6 dBmi7: +7 dBmi8: +8 dBmCiThe LPTIM output reflects the compare results between \xe2\x80\xa6C`POWERCLR (w) register accessor: an alias for \xe2\x80\xa6C`POWERSET (w) register accessor: an alias for \xe2\x80\xa6BgEnable power to the temperature sensor.000C`Page size for commands PP, PP2O, PP4O and PP4IO.DgField <code>PPSIZE</code> reader - Page size for commands PP, PP2O, \xe2\x80\xa6DgField <code>PPSIZE</code> writer - Page size for commands PP, PP2O, \xe2\x80\xa6iPrescaleroPrescaler ValueC`Preserve DR register when an overrun is detectedCnThis priority for AHB Master Read which this AHB RX Buffer \xe2\x80\xa6000DhField <code>PRI_11</code> reader - Priority of system handler 11, SVCallDhField <code>PRI_11</code> writer - Priority of system handler 11, SVCallDhField <code>PRI_14</code> reader - Priority of system handler 14, PendSVDhField <code>PRI_14</code> writer - Priority of system handler 14, PendSVDeField <code>PRI_15</code> reader - Priority of system handler 15, \xe2\x80\xa6DeField <code>PRI_15</code> writer - Priority of system handler 15, \xe2\x80\xa6C`PRODTEST (r) register accessor: an alias for \xe2\x80\xa6ChProgram Zeroizable Master Key This bit activates ZMK \xe2\x80\xa6ChForce the A input in this product term to a logical zero000BePass the A input in this product term000BkComplement the A input in this product term000CgForce the A input in this product term to a logical one000ChForce the B input in this product term to a logical zero000BePass the B input in this product term000BkComplement the B input in this product term000CgForce the B input in this product term to a logical one000ChForce the C input in this product term to a logical zero000BePass the C input in this product term000BkComplement the C input in this product term000CgForce the C input in this product term to a logical one000ChForce the D input in this product term to a logical zero000BePass the D input in this product term000BkComplement the D input in this product term000CgForce the D input in this product term to a logical one000????>>>>====<<<<;;;;::::9999888877776666555544443333222211110000????>>>>====<<<<;;;;::::9999888877776666555544443333222211110000????>>>>====<<<<;;;;::::9999888877776666555544443333222211110000lData pointer000A`RXD data pointerA`TXD data pointer22A`RXD Data pointerA`TXD Data pointer4ClDescription cluster[n]: Beginning address in RAM of this \xe2\x80\xa6CdRAM address pointer to write samples to with EasyDMABaReceive buffer RAM start address.BbTransmit buffer RAM start address.BdDescription cluster[n]: Data pointer909BiStart address of flash block to be erasedAc1: Pull-down to GND0Ac1: Pull down on pinCeRoute the PWM_OUT_TRIG0 signal to PWM_OUT_TRIG0 port.C`Route the PWMA output to the PWM_OUT_TRIG0 port.CeRoute the PWM_OUT_TRIG1 signal to PWM_OUT_TRIG1 port.C`Route the PWMB output to the PWM_OUT_TRIG1 port.ClOutput is forced to logic 0 state prior to consideration \xe2\x80\xa6ClOutput is forced to logic 1 state prior to consideration \xe2\x80\xa6AdOutput is tristated.021002100AmControls the PLL power modes.CcAn iterator over mutably borrowed pairs of type \xe2\x80\xa6BjA const block: <code>const { ... }</code>.BhA pattern that binds a new variable: \xe2\x80\xa6DgA macro invocation expression: <code>format!(&quot;{}&quot;, q)</code>.BnA parenthesized pattern: <code>(A | B)</code>.GaA range expression: <code>1..2</code>, <code>1..</code>, <code>..2</code>, <code>1..=2</code>, <code>..=2</code>.DkA dynamically sized slice pattern: <code>[a, b, ref i @ .., y, z]</code>\xe2\x80\xa6BeA tuple pattern: <code>(a, b)</code>.DaA <code>Stream</code> that implements a <code>peek</code> method.AiDigital output pin state.BcRCC PLL Fractional Divider RegisteroClock polarity.0DgType to tell <code>SelectWithStrategy</code> which stream to poll next.C`A producer; it can enqueue items into the queue.AnFIFO &lt;= 1\xe2\x81\x844 but not emptyj1\xe2\x81\x844 FIFOAj0 &lt; fifo_level &lt; 1/4Ak1\xe2\x81\x844 &lt; FIFO &lt;= 1\xe2\x81\x842j1\xe2\x81\x842 FIFOAm1/4 &lt;= fifo_level &lt; 1/2Ak1\xe2\x81\x842 &lt; FIFO &lt;= 3\xe2\x81\x844j3\xe2\x81\x844 FIFOAm1/2 &lt;= fifo_level &lt; 3/4Al3\xe2\x81\x844 &lt; FIFO but not fullAn3/4 &lt;= fifo_level &lt; fulln<code>?</code>kRAM variantAkREG_BYPASS_COUNTER disabledAkREG_BYPASS_COUNTER enabled.C`RCCUTOFF (r) register accessor: an alias for \xe2\x80\xa6CmThis bit is set to 1 when DW_apb_i2c is acting as a slave \xe2\x80\xa6DkField <code>RD_REQ</code> reader - This bit is set to 1 when DW_apb_i2c \xe2\x80\xa6CkConfigure number of data lines and opcode used for reading.DiField <code>READOC</code> reader - Configure number of data lines and \xe2\x80\xa6DiField <code>READOC</code> writer - Configure number of data lines and \xe2\x80\xa6CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for READY eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for READY event1010101010Aa1: Error occurred000AeSimplex receiver onlyAlReceiver in half duplex modeDfField <code>REFDIV</code> reader - Divides the PLL input reference \xe2\x80\xa6DfField <code>REFDIV</code> writer - Divides the PLL input reference \xe2\x80\xa6BiSelects VREFH/VREFL as reference voltage.A`Reference selectAaReference control1CcField <code>REFSEL</code> reader - Reference selectCdField <code>REFSEL</code> reader - Reference control1CcField <code>REFSEL</code> writer - Reference selectCdField <code>REFSEL</code> writer - Reference control1CaStatus of the value of CCM_REF_EN_B output of ccmCkThis bit field defines the adjustment bits to calibrate \xe2\x80\xa600000000000CaREGIONEN (rw) register accessor: an alias for \xe2\x80\xa6DjField <code>REGION</code> reader - Indicates the MPU region referenced \xe2\x80\xa6DiField <code>REGION</code> reader - On writes, specifies the number of \xe2\x80\xa6DjField <code>REGION</code> writer - Indicates the MPU region referenced \xe2\x80\xa6DiField <code>REGION</code> writer - On writes, specifies the number of \xe2\x80\xa6AoDigital Regulator Core Register0DeField <code>RELOAD</code> reader - Value to load into the SysTick \xe2\x80\xa6DeField <code>RELOAD</code> writer - Value to load into the SysTick \xe2\x80\xa6BbField <code>resets</code> reader -000BbField <code>resets</code> writer -00CcResult of last compare. Decision point SAMPLE task.0DgField <code>RESULT</code> reader - Result of last compare. Decision \xe2\x80\xa60BbField <code>RESULT</code> reader -ChSignals that a RESUME condition (K state or activity \xe2\x80\xa6DiField <code>RESUME</code> reader - Signals that a RESUME condition (K \xe2\x80\xa6DhField <code>RESUME</code> reader - Device: Remote wakeup. Device can \xe2\x80\xa6DjField <code>RESUME</code> reader - Host: Device has initiated a remote \xe2\x80\xa6DiField <code>RESUME</code> writer - Signals that a RESUME condition (K \xe2\x80\xa6DhField <code>RESUME</code> writer - Device: Remote wakeup. Device can \xe2\x80\xa6DjField <code>RESUME</code> writer - Host: Device has initiated a remote \xe2\x80\xa6kRETRY COUNTAcBit reversed outputBgRevision number of the controller core.BmEnable/disable read access watch in region[0]BeEnable read access watch in region[0]BfDisable read access watch in region[0]DjField <code>RGN0RA</code> reader - Enable/disable read access watch in \xe2\x80\xa6DhField <code>RGN0RA</code> reader - Enable read access watch in region[0]DkField <code>RGN0RA</code> reader - Disable read access watch in region[0\xe2\x80\xa6DjField <code>RGN0RA</code> writer - Enable/disable read access watch in \xe2\x80\xa6DhField <code>RGN0RA</code> writer - Enable read access watch in region[0]DkField <code>RGN0RA</code> writer - Disable read access watch in region[0\xe2\x80\xa6BnEnable/disable write access watch in region[0]BfEnable write access watch in region[0]BgDisable write access watch in region[0]DkField <code>RGN0WA</code> reader - Enable/disable write access watch in \xe2\x80\xa6DkField <code>RGN0WA</code> reader - Enable write access watch in region[0\xe2\x80\xa6DjField <code>RGN0WA</code> reader - Disable write access watch in region\xe2\x80\xa6DkField <code>RGN0WA</code> writer - Enable/disable write access watch in \xe2\x80\xa6DkField <code>RGN0WA</code> writer - Enable write access watch in region[0\xe2\x80\xa6DjField <code>RGN0WA</code> writer - Disable write access watch in region\xe2\x80\xa6BmEnable/disable read access watch in region[1]BeEnable read access watch in region[1]BfDisable read access watch in region[1]DjField <code>RGN1RA</code> reader - Enable/disable read access watch in \xe2\x80\xa6DhField <code>RGN1RA</code> reader - Enable read access watch in region[1]DkField <code>RGN1RA</code> reader - Disable read access watch in region[1\xe2\x80\xa6DjField <code>RGN1RA</code> writer - Enable/disable read access watch in \xe2\x80\xa6DhField <code>RGN1RA</code> writer - Enable read access watch in region[1]DkField <code>RGN1RA</code> writer - Disable read access watch in region[1\xe2\x80\xa6BnEnable/disable write access watch in region[1]BfEnable write access watch in region[1]BgDisable write access watch in region[1]DkField <code>RGN1WA</code> reader - Enable/disable write access watch in \xe2\x80\xa6DkField <code>RGN1WA</code> reader - Enable write access watch in region[1\xe2\x80\xa6DjField <code>RGN1WA</code> reader - Disable write access watch in region\xe2\x80\xa6DkField <code>RGN1WA</code> writer - Enable/disable write access watch in \xe2\x80\xa6DkField <code>RGN1WA</code> writer - Enable write access watch in region[1\xe2\x80\xa6DjField <code>RGN1WA</code> writer - Disable write access watch in region\xe2\x80\xa6BmEnable/disable read access watch in region[2]BeEnable read access watch in region[2]BfDisable read access watch in region[2]DjField <code>RGN2RA</code> reader - Enable/disable read access watch in \xe2\x80\xa6DhField <code>RGN2RA</code> reader - Enable read access watch in region[2]DkField <code>RGN2RA</code> reader - Disable read access watch in region[2\xe2\x80\xa6DjField <code>RGN2RA</code> writer - Enable/disable read access watch in \xe2\x80\xa6DhField <code>RGN2RA</code> writer - Enable read access watch in region[2]DkField <code>RGN2RA</code> writer - Disable read access watch in region[2\xe2\x80\xa6BnEnable/disable write access watch in region[2]BfEnable write access watch in region[2]BgDisable write access watch in region[2]DkField <code>RGN2WA</code> reader - Enable/disable write access watch in \xe2\x80\xa6DkField <code>RGN2WA</code> reader - Enable write access watch in region[2\xe2\x80\xa6DjField <code>RGN2WA</code> reader - Disable write access watch in region\xe2\x80\xa6DkField <code>RGN2WA</code> writer - Enable/disable write access watch in \xe2\x80\xa6DkField <code>RGN2WA</code> writer - Enable write access watch in region[2\xe2\x80\xa6DjField <code>RGN2WA</code> writer - Disable write access watch in region\xe2\x80\xa6BmEnable/disable read access watch in region[3]BeEnable read access watch in region[3]BfDisable read access watch in region[3]DjField <code>RGN3RA</code> reader - Enable/disable read access watch in \xe2\x80\xa6DhField <code>RGN3RA</code> reader - Enable read access watch in region[3]DkField <code>RGN3RA</code> reader - Disable read access watch in region[3\xe2\x80\xa6DjField <code>RGN3RA</code> writer - Enable/disable read access watch in \xe2\x80\xa6DhField <code>RGN3RA</code> writer - Enable read access watch in region[3]DkField <code>RGN3RA</code> writer - Disable read access watch in region[3\xe2\x80\xa6BnEnable/disable write access watch in region[3]BfEnable write access watch in region[3]BgDisable write access watch in region[3]DkField <code>RGN3WA</code> reader - Enable/disable write access watch in \xe2\x80\xa6DkField <code>RGN3WA</code> reader - Enable write access watch in region[3\xe2\x80\xa6DjField <code>RGN3WA</code> reader - Disable write access watch in region\xe2\x80\xa6DkField <code>RGN3WA</code> writer - Enable/disable write access watch in \xe2\x80\xa6DkField <code>RGN3WA</code> writer - Enable write access watch in region[3\xe2\x80\xa6DjField <code>RGN3WA</code> writer - Disable write access watch in region\xe2\x80\xa6AeDMA request disabled.AdDMA request enabled.DeField <code>RIMMIS</code> reader - nUARTRI modem masked interrupt \xe2\x80\xa6DfField <code>RIRMIS</code> reader - nUARTRI modem interrupt status. \xe2\x80\xa6DhField <code>RORMIS</code> reader - Gives the receive over run masked \xe2\x80\xa6DkField <code>RORRIS</code> reader - Gives the raw interrupt state, prior \xe2\x80\xa6DfField <code>RROBIN</code> reader - Round-robin sampling. 1 bit per \xe2\x80\xa6DfField <code>RROBIN</code> writer - Round-robin sampling. 1 bit per \xe2\x80\xa6oRTC is disablednRTC is enabledl3 - RTC_WKUPAiReceive RTS ConfigurationAbPin select for RTSAiPin select for RTS signalAjRun Length 1 Maximum LimitAbRun Length 1 RangeAjRun Length 2 Maximum LimitAbRun Length 2 RangeAjRun Length 3 Maximum LimitAbRun Length 3 RangeAjRun Length 4 Maximum LimitAbRun Length 4 RangeAjRun Length 5 Maximum LimitAbRun Length 5 RangeBoSample Clock source selection for Flash ReadingDiField <code>RXDMAE</code> reader - Receive DMA enable. If this bit is \xe2\x80\xa6DiField <code>RXDMAE</code> reader - Receive DMA Enable. If this bit is \xe2\x80\xa6DiField <code>RXDMAE</code> writer - Receive DMA enable. If this bit is \xe2\x80\xa6DiField <code>RXDMAE</code> writer - Receive DMA Enable. If this bit is \xe2\x80\xa6CcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXDRDY eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXDRDY event10BlEnable or disable interrupt for RXDRDY eventDiField <code>RXDRDY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>RXDRDY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa610DfField <code>RXDRDY</code> reader - Enable or disable interrupt for \xe2\x80\xa6DiField <code>RXDRDY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>RXDRDY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa610DfField <code>RXDRDY</code> writer - Enable or disable interrupt for \xe2\x80\xa6AbPin select for RXDlRXD register0AiPin select for RXD signal1BcReceive buffer contains valid data.AlReceive buffer is not empty.CiReceive buffer is empty, data returned on read is not \xe2\x80\xa6AhReceive buffer is empty.D`Field <code>RXFULL</code> reader - State machine RX FIFO is fullCmDirect read access to the RX FIFO for this state machine. \xe2\x80\xa6ClDisable RDRF assertion due to partially filled FIFO when \xe2\x80\xa6CkEnable RDRF assertion due to partially filled FIFO when \xe2\x80\xa6000000DjField <code>RXOICR</code> reader - Clear-on-read receive FIFO overflow \xe2\x80\xa6AjProgrammable RX Burst SizeAd0 = Normal operation000BbThe receiver has no effect on RTS.CnRTS is deasserted if the receiver data register is full or \xe2\x80\xa6DkField <code>RXUICR</code> reader - Clear-on-read receive FIFO underflow \xe2\x80\xa6CbInternal replacement for <code>static mut T</code>BgTemperature sensor ramp value register.DkTrait implemented by readable registers to enable the <code>read</code> \xe2\x80\xa60CmA receiver of the channel. There can only be one receiver \xe2\x80\xa6CgThe <code>self</code> argument of an associated method.0AoSDMMC command response registerBbInclude or exclude S1 field in RAMDeField <code>S1INCL</code> reader - Include or exclude S1 field in RAMDeField <code>S1INCL</code> writer - Include or exclude S1 field in RAMClTamper event is activated after 2 consecutive samples at \xe2\x80\xa6ClTamper event is activated after 4 consecutive samples at \xe2\x80\xa6ClTamper event is activated after 8 consecutive samples at \xe2\x80\xa6BaInput data is sampled on SCK edgeBiInput data is sampled on delayed SCK edgeCeField <code>SAMPLE</code> reader - Last motion sampleAbPin select for SCK00AjPin select for SCK signal.AoPin select for serial clock SCKAbPin select for SCLAiPin select for SCL signal0CfSCRATCH0 (rw) register accessor: Scratch register. \xe2\x80\xa6CfSCRATCH1 (rw) register accessor: Scratch register. \xe2\x80\xa6CfSCRATCH2 (rw) register accessor: Scratch register. \xe2\x80\xa6CfSCRATCH3 (rw) register accessor: Scratch register. \xe2\x80\xa6CfSCRATCH4 (rw) register accessor: Scratch register. \xe2\x80\xa6CfSCRATCH5 (rw) register accessor: Scratch register. \xe2\x80\xa6CfSCRATCH6 (rw) register accessor: Scratch register. \xe2\x80\xa6CfSCRATCH7 (rw) register accessor: Scratch register. \xe2\x80\xa6ClSystem Control Register. Use the System Control Register \xe2\x80\xa6AbPin select for SDAAiPin select for SDA signal0Ad0: SDD pattern 00000Ad1: SDD pattern 00001Ad2: SDD pattern 00010Ad4: SDD pattern 00100Ad8: SDD pattern 01000Ae16: SDD pattern 10000lSlave enableDjField <code>SETENA</code> reader - Interrupt set-enable bits. Write: 0 \xe2\x80\xa6DjField <code>SETENA</code> writer - Interrupt set-enable bits. Write: 0 \xe2\x80\xa6BfIEEE 802.15.4 start of frame delimiterAiShifter Buffer N Register0lShift BufferB`Shifter Configuration N Register0AjShifter Control N Register0AfShifter Error Register0CeSIE_CTRL (rw) register accessor: SIE control registerDhField <code>SIGNED</code> reader - If SIGNED is set, the shifted and \xe2\x80\xa6000DhField <code>SIGNED</code> writer - If SIGNED is set, the shifted and \xe2\x80\xa6000CjStatus of shadow register read and write, OTP read and \xe2\x80\xa6nSlave, receivenSlave receiveroSlave, transmitAaSlave transmitterCfField <code>SLV_OE</code> reader - Slave output enableCfField <code>SLV_OE</code> writer - Slave output enableBiSubmodule 0 Software Controlled Output 23BiSubmodule 0 Software Controlled Output 45B`Submodule 0 PWM23 Control SelectB`Submodule 0 PWM45 Control SelectBiSubmodule 1 Software Controlled Output 23BiSubmodule 1 Software Controlled Output 45B`Submodule 1 PWM23 Control SelectB`Submodule 1 PWM45 Control SelectBiSubmodule 2 Software Controlled Output 23BiSubmodule 2 Software Controlled Output 45B`Submodule 2 PWM23 Control SelectB`Submodule 2 PWM45 Control SelectBiSubmodule 3 Software Controlled Output 23BiSubmodule 3 Software Controlled Output 45B`Submodule 3 PWM23 Control SelectB`Submodule 3 PWM45 Control SelectAiDeadtime Count Register 00AiDeadtime Count Register 10AkFractional Control Register0CdSM_INSTR (rw) register accessor: Read to see the \xe2\x80\xa6Cjsoftware trigger (counting start is initiated by software)CjSoftware end mode: TC flag is set when NBYTES data are \xe2\x80\xa6DgField <code>SOF_EN</code> reader - Host: Enable SOF generation (for \xe2\x80\xa6DgField <code>SOF_EN</code> writer - Host: Enable SOF generation (for \xe2\x80\xa6AlAddress Comparator 0 matchedAlAddress Comparator 1 matchedm97 - SPDIF_RXm18 - SPI0_IRQm19 - SPI1_IRQClSPINLOCK (rw) register accessor: Reading from a spinlock \xe2\x80\xa6AbRAM source addressAkFlash memory source addressCiSRTC Rollover Enable When set, an SRTC rollover event \xe2\x80\xa6ClSecure Real Time Counter Enabled and Valid When set, the \xe2\x80\xa6BmField <code>SSI_EN</code> reader - SSI enableBmField <code>SSI_EN</code> writer - SSI enableCjSSPDMACR (rw) register accessor: DMA control register, \xe2\x80\xa6CiThe secure supervisor read access is disabled for the \xe2\x80\xa6CnThe secure supervisor read access is enabled for the first \xe2\x80\xa61ChThe secure supervisor read access is enabled for the \xe2\x80\xa6ClStart bit disabled for transmitter/receiver/match store, \xe2\x80\xa60CmTransmitter outputs start bit value 0 before loading data \xe2\x80\xa6CmTransmitter outputs start bit value 1 before loading data \xe2\x80\xa6CjThe secure supervisor write access is disabled for the \xe2\x80\xa6CiThe secure supervisor write access is enabled for the \xe2\x80\xa610DcField <code>STABLE</code> reader - Oscillator is running and stable0AgStall selected endpointk0: StandardBc1: Standard Speed mode of operationB`HFCLKSTART task triggered or notB`LFCLKSTART task triggered or notBjActive LFRC mode. This field is read only.fStatusDiField <code>STATUS</code> reader - The IRK that was used last time an \xe2\x80\xa6DcField <code>STATUS</code> reader - HFCLKSTART task triggered or notDcField <code>STATUS</code> reader - LFCLKSTART task triggered or notDkField <code>STATUS</code> reader - Active LFRC mode. This field is read \xe2\x80\xa6BiField <code>STATUS</code> reader - StatusDkField <code>STATUS</code> writer - Active LFRC mode. This field is read \xe2\x80\xa6AcDCP status register00000AmGPT is disabled in Stop mode.AlGPT is enabled in Stop mode.CiThe secure user read access is disabled for the first \xe2\x80\xa6CkThe secure user read access is enabled for the first slave.CjThe secure user read access is disabled for the second \xe2\x80\xa6CiThe secure user read access is enabled for the second \xe2\x80\xa6CjThe secure user write access is disabled for the first \xe2\x80\xa6CiThe secure user write access is enabled for the first \xe2\x80\xa6CkThe secure user write access is disabled for the second \xe2\x80\xa6CjThe secure user write access is enabled for the second \xe2\x80\xa6BjSecurity Violation 0 Interrupt is DisabledCbSecurity Violation 0 is disabled in the LP domain.BiSecurity Violation 0 Interrupt is EnabledCaSecurity Violation 0 is enabled in the LP domain.BjSecurity Violation 1 Interrupt is DisabledCbSecurity Violation 1 is disabled in the LP domain.BiSecurity Violation 1 Interrupt is EnabledCaSecurity Violation 1 is enabled in the LP domain.BjSecurity Violation 2 Interrupt is DisabledCbSecurity Violation 2 is disabled in the LP domain.BiSecurity Violation 2 Interrupt is EnabledCaSecurity Violation 2 is enabled in the LP domain.BjSecurity Violation 3 Interrupt is DisabledCbSecurity Violation 3 is disabled in the LP domain.BiSecurity Violation 3 Interrupt is EnabledCaSecurity Violation 3 is enabled in the LP domain.BjSecurity Violation 4 Interrupt is DisabledCbSecurity Violation 4 is disabled in the LP domain.BiSecurity Violation 4 Interrupt is EnabledCaSecurity Violation 4 is enabled in the LP domain.BjSecurity Violation 5 Interrupt is DisabledCbSecurity Violation 5 is disabled in the LP domain.BiSecurity Violation 5 Interrupt is EnabledCaSecurity Violation 5 is enabled in the LP domain.AdPad control registermSample width.C`Field <code>SWIDTH</code> reader - Sample width.C`Field <code>SWIDTH</code> writer - Sample width.BbField <code>syscfg</code> reader -00BbField <code>syscfg</code> writer -0ClSYST_CSR (rw) register accessor: Use the SysTick Control \xe2\x80\xa6ClSYST_CVR (rw) register accessor: Use the SysTick Current \xe2\x80\xa6CkSYST_RVR (rw) register accessor: Use the SysTick Reload \xe2\x80\xa6Aa<code>Self</code>Akslave mode control registerBgExtension trait for <code>Spawn</code>.ostatus register0DfField <code>TBLOFF</code> reader - Bits [31:8] of the indicate the \xe2\x80\xa6DfField <code>TBLOFF</code> writer - Bits [31:8] of the indicate the \xe2\x80\xa6AgTCD Transfer Attributes0BeTCD Signed Destination Address Offset0B`TCD Signed Source Address Offset0AaTCM CRTL Register0CiThis bit field contains the last measured temperature \xe2\x80\xa6000C`Description cluster[n]: Channel n task end-point0CmField <code>THDOWN</code> reader - VDOWN = (THDOWN+1)/64*VREFCmField <code>THDOWN</code> writer - VDOWN = (THDOWN+1)/64*VREFDiField <code>THRESH</code> reader - DREQ/IRQ asserted when level &gt;= \xe2\x80\xa6DiField <code>THRESH</code> writer - DREQ/IRQ asserted when level &gt;= \xe2\x80\xa6iArm patchB`THUMB patch (ignore if data fix)m24 - TIM1_BRKm54 - TIM6_DACCiDecrement counter on FlexIO clock, Shift clock equals \xe2\x80\xa6CjDecrement counter on Trigger input (both edges), Shift \xe2\x80\xa6ClDecrement counter on Pin input (both edges), Shift clock \xe2\x80\xa61AdTimer never disabledBcTimer disabled on Timer N-1 disableCkTimer disabled on Timer compare (upper 8-bits match and \xe2\x80\xa60BlTimer disabled on Pin rising or falling edgeCiTimer disabled on Pin rising or falling edge provided \xe2\x80\xa6BfTimer disabled on Trigger falling edgeAdTimer always enabledBaTimer enabled on Timer N-1 enableAmTimer enabled on Trigger highBjTimer enabled on Trigger high and Pin highB`Timer enabled on Pin rising edgeCaTimer enabled on Pin rising edge and Trigger highBdTimer enabled on Trigger rising edgeBoTimer enabled on Trigger rising or falling edgeClTIMERAWH (r) register accessor: Raw read from bits 63:32 \xe2\x80\xa6CnTIMERAWL (r) register accessor: Raw read from bits 31:0 of \xe2\x80\xa6CnTimer output is logic one when enabled and is not affected \xe2\x80\xa6CfTimer output is logic zero when enabled and is not \xe2\x80\xa6CiTimer output is logic one when enabled and on timer resetCjTimer output is logic zero when enabled and on timer resetAoShift on posedge of Shift clockAoShift on negedge of Shift clockAaTimer never resetBnTimer reset on Timer Pin equal to Timer OutputCbTimer reset on Timer Trigger equal to Timer OutputBdTimer reset on Timer Pin rising edgeBbTimer reset on Trigger rising edgeBmTimer reset on Trigger rising or falling edgeCiThe HRTIM prescaler clock source is the same as other \xe2\x80\xa6AbCounter wrap valueAmLow byte of the timeout valueAoAlarm set if the date/day matchBbField <code>TO_PHY</code> reader -BbField <code>TO_PHY</code> writer -Cm1: Sample on trailing edge of clock, shift serial data on \xe2\x80\xa600k6: TransmitCnTrigger outputs are generated during every PWM period even \xe2\x80\xa6CkTrigger outputs are generated only during the final PWM \xe2\x80\xa6AcTrigger active highAbTrigger active lowAjInput trigger is disabled.BoInput trigger is used instead of RXD pin input.CaInput trigger is used instead of CTS_B pin input.CmInput trigger is used to modulate the TXD pin output. The \xe2\x80\xa6AiExternal trigger selectedAiInternal trigger selectedB`Triangle wave generation enabledAbStart bit disabledAaStart bit enabledoTRNG_OK_TO_STOPCmField <code>TXADD0</code> reader - TxAdd for device address 0CmField <code>TXADD0</code> writer - TxAdd for device address 0CmField <code>TXADD1</code> reader - TxAdd for device address 1CmField <code>TXADD1</code> writer - TxAdd for device address 1CmField <code>TXADD2</code> reader - TxAdd for device address 2CmField <code>TXADD2</code> writer - TxAdd for device address 2CmField <code>TXADD3</code> reader - TxAdd for device address 3CmField <code>TXADD3</code> writer - TxAdd for device address 3CmField <code>TXADD4</code> reader - TxAdd for device address 4CmField <code>TXADD4</code> writer - TxAdd for device address 4CmField <code>TXADD5</code> reader - TxAdd for device address 5CmField <code>TXADD5</code> writer - TxAdd for device address 5CmField <code>TXADD6</code> reader - TxAdd for device address 6CmField <code>TXADD6</code> writer - TxAdd for device address 6CmField <code>TXADD7</code> reader - TxAdd for device address 7CmField <code>TXADD7</code> writer - TxAdd for device address 7AfDivider factor (1-128)CdCTS input is sampled at the start of each character.CbCTS input is sampled when the transmitter is idle.BeCTS has no effect on the transmitter.CkEnables clear-to-send operation. The transmitter checks \xe2\x80\xa6AcTransmit CTS SourceDjField <code>TXDMAE</code> reader - Transmit DMA enable. If this bit is \xe2\x80\xa6DjField <code>TXDMAE</code> reader - Transmit DMA Enable. If this bit is \xe2\x80\xa6DjField <code>TXDMAE</code> writer - Transmit DMA enable. If this bit is \xe2\x80\xa6DjField <code>TXDMAE</code> writer - Transmit DMA Enable. If this bit is \xe2\x80\xa6CcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXDRDY eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXDRDY event10BlEnable or disable interrupt for TXDRDY eventDiField <code>TXDRDY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>TXDRDY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa610DfField <code>TXDRDY</code> reader - Enable or disable interrupt for \xe2\x80\xa6DiField <code>TXDRDY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>TXDRDY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa610DfField <code>TXDRDY</code> writer - Enable or disable interrupt for \xe2\x80\xa6AaTX Data SCL StallAbPin select for TXDlTXD register0AiPin select for TXD signal1AmTransmit buffer is not empty.AiTransmit buffer is empty.D`Field <code>TXFULL</code> reader - State machine TX FIFO is fullCnDirect write access to the TX FIFO for this state machine. \xe2\x80\xa6BkWrite a Transmit ACK for each received wordBlWrite a Transmit NACK for each received wordDkField <code>TXOICR</code> reader - Clear-on-read transmit FIFO overflow \xe2\x80\xa6DkField <code>TXOVER</code> reader - TX FIFO overflow (i.e. write-on-full \xe2\x80\xa6DkField <code>TXOVER</code> writer - TX FIFO overflow (i.e. write-on-full \xe2\x80\xa6AjProgrammable TX Burst SizeAd0 = Normal operation000BeThe transmitter has no effect on RTS.CmWhen a character is placed into an empty transmitter data \xe2\x80\xa6BdTransmitter request-to-send polaritylBasic timersA`Timeout registerCkOperations a type has to support in order to be used as \xe2\x80\xa6Ahinput selection register0DgTypes that can be interpolated inside a <code>quote!</code> invocation.ClRead data into the first buffer, while writing data from \xe2\x80\xa60BfA try block: <code>try { ... }</code>.BoFuture for the <code>try_join3</code> function.BoFuture for the <code>try_join4</code> function.BoFuture for the <code>try_join5</code> function.DkA path like <code>core::slice::Iter</code>, optionally qualified with a \xe2\x80\xa6Bd21: Select UART0\xe2\x80\x99s RX FIFO as TREQ000Bd20: Select UART0\xe2\x80\x99s TX FIFO as TREQ000Bd23: Select UART1\xe2\x80\x99s RX FIFO as TREQ000Bd22: Select UART1\xe2\x80\x99s TX FIFO as TREQ000DiField <code>UARTEN</code> reader - UART enable: 0 = UART is disabled. \xe2\x80\xa6DiField <code>UARTEN</code> writer - UART enable: 0 = UART is disabled. \xe2\x80\xa6CiUARTFBRD (rw) register accessor: Fractional Baud Rate \xe2\x80\xa6CfUARTIBRD (rw) register accessor: Integer Baud Rate \xe2\x80\xa6CiUARTIFLS (rw) register accessor: Interrupt FIFO Level \xe2\x80\xa6CkUARTILPR (rw) register accessor: IrDA Low-Power Counter \xe2\x80\xa6CmUARTIMSC (rw) register accessor: Interrupt Mask Set/Clear \xe2\x80\xa6Bb0: Don\xe2\x80\x99t stall selected endpointCmUpdates not allowed. After the initial configuration, the \xe2\x80\xa6CeUpdates allowed. Software can modify the watchdog \xe2\x80\xa6CcSelects up mode or up-and-down mode for the counterDjField <code>UPDOWN</code> reader - Selects up mode or up-and-down mode \xe2\x80\xa6DjField <code>UPDOWN</code> writer - Selects up mode or up-and-down mode \xe2\x80\xa6m25 - USB_OTG10Ahno description availableDmA braced group of imports in a <code>use</code> item: <code>{A, B, C}</code>.CcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for VALRDY eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for VALRDY eventDiField <code>VALRDY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>VALRDY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>VALRDY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DhField <code>VALRDY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6AhVariable initial latencyAdtrim bandgap voltageCgSelect input voltage source for LDO_3P0 from either \xe2\x80\xa6000j13: VDDH/50BlThe variadic argument of a foreign function.DoBase struct for <code>Vec</code> and <code>VecView</code>, generic over the \xe2\x80\xa6CeTokens in expression position not interpreted by Syn.BnTokens forming an item not interpreted by Syn.CnTokens in an <code>extern</code> block not interpreted by Syn.CnTokens within the definition of a trait not interpreted by \xe2\x80\xa6CcTokens within an impl block not interpreted by Syn.BkA raw token literal not interpreted by Syn.CbTokens in pattern position not interpreted by Syn.BoTokens in type position not interpreted by Syn.AmGPT is disabled in wait mode.AlGPT is enabled in wait mode.CjWAKE_EN0 (rw) register accessor: enable clock in wake modeCjWAKE_EN1 (rw) register accessor: enable clock in wake modehWATCHDOG0ChDU[3:0] represents the week day. DT[1:0] is don\xe2\x80\x99t careClWICT[7:0] = Time duration between interrupt and time-out \xe2\x80\xa6BbVCO frequency range 192 to 836 MHzBbField <code>WINDEX</code> reader -BbField <code>WINDEX</code> writer -C`WLENGTHH (r) register accessor: an alias for \xe2\x80\xa6C`WLENGTHL (r) register accessor: an alias for \xe2\x80\xa6CfDQS pin will be used as Write Mask when writing to \xe2\x80\xa6CjDQS pin will not be used as Write Mask when writing to \xe2\x80\xa6CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for WRITE eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for WRITE eventBbField <code>WVALUE</code> reader -BbField <code>WVALUE</code> writer -BhFLASH write sector protection for bank 10BiTrait implemented by writeable registers.0B`X1 buffer configuration registerB`X2 buffer configuration registerhXIP_CTRLBaQSPI flash execute-in-place blockAf17: <code>10001</code>000Aa0: <code>0</code>BfZeroizable Master Key is Equal to ZeroAg3: 120 samples / reportAd120 samples / reportk2: 125 Kbps0h125 Kbps0Ag4: 160 samples / reportAd160 samples / reportk7: 16384 ush16384 usAo2720: <code>101010100000</code>:Ai<code>101010100000</code>Ag5: 200 samples / reportAd200 samples / reportAg6: 240 samples / reportAd240 samples / reportAg7: 280 samples / reportAd280 samples / reportBa2147483648: 32 MHz / 2 = 16.0 MHzBg1342177280: 32 MHz / 3 = 10.6666667 MHzB`1073741824: 32 MHz / 4 = 8.0 MHzAo805306368: 32 MHz / 5 = 6.4 MHzBe671088640: 32 MHz / 6 = 5.3333333 MHzAo536870912: 32 MHz / 8 = 4.0 MHzAe32 MHz / 2 = 16.0 MHzAk32 MHz / 3 = 10.6666667 MHzAd32 MHz / 4 = 8.0 MHzAd32 MHz / 5 = 6.4 MHzAj32 MHz / 6 = 5.3333333 MHzAd32 MHz / 8 = 4.0 MHzk3: 500 Kbps0h500 Kbps0CgACKFAIL flag clear bit Set by software to clear the \xe2\x80\xa6CkThe SDMMC_ACKTIMER register contains the acknowledgment \xe2\x80\xa6CkBit 10 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ACQUIRED \xe2\x80\xa60ClBit 10 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ACQUIRED \xe2\x80\xa60CkBit 8 - This bit captures DW_apb_i2c activity and stays \xe2\x80\xa6BmBit 0 - I2C Activity Status. Reset value: 0x0AfADC1&amp;2 block resetAkADC3 Autonomous mode enableC`ADC3 Peripheral Clocks Enable During CSleep Mode0Badifferential mode for calibrationAeLinearity calibrationAlBank 1 CRC sector select bitAoExtended address configuration.Bg0x624 - Extended address configuration.ChBit 0 - Enable or disable address matching on ADDRESS[0]0ChBit 1 - Enable or disable address matching on ADDRESS[1]0AhBit 6 - Addressing mode.0Ahvoltage regulator enableCiAnticipated frame synchronization detection interrupt \xe2\x80\xa6BbRCC AHB1 Peripheral Reset RegisterBbRCC AHB2 Peripheral Reset RegisterAgRCC AHB3 Reset RegisterBbRCC AHB4 Peripheral Reset RegisterAeBank 1 CRC select bitCcExecutes another future after this one resolves \xe2\x80\xa60CmChain on a computation for when a value is ready, passing \xe2\x80\xa60AgRCC APB1 Clock Register0AoAPB2 peripheral freeze registerBbRCC APB2 Peripheral Reset RegisterAoAPB3 peripheral freeze registerBbRCC APB3 Peripheral Reset RegisterAoAPB4 peripheral freeze registerBbRCC APB4 Peripheral Reset RegisterAjAdaptive proportion cutoffBa0x08 - Adaptive proportion cutoffBfBits 0:31 - Adaptive proportion cutoffBgAutomatic PTP Pdelay_Req message EnableCjBit 12 - This field specifies that the Master has lost \xe2\x80\xa6CmArbitration Lost Interrupt Enable The ARBLSTIE bit is set \xe2\x80\xa6ClReturns the underlying byte slice excluding the trailing \xe2\x80\xa6CoConverts the <code>CString</code> to a <code>CStr</code> slice.ChReturns the remaining items of this iterator as a slice.BnExtracts a slice containing the entire vector.CgReturns the array slice backing the buffer, without \xe2\x80\xa6CiReturns a slice of the remaining entries in the iterator.000CfReturns a slice of all the key-value pairs in the map.111BmReturns a slice of all the values in the set.2CnBit 17 - Pull automatically when the output shift register \xe2\x80\xa60CmBit 16 - Push automatically when the input shift register \xe2\x80\xa60BiA-peripheral session valid override valueCmProvides a mutable reference to the back element, or None \xe2\x80\xa6CmBit 24 - An invalid value has been written to CTRL_ENABLE \xe2\x80\xa60Am1200 baud (actual rate: 1205)0Am2400 baud (actual rate: 2396)0Am4800 baud (actual rate: 4808)0Am9600 baud (actual rate: 9598)0CiBaud rate. Accuracy depends on the HFCLK source selected.Ck0x524 - Baud rate. Accuracy depends on the HFCLK source \xe2\x80\xa6AeBits 0:31 - Baud rate02100BfBDMA and DMAMUX Autonomous mode enableBdBDMA Clock Enable During CSleep Mode0nBESL thresholdChThis crate provides macros to generate bitfield-like \xe2\x80\xa6DiCombines <code>bitfield_bitrange</code> and <code>bitfield_fields</code>.CmBRK DFSDM1_BREAKx enable (x=0 if TIM15, x=1 if TIM16, x=2 \xe2\x80\xa60BnCOMP channel 1 blanking source selection bits.0iBootload.CkSelect the boot mode procedure to be used. This bit can \xe2\x80\xa6ClAvoid Error-Bit Generation in Broadcast The BRDNOGEN bit \xe2\x80\xa6AlSETUP data, byte 1, bRequestBd0x484 - SETUP data, byte 1, bRequestClBits 0:7 - SETUP data, byte 1, bRequest. Values provided \xe2\x80\xa6iBits 8:150CiBits 0:14 - Length of DMA RAM allocation in number of \xe2\x80\xa60CmBus speed mode selection between DS, HS, SDR12, SDR25 and \xe2\x80\xa6BiB-peripheral session valid override valueBfA fixed capacity <code>CString</code>.AaC string literal.Bachannel calibration offset statusAmCalibration Factor register 2CkReturns the number of elements the map can hold without \xe2\x80\xa6CkReturns the number of elements the set can hold without \xe2\x80\xa6CmReturns the number of elements the table can hold without \xe2\x80\xa6CkReturns the maximum number of elements the vector can hold.BhReturns the capacity of the binary heap.CjReturns the maximum number of elements the deque can hold.0CnReturns the capacity of the buffer, which is the length of \xe2\x80\xa6BoReturns the number of elements the map can holdBoReturns the number of elements the set can holdCeReturns the number of elements that the map can hold.CkReturns the maximum number of elements the String can hold.CjReturns the maximum number of elements the queue can hold.000CjReturn the number of elements the map can hold without \xe2\x80\xa6CjReturn the number of elements the set can hold without \xe2\x80\xa6AbWrite burst enable0CkCommand response received (CRC check failed). Interrupt \xe2\x80\xa6CmBits 11:14 - When this channel completes, it will trigger \xe2\x80\xa60000000A`Enable channels.Ag0x24 - Enable channels.AkBits 0:1 - Enable channels.0AoConnector ID status change maskAjBackup Symbol Clock EnableCiVoltage Switch clock stopped interrupt enable Set and \xe2\x80\xa6Aa<code>1010</code>CdBit 0 - Read this register to clear the combined \xe2\x80\xa6CkCommand index. This bit can only be written by firmware \xe2\x80\xa6CgCMDREND flag clear bit Set by software to clear the \xe2\x80\xa6CgCMDSENT flag clear bit Set by software to clear the \xe2\x80\xa6CkThe CPSM treats the command as a data transfer command, \xe2\x80\xa6ClMute detection flag. This bit is write only. Programming \xe2\x80\xa6AbMMC Counter FreezeA`Code memory sizeAg0x14 - Code memory sizeBoBits 0:31 - Code memory size in number of pagesCkCollapse the range into single span, preserving as much \xe2\x80\xa6AoCOMP1/2 peripheral clock enable0CmBit 16 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[0] \xe2\x80\xa60CnBit 16 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[0] \xe2\x80\xa601100CkBit 16 - Enable or disable event routing for COMPARE[0] \xe2\x80\xa60CmBit 16 - Write \xe2\x80\x981\xe2\x80\x99 to enable event routing for COMPARE\xe2\x80\xa60CnBit 16 - Write \xe2\x80\x981\xe2\x80\x99 to disable event routing for COMPARE\xe2\x80\xa604433CmBit 17 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[1] \xe2\x80\xa60CnBit 17 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[1] \xe2\x80\xa601100CkBit 17 - Enable or disable event routing for COMPARE[1] \xe2\x80\xa60CmBit 17 - Write \xe2\x80\x981\xe2\x80\x99 to enable event routing for COMPARE\xe2\x80\xa60CnBit 17 - Write \xe2\x80\x981\xe2\x80\x99 to disable event routing for COMPARE\xe2\x80\xa604433CmBit 18 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[2] \xe2\x80\xa60CnBit 18 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[2] \xe2\x80\xa601100CkBit 18 - Enable or disable event routing for COMPARE[2] \xe2\x80\xa60CmBit 18 - Write \xe2\x80\x981\xe2\x80\x99 to enable event routing for COMPARE\xe2\x80\xa60CnBit 18 - Write \xe2\x80\x981\xe2\x80\x99 to disable event routing for COMPARE\xe2\x80\xa604433CmBit 19 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[3] \xe2\x80\xa60CnBit 19 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[3] \xe2\x80\xa601100CkBit 19 - Enable or disable event routing for COMPARE[3] \xe2\x80\xa60CmBit 19 - Write \xe2\x80\x981\xe2\x80\x99 to enable event routing for COMPARE\xe2\x80\xa60CnBit 19 - Write \xe2\x80\x981\xe2\x80\x99 to disable event routing for COMPARE\xe2\x80\xa604433CmBit 20 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[4] \xe2\x80\xa60CnBit 20 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[4] \xe2\x80\xa60CmBit 21 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[5] \xe2\x80\xa60CnBit 21 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[5] \xe2\x80\xa60AeConst equality check.000CfReturns <code>true</code> if the set contains a value.0EbReturn <code>true</code> if an equivalent to <code>value</code> exists in the set.mCORDIC enableBgLow level access to Cortex-M processorsClCounter reset This bit is set by software and cleared by \xe2\x80\xa6CnBits 8:15 - Configure CPU flash patch and breakpoint (FPB) \xe2\x80\xa60CeBits 0:7 - Configure CPU non-intrusive debug features0CcFull size (33-bit or 17-bit) CRC polynomial is usedAdBank 1 CRC busy flagjCRC resultAhBank 1 CRC sector numberAgFLASH CRC data registerBiFLASH CRC end address register for bank 1CbBank 1 end of CRC calculation interrupt enable bitCkBit 13 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CRCERROR \xe2\x80\xa60ClBit 13 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CRCERROR \xe2\x80\xa60BlBit 0 - No valid end of frame (EoF) detected0BgCRC received does not match local checkAjBank 1 CRC read error flagBkFLASH CRC start address register for bank 1BoCRYP peripheral clock enable during CSleep mode0AmCSI clock enable in Stop modeAjCSI ready Interrupt EnableCjCommand response timeout. Interrupt flag is cleared by \xe2\x80\xa6C`Description collection[n]: Reserved for customerCi0x80..0x100 - Description collection[n]: Reserved for \xe2\x80\xa6BaBits 0:31 - Reserved for customer0mD1 Stop ResetC`RCC Domain 2 Kernel Clock Configuration Register0CmData transfer aborted interrupt enable Set and cleared by \xe2\x80\xa6AgDAC1 and 2 Blocks ResetCfDAC2 (containing one converter) Autonomous mode enableCkDAC2 (containing one converter) peripheral clock enable \xe2\x80\xa6BeAll endpoints interrupt mask registerCgDATAEND flag clear bit Set by software to clear the \xe2\x80\xa6CgBits 16:17 - Radio data rate that the CCM shall run \xe2\x80\xa60CiData and R1b busy timeout period This bit can only be \xe2\x80\xa6Cg1024 us debounce time. Recommended for NX1612AA and \xe2\x80\xa6CgDBCKEND flag clear bit Set by software to clear the \xe2\x80\xa6BfBank 1 ECC double detection error flagCgDirectly control the SWD debug port of either processorCh0x14 - Directly control the SWD debug port of either \xe2\x80\xa6CnSet bits high to enable pause when the corresponding debug \xe2\x80\xa6Ca0x2c - Set bits high to enable pause when the \xe2\x80\xa6BjD-cache clean and invalidate by MVA to PoC000BoDCMI peripheral clock enable during csleep mode0CjData block sent/received (CRC check failed). Interrupt \xe2\x80\xa6CiBits 16:25 - NAK polling interval for a full speed device0CfBits 0:9 - NAK polling interval for a low speed device0CaPauses execution for <code>ms</code> millisecondsClDelay using the Cortex-M systick for a certain duration, \xe2\x80\xa6DkPauses execution for at minimum <code>ms</code> milliseconds. Pause can \xe2\x80\xa60DjPauses execution for at minimum <code>ns</code> nanoseconds. Pause can \xe2\x80\xa60CaPauses execution for <code>us</code> microseconds3DkPauses execution for at minimum <code>us</code> microseconds. Pause can \xe2\x80\xa60CiData enable and ready configuration When the PSSI_RDY \xe2\x80\xa6hDetected00000000nError occurred0nError detectedA`Suspend detectedoResume detectedBlDescription collection[n]: Device identifierCi0x60..0x68 - Description collection[n]: Device identifierBkBits 0:31 - 64 bit unique device identifierCjBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DEVMATCH \xe2\x80\xa60CkBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DEVMATCH \xe2\x80\xa60AoDFSDM1 Peripheral Clocks Enable0BiDevice IN endpoint transfer size registerCdEndpoint 0 transmit FIFO size register (device mode)gDisableCkOperation as GPIO pins. Same protection as normal GPIO pinsBeDisable CPU ITM and ETM functionalityClDisable CPU FPB unit. Writes into the FPB registers will \xe2\x80\xa6CdDisable (use with Xtal or low-swing external source)BgDisable external source (use with Xtal)555AiPeripheral is powered offCjBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DISABLED \xe2\x80\xa60CkBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DISABLED \xe2\x80\xa60A`Disable shortcut000000000000000000999999999CbCRC length is zero and CRC calculation is disabledhDisabled0000000lDisable UART331mDisable UARTE442===========kDisable SPIlDisable SPIM6AdDisable EasyDMA list0AaDisable SPI slave8kDisable TWI99lDisable TWIM::::::33gDisable000000lDisable TWIS<<::111111<<<111111111111111BbAuto collision resolution disabledCkDisabled. Pin specified by PSEL will not be acquired by \xe2\x80\xa6mDisable SAADC4444444444444444444444BiBurst mode is disabled (normal operation)A`Disable shortcut00000006666660?660AfDisable RR[0] registerAfDisable RR[1] registerAfDisable RR[2] registerAfDisable RR[3] registerAfDisable RR[4] registerAfDisable RR[5] registerAfDisable RR[6] registerAfDisable RR[7] register>8888888AoDebounce input filters disabled?99999?????99999AnComparator hysteresis disabledgDisable000000000000000;;;;;;;;;;;;hDisabled<<<<<1111111CbLooping disabled (stop at the end of the sequence)CkSequence is disabled, and shall not be started as it is \xe2\x80\xa63333BmDisable cache. Invalidates all cache entries.AgDisable cache profilingoDisable channel00000000000000000000000000000006666666666666666666666666CjReception disabled and now data will be written to the \xe2\x80\xa6ClTransmission disabled and now data will be read from the \xe2\x80\xa6CdMaster clock generator disabled and PSEL.MCK not \xe2\x80\xa6999AjUSB peripheral is disabledA`Disable shortcut0000;;;;;;;;;;;;;;;;;;;;;;;;;AgPull-up is disconnectedlDisable QSPI=gNo pull=C`K_PRTL can be selected for use from register \xe2\x80\xa6AmCRYPTOCELL subsystem disabledAgMaster mode is disabledAgMaster restart disabledBaslave issues STOP_DET intr alwaysBgDefault behaviour of TX_EMPTY interruptAmOverflow when RX_FIFO is fullCfDisables programming of GENERAL_CALL or START_BYTE \xe2\x80\xa6AnRX_UNDER interrupt is unmaskedAmRX_OVER interrupt is unmaskedAmRX_FULL interrupt is unmaskedAmTX_OVER interrupt is unmaskedAnTX_EMPTY interrupt is unmaskedAlRD_REQ interrupt is unmaskedAnTX_ABORT interrupt is unmaskedAmRX_DONE interrupt is unmaskedAnACTIVITY interrupt is unmaskedAnSTOP_DET interrupt is unmaskedAoSTART_DET interrupt is unmaskedAnGEN_CALL interrupt is unmaskedBaRESTART_DET interrupt is unmaskedoI2C is disabledBfSlave receiver generates NACK normallyBaReceive FIFO DMA channel disabledBbtransmit FIFO DMA channel disabledB`Generate NACK for a General CallBdDMA1 Clock Enable During CSleep Mode0AaDMA2D block resetBdDMA2 Clock Enable During CSleep Mode0BcChannel missed frame count registerCjBit 2 - DMA on error. If this bit is set to 1, the DMA \xe2\x80\xa60Bechannel DMA Underrun Interrupt enableBjDevice OUT endpoint transfer size registerBhBit 31 - Enable day of the week matching0CfData timeout. Interrupt flag is cleared by writing \xe2\x80\xa6ChBits 0:6 - Duration of the partial erase in milliseconds0BcDevice VBUS discharge time registerBaIEEE 802.15.4 energy detect levelBi0x668 - IEEE 802.15.4 energy detect levelAoWatermark for buffer empty flagBgindicates the state of the clock enableBn0xb0 - indicates the state of the clock enable1Bn0xb4 - indicates the state of the clock enableCjBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDCRYPT \xe2\x80\xa60CkBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDCRYPT \xe2\x80\xa60CeDescription cluster[n]: Time added after the sequenceCg0x0c - Description cluster[n]: Time added after the \xe2\x80\xa6ClBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[0] \xe2\x80\xa60CmBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[0] \xe2\x80\xa60ChBit 2 - Enable or disable interrupt for ENDEPIN[0] event0ClBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[1] \xe2\x80\xa60CmBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[1] \xe2\x80\xa60ChBit 3 - Enable or disable interrupt for ENDEPIN[1] event0ClBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[2] \xe2\x80\xa60CmBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[2] \xe2\x80\xa60ChBit 4 - Enable or disable interrupt for ENDEPIN[2] event0ClBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[3] \xe2\x80\xa60CmBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[3] \xe2\x80\xa60ChBit 5 - Enable or disable interrupt for ENDEPIN[3] event0ClBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[4] \xe2\x80\xa60CmBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[4] \xe2\x80\xa60ChBit 6 - Enable or disable interrupt for ENDEPIN[4] event0ClBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[5] \xe2\x80\xa60CmBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[5] \xe2\x80\xa60ChBit 7 - Enable or disable interrupt for ENDEPIN[5] event0ClBit 8 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[6] \xe2\x80\xa60CmBit 8 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[6] \xe2\x80\xa60ChBit 8 - Enable or disable interrupt for ENDEPIN[6] event0ClBit 9 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[7] \xe2\x80\xa60CmBit 9 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[7] \xe2\x80\xa60ChBit 9 - Enable or disable interrupt for ENDEPIN[7] event0CkBit 11 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDISOIN \xe2\x80\xa60ClBit 11 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDISOIN \xe2\x80\xa60CgBit 11 - Enable or disable interrupt for ENDISOIN event0CjBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDKSGEN \xe2\x80\xa60CkBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDKSGEN \xe2\x80\xa60ClBits 16:19 - Device endpoint to send data to. Only valid \xe2\x80\xa60CfBits 16:19 - Endpoint number of the interrupt endpoint0AeEnumeration done maskCkBit 23 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for EP0SETUP \xe2\x80\xa60ClBit 23 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for EP0SETUP \xe2\x80\xa60CgBit 23 - Enable or disable interrupt for EP0SETUP event0fBit 2100000000fBit 2300000000fBit 2500000000fBit 2700000000fBit 2900000000fBit 3100000000ChDevice only: Can be set to ignore the buffer control \xe2\x80\xa6Cg0x60 - Device only: Can be set to ignore the buffer \xe2\x80\xa6CfProvides information on which endpoint\xe2\x80\x99s EasyDMA \xe2\x80\xa6Cn0x468 - Provides information on which endpoint\xe2\x80\x99s EasyDMA \xe2\x80\xa6CaRegister for erasing all non-volatile user memoryCi0x50c - Register for erasing all non-volatile user memoryChBit 0 - Erase all non-volatile memory including UICR \xe2\x80\xa60DiMaps this future\xe2\x80\x99s <code>Error</code> to a new error type using the \xe2\x80\xa60CkWraps the current stream in a new stream which converts \xe2\x80\xa60CjBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ERRORECB \xe2\x80\xa60CkBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ERRORECB \xe2\x80\xa60lError sourceAd0x480 - Error sourceClError source Note : this register is read / write one to \xe2\x80\xa6Cm0x480 - Error source Note : this register is read / write \xe2\x80\xa63Ad0x4c4 - Error source404Ad0x4d0 - Error sourceAeDisable event routingAm0x348 - Disable event routingAdEnable event routingAl0x344 - Enable event routingAbExclude parity bit0gExclude0000000000000000000000000000000ChExtended length. Effective length of LENGTH field in \xe2\x80\xa6CdBit 17 - Enable or disable external source for LFCLK0o<code>11</code>000BnSingle data line SPI. FAST_READ (opcode 0x0B).AaFDCAN block resetBcFDCAN kernel clock source selectionBfLogical \xe2\x80\x9cor\xe2\x80\x9d with a boolean value.CkPerforms a bitwise \xe2\x80\x9cor\xe2\x80\x9d operation on the address of \xe2\x80\xa6BhBitwise \xe2\x80\x9cor\xe2\x80\x9d with the current value.00000000000ClReceive and transmit FIFO data This register can only be \xe2\x80\xa6CmReturns a mutable reference to an entry in the table with \xe2\x80\xa6CgFind an element in the list that can be changed and \xe2\x80\xa6DgThe equivalent of <code>core::hash::Hasher.finish</code> for 32-bit \xe2\x80\xa6ClBit 31 - When 1, RX FIFO steals the TX FIFO\xe2\x80\x99s storage, \xe2\x80\xa60ClBit 30 - When 1, TX FIFO steals the RX FIFO\xe2\x80\x99s storage, \xe2\x80\xa60DfMaps a stream like <code>StreamExt::map</code> but flattens nested \xe2\x80\xa60AnFMAC enable during CSleep Mode0CjRuns this stream to completion, executing the provided \xe2\x80\xa60CbForce internal reference on VP (reserved for test)BaCapture complete interrupt enableBdForce into reset (i.e. power it off)Bk0x04 - Force into reset (i.e. power it off)CmTransmission is independent of frame timer and will start \xe2\x80\xa6AgAccess an entry by key.0CeCreates a new <code>AtomicBool</code> from a pointer.CdCreates a new <code>AtomicPtr</code> from a pointer.CgCreates a new reference to an atomic integer from a \xe2\x80\xa600000000000BlCreate a <code>Rate</code> from a raw value.0DbBuilds a <code>CString</code> copying from a raw C string pointer.CnSingle-Ended DM indicator This bit gives the voltage level \xe2\x80\xa6AcComparator FunctioniGate HCLKCdGeneral core configuration register, for core_id \xe2\x80\xa6CnGeneral core configuration register, for core_id 0x0000_[23\xe2\x80\xa61CmBit 11 - Set only when a General Call address is received \xe2\x80\xa6AnReturns the current duty cycleClReturn the index with references to the stored key-value \xe2\x80\xa6AkReturn item index and valueBdGlobal IN non-periodic NAK effectiveAaGPIO output valueAh0x10 - GPIO output valueDaBits 0:29 - Set output level (1/0 -&gt; high/low) for GPIO0\xe2\x80\xa6\xe2\x80\xa60A`GPIO block reset0000000000BbGeneral purpose retention registerBj0x51c - General purpose retention registerBmBits 0:7 - General purpose retention register000BiHost all channels interrupt mask registerCjA hash map implemented with quadratic probing and SIMD \xe2\x80\xa6EdA hash set implemented as a <code>HashMap</code> where the value is <code>()</code>.BoHASH peripheral clock enable during CSleep mode0AjHost channel mask registerDe<code>static</code> friendly data structures that don\xe2\x80\x99t require \xe2\x80\xa6CiStatus indicating that HFCLKSTART task has been triggeredCk0x408 - Status indicating that HFCLKSTART task has been \xe2\x80\xa6BcHost Frame Scheduling List RegisterCjBit 1 - Controls the use of the MPU for HardFaults and \xe2\x80\xa60CfTask mode: Clear pin from OUT[n] task. Event mode: \xe2\x80\xa6CjNon-periodic transmit FIFO/queue status register (host \xe2\x80\xa6ChBit 2 - Host: raised every time the host sends a SOF \xe2\x80\xa600000AmBit 30 - Enable hour matching0BiHost periodic transmit FIFO size registerAaHRTIM block resetBoHigh Resolution Timer clock prescaler selectionB`HSE Clock Security System enableAjHSE ready Interrupt EnableBdInternal RC 48 MHz clock calibrationAeRC48 clock ready flagBmHigh Speed Internal clock enable in Stop modeAjHSI ready Interrupt EnableC`I2C1 Peripheral Clocks Enable During CSleep Mode0C`I2C2 Peripheral Clocks Enable During CSleep Mode0C`I2C3 Peripheral Clocks Enable During CSleep Mode0AkI2C4 Autonomous mode enableC`I2C4 Peripheral Clocks Enable During CSleep Mode0BdI2C5 block enable during CSleep Mode0BcI2C Receive FIFO Threshold RegisterBj0x38 - I2C Receive FIFO Threshold RegisterCnI2C Receive FIFO Level Register This register contains the \xe2\x80\xa6Ch0x78 - I2C Receive FIFO Level Register This register \xe2\x80\xa6BdI2C Transmit FIFO Threshold RegisterBk0x3c - I2C Transmit FIFO Threshold RegisterCkI2C Transmit FIFO Level Register This register contains \xe2\x80\xa6Ci0x74 - I2C Transmit FIFO Level Register This register \xe2\x80\xa6ClDouble buffer mode active buffer indication This bit can \xe2\x80\xa6CmNumber of transfers per buffer. This 8-bit value shall be \xe2\x80\xa6CnIDMA buffer transfer complete clear bit Set by software to \xe2\x80\xa6Aj0x560..0x568 - UnspecifiedAeSPI interface timing.Am0x640 - SPI interface timing.AcCluster UnspecifiedBbIncomplete isochronous IN transferBoBank 1 inconsistency error interrupt enable bitAbInclude parity bitAgInclude even parity bitgInclude0000000000000000000000000000000Dj<code>IndexMap</code> is a hash table where the iteration order of the \xe2\x80\xa6CnCreate an <code>IndexMap</code> from a list of key-value pairsCeCreate an <code>IndexSet</code> from a list of valuesC`Acquire a vaild, but possibly aliased, instance.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AaDisable interruptAi0x308 - Disable interrupt1010101010101010101010101010101010101010101010101010101010101010A`Enable interruptAh0x304 - Enable interrupt1010101010101010101010101010101010101010101010101010101010101010AjInternal reference (0.6 V)Cj15: 0]: Polling interval Number of CLK cycle between a \xe2\x80\xa6AjTake ownership of the key.CfConsumes this entry to yield to key associated with it0CeTakes ownership of the key, leaving the entry vacant.CmConverts into a mutable reference to the entry\xe2\x80\x99s key in \xe2\x80\xa6DkConverts the <code>OccupiedEntry</code> into a mutable reference to the \xe2\x80\xa60CeConsumes this entry and yields a reference to the \xe2\x80\xa60ClConverts into a mutable reference to the entry\xe2\x80\x99s value \xe2\x80\xa600CmConvert an owned instance into a (conceptually owned) fat \xe2\x80\xa600DnReturns the underlying <code>Vec&lt;T,N&gt;</code>. Order is arbitrary and \xe2\x80\xa60CjBit 19 - input signal to peripheral, after override is \xe2\x80\xa60hIO_BANK0eBit 50000AiOCTOSPI IO manager enableCgMacro for sending a formatted string through an ITM \xe2\x80\xa6AiInterrupt Enable for irq0B`0x00 - Interrupt Enable for irq0AhInterrupt Force for irq0Ao0x04 - Interrupt Force for irq0CeInterrupt status after masking &amp; forcing for irq0Cl0x08 - Interrupt status after masking &amp; forcing for irq0CgChecks if the value of the field is <code>_08BIT</code>0CgChecks if the value of the field is <code>_0D_BM</code>CgChecks if the value of the field is <code>_1000K</code>CgChecks if the value of the field is <code>_1067K</code>CgChecks if the value of the field is <code>_10BIT</code>CgChecks if the value of the field is <code>_1231K</code>CgChecks if the value of the field is <code>_1280K</code>CgChecks if the value of the field is <code>_128US</code>CgChecks if the value of the field is <code>_12BIT</code>o<code>11</code>00000000CgChecks if the value of the field is <code>_131MS</code>CgChecks if the value of the field is <code>_1333K</code>CgChecks if the value of the field is <code>_14BIT</code>CgChecks if the value of the field is <code>_16BIT</code>000CgChecks if the value of the field is <code>_16MHZ</code>CgChecks if the value of the field is <code>_1MBIT</code>0CgChecks if the value of the field is <code>_1SMPL</code>CgChecks if the value of the field is <code>_24BIT</code>000CgChecks if the value of the field is <code>_256US</code>CgChecks if the value of the field is <code>_2MBIT</code>0CgChecks if the value of the field is <code>_32BIT</code>00CgChecks if the value of the field is <code>_32MHZ</code>CgChecks if the value of the field is <code>_512US</code>CfChecks if the value of the field is <code>ABOVE</code>0CfChecks if the value of the field is <code>BELOW</code>0CfChecks if the value of the field is <code>CLASS</code>AkConnect to Clock peripheralAhCalculate a CRC-16-CCITTBiCalculate a CRC-32 (IEEE802.3 polynomial)CfChecks if the value of the field is <code>CRCOK</code>CfChecks if the value of the field is <code>CROSS</code>CfChecks if the value of the field is <code>DATA0</code>CfChecks if the value of the field is <code>DATA1</code>CfChecks if the value of the field is <code>DEBUG</code>CfChecks if the value of the field is <code>DIV_1</code>CfChecks if the value of the field is <code>DIV_2</code>CfChecks if the value of the field is <code>DIV_4</code>CfChecks if the value of the field is <code>DIV_8</code>CjReturns <code>true</code> if the map contains no elements.CjReturns <code>true</code> if the set contains no elements.0B`Returns true if the vec is emptyBcChecks if the binary heap is empty.BcReturns whether the deque is empty.BdReturns true if the buffer is empty.BmReturns true if the map contains no elements.50BcChecks if the linked list is empty.BcReturns whether the queue is empty.00CcReturns true if the map slice contains no elements.3CcReturns true if the set slice contains no elements.BmReturns true if the set contains no elements.CaChecks if this <code>TokenStream</code> is empty.A`Tx FIFO is emptyA`Rx FIFO is emptyAlCheck if the queue is empty.AcIs the queue empty.0CcReturns <code>true</code> if there are zero fields.ClReturns whether there are no more tokens remaining to be \xe2\x80\xa6CiDetermines whether this punctuated sequence is empty, \xe2\x80\xa6CfChecks if the value of the field is <code>ENTER</code>CfChecks if the value of the field is <code>ERASE</code>0CfChecks if the value of the field is <code>EVENT</code>CfChecks if the value of the field is <code>GAIN1</code>CfChecks if the value of the field is <code>GAIN2</code>CfChecks if the value of the field is <code>GAIN4</code>CnDetermines whether this is a path of length 1 equal to the \xe2\x80\xa6CfChecks if the value of the field is <code>INPUT</code>000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CfChecks if the value of the field is <code>K1024</code>CfChecks if the value of the field is <code>K2048</code>CgFractional divider operation is gated by the PWM B pin.CfChecks if the value of the field is <code>MODE0</code>CfChecks if the value of the field is <code>MODE3</code>CfChecks if the value of the field is <code>OTHER</code>CfChecks if the value of the field is <code>PAUSE</code>0CfChecks if the value of the field is <code>PP4IO</code>CfChecks if the value of the field is <code>READY</code>00000CfChecks if the value of the field is <code>RIGHT</code>0CfChecks if the value of the field is <code>RX_RU</code>CfChecks if the value of the field is <code>SLAVE</code>Aa<code>1111</code>000Aa<code>1101</code>000Aa<code>1011</code>000Aa<code>1001</code>000A`<code>111</code>000A`<code>101</code>000CfChecks if the value of the field is <code>STALL</code>0CfChecks if the value of the field is <code>SYNTH</code>00CfChecks if the value of the field is <code>THREE</code>CfChecks if the value of the field is <code>TIMER</code>0CfChecks if the value of the field is <code>TX_RU</code>CfChecks if the value of the field is <code>VALID</code>AdMaster Write CommandBmIsochronous OUT packet dropped interrupt maskBaControls the split of ISO buffersBi0x51c - Controls the split of ISO buffersBlD1ITCM Block Clock Enable During CSleep mode0CiAn iterator visiting all key-value pairs in arbitrary \xe2\x80\xa6CnAn iterator visiting all elements in arbitrary order, with \xe2\x80\xa6CiReturns a mutable iterator visiting all values in the \xe2\x80\xa6CeReturns an iterator that allows modifying each value.CnReturn an iterator over the key-value pairs of the map, in \xe2\x80\xa641CjReturn an iterator over the key-value pairs of the map \xe2\x80\xa61DiGet an iterator over the mutably borrowed <code>Field</code> items in \xe2\x80\xa6CiReturns an iterator over mutably borrowed syntax tree \xe2\x80\xa6AoIWDG1 control option status bitAnIWDG1 option configuration bitAogroup injected conversion startCaEnd of injected conversion flag of the master ADCC`End of injected conversion flag of the slave ADCBoEnd of injected sequence flag of the master ADCBnEnd of injected sequence flag of the slave ADCAnJPGDEC Peripheral Clock Enable0B`Total number of L3 or L4 FiltersCkGet the last key-value pair, with mutable access to the \xe2\x80\xa600CbMutably borrows the last element in this sequence.BnBits 0:9 - The length of the data in buffer 0.0C`Bits 16:25 - The length of the data in buffer 1.0CiStatus indicating that LFCLKSTART task has been triggeredCk0x414 - Status indicating that LFCLKSTART task has been \xe2\x80\xa6AjClock source for the LFCLKBb0x518 - Clock source for the LFCLKAgLFRC mode configurationAo0x5b4 - LFRC mode configurationCjLate frame synchronization detection interrupt enable. \xe2\x80\xa6DjIf the cursor is pointing at a <code>Lifetime</code>, returns it along \xe2\x80\xa6Akline interrupt status clearAlLine masked interrupt statusAiLine raw interrupt statusCmTask mode: Set pin from OUT[n] task. Event mode: Generate \xe2\x80\xa6CjControls USBD peripheral low power mode during USB suspendCn0x52c - Controls USBD peripheral low power mode during USB \xe2\x80\xa6CnBit 0 - Controls USBD peripheral low-power mode during USB \xe2\x80\xa60AaLPM Channel IndexAoLPTIM1 Peripheral Clocks Enable0AoLPTIM2 Peripheral Clocks Enable0AoLPTIM3 Peripheral Clocks Enable0AoLPTIM4 Peripheral Clocks Enable0AoLPTIM5 Peripheral Clocks Enable0CbReset due to illegal D1 DStandby or CPU CStop flag0AaData frame formatClLeast significant bit first. This bit is set and cleared \xe2\x80\xa6BjLSE clock security system Interrupt EnableB`LSE clock security system enableAjLSE ready Interrupt EnableAjLSI ready Interrupt EnableBoLTDC peripheral clock enable during CSleep mode0CdBit 5 - This bit masks the R_RD_REQ interrupt in \xe2\x80\xa60AdARP address registerBhAuxiliary timestamp nanoseconds registerBdAuxiliary timestamp seconds registerAeHW feature 1 registerAeHW feature 2 registerBbLayer3 Address 2 filter 0 registerBbLayer3 Address 3 filter 0 registerB`Layer4 address filter 0 registerBaLayer 4 address filter 1 registerAdPPS control registerAePPS interval registerAbPPS width registerBcPTP Source Port Identity 0 RegisterBcPTP Source port identity 1 registerBcPTP Source port identity 2 registerBgSystem time nanoseconds update registerBcSystem time seconds update registerCmMap this future\xe2\x80\x99s output to a different type, returning \xe2\x80\xa60CkBits 5:9 - The least-significant bit allowed to pass by \xe2\x80\xa60000000ClBits 10:14 - The most-significant bit allowed to pass by \xe2\x80\xa60000000Ao+20dB gain adjustment (maximum)0AaMDIOS block resetBdMDMA Clock Enable During CSleep Mode0AcMagic Packet EnableAeMagic Packet ReceivedCkBit 23 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for MHRMATCH \xe2\x80\xa60ClBit 23 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for MHRMATCH \xe2\x80\xa60Ao-20dB gain adjustment (minimum)0BcRadio mode configuration register 0Bk0x650 - Radio mode configuration register 0AiMotorola SPI frame formatCjUse the MPU Control Register to enable and disable the \xe2\x80\xa6Cg0xed94 - Use the MPU Control Register to enable and \xe2\x80\xa6ClUse the MPU Region Attribute and Size Register to define \xe2\x80\xa6Cn0xeda0 - Use the MPU Region Attribute and Size Register to \xe2\x80\xa6CnRead the MPU Region Base Address Register to determine the \xe2\x80\xa6Ci0xed9c - Read the MPU Region Base Address Register to \xe2\x80\xa6ClRead the MPU Type Register to determine if the processor \xe2\x80\xa6Ck0xed90 - Read the MPU Type Register to determine if the \xe2\x80\xa6AjMost significant bit firstBgQueue interrupt control status RegisterCfUsed by the host controller. Sets the wait time in \xe2\x80\xa6Cm0x6c - Used by the host controller. Sets the wait time in \xe2\x80\xa6f-4 dBmf-8 dBmCkConstructs a new history buffer, where every element is \xe2\x80\xa60AjBits 16:23 - NFCID1 byte Q0AiBits 8:15 - NFCID1 byte R0AhBits 0:7 - NFCID1 byte S0AjBits 16:23 - NFCID1 byte T0AiBits 8:15 - NFCID1 byte U0AhBits 0:7 - NFCID1 byte V0AjBits 24:31 - NFCID1 byte W0AjBits 16:23 - NFCID1 byte X0AiBits 8:15 - NFCID1 byte Y0BnBits 0:7 - NFCID1 byte Z (very last byte sent)0AnDisable non-maskable interruptBf0x328 - Disable non-maskable interruptAmEnable non-maskable interruptBe0x324 - Enable non-maskable interruptB`CRC is not expected in RX framesAmCRC is not added to the frameAlDo not send any instruction.BnNo acknowledged data transfer on this endpoint000000CcNon-periodic transmit request queue space availableBcNon-periodic TxFIFO space availableBnTop of the non-periodic transmit request queueBaNumber of comparators implemented00BdNon-zero-length status OUT handshakeAcSend opcode, byte0.AaOPAMP block resetAoOption byte change ongoing flagCaOption byte start change option configuration bitmOTFDEC1 resetmOTFDEC2 resetClBits 0:4 - The lowest-numbered pin that will be affected \xe2\x80\xa60CkBit 9 - output signal to pad after register override is \xe2\x80\xa60oOversample 128xoOversample 256xCbBit 1 - RX buffer overflow detected, and prevented0CbBit 0 - RX buffer overflow detected, and prevented0CcBit 0 - TX buffer over-read detected, and prevented0CcBit 3 - TX buffer over-read detected, and prevented0CjOverrun/underrun interrupt enable. This bit is set and \xe2\x80\xa6BgProtected area start address for bank 1BgProtected area start address for bank 2BeProtected area end address for bank 1BeProtected area end address for bank 2CkAll trace signals (TRACECLK and TRACEDATA[n]) routed to \xe2\x80\xa6CcPeeks any identifier including keywords. Usage: \xe2\x80\xa6ClProduces a future which retrieves a mutable reference to \xe2\x80\xa6CkReturns a mutable reference to the greatest item in the \xe2\x80\xa6CnCreates a new stream which exposes a <code>peek</code> method.0B`Bus fabric performance counter 0Bg0x08 - Bus fabric performance counter 0CjBits 0:23 - Busfabric saturating performance counter 0 \xe2\x80\xa60B`Bus fabric performance counter 1Bg0x10 - Bus fabric performance counter 1CjBits 0:23 - Busfabric saturating performance counter 1 \xe2\x80\xa60B`Bus fabric performance counter 2Bg0x18 - Bus fabric performance counter 2CjBits 0:23 - Busfabric saturating performance counter 2 \xe2\x80\xa60B`Bus fabric performance counter 3Bg0x20 - Bus fabric performance counter 3CjBits 0:23 - Busfabric saturating performance counter 3 \xe2\x80\xa60C`Bus fabric performance event select for PERFCTR0Cg0x0c - Bus fabric performance event select for PERFCTR0CiBits 0:4 - Select an event for PERFCTR0. Count either \xe2\x80\xa60C`Bus fabric performance event select for PERFCTR1Cg0x14 - Bus fabric performance event select for PERFCTR1CiBits 0:4 - Select an event for PERFCTR1. Count either \xe2\x80\xa60C`Bus fabric performance event select for PERFCTR2Cg0x1c - Bus fabric performance event select for PERFCTR2CiBits 0:4 - Select an event for PERFCTR2. Count either \xe2\x80\xa60C`Bus fabric performance event select for PERFCTR3Cg0x24 - Bus fabric performance event select for PERFCTR3CiBits 0:4 - Select an event for PERFCTR3. Count either \xe2\x80\xa60BaDevice personalization status bitA`Gain in PGA modeCfBank 1 programming sequence error interrupt enable bitBaSelect PIO0\xe2\x80\x99s RX FIFO 0 as TREQ000BaSelect PIO0\xe2\x80\x99s RX FIFO 1 as TREQ000BaSelect PIO0\xe2\x80\x99s RX FIFO 2 as TREQ000BaSelect PIO0\xe2\x80\x99s RX FIFO 3 as TREQ000BaSelect PIO0\xe2\x80\x99s TX FIFO 0 as TREQ000BaSelect PIO0\xe2\x80\x99s TX FIFO 1 as TREQ000BaSelect PIO0\xe2\x80\x99s TX FIFO 2 as TREQ000BaSelect PIO0\xe2\x80\x99s TX FIFO 3 as TREQ000BaSelect PIO1\xe2\x80\x99s RX FIFO 0 as TREQ000BaSelect PIO1\xe2\x80\x99s RX FIFO 1 as TREQ000BaSelect PIO1\xe2\x80\x99s RX FIFO 2 as TREQ000BaSelect PIO1\xe2\x80\x99s RX FIFO 3 as TREQ000BaSelect PIO1\xe2\x80\x99s TX FIFO 0 as TREQ000BaSelect PIO1\xe2\x80\x99s TX FIFO 1 as TREQ000BaSelect PIO1\xe2\x80\x99s TX FIFO 2 as TREQ000BaSelect PIO1\xe2\x80\x99s TX FIFO 3 as TREQ000CcPlatform register. Allows software to know what \xe2\x80\xa6Cj0x04 - Platform register. Allows software to know what \xe2\x80\xa6BeIndicates the type of platform in useBl0x00 - Indicates the type of platform in useBdRCC PLL1 Fractional Divider RegisterAkPLL1 ready Interrupt EnableoClock polarity.0CmBits 16:17 - When In task mode: Operation to be performed \xe2\x80\xa60BfCOMP channel 1 polarity selection bit.0oPolynomial sizeCkRemoves the item from the back of the deque and returns \xe2\x80\xa6AiPower-on programming donef+2 dBmf+3 dBmf+4 dBmf+5 dBmf+6 dBmf+7 dBmf+8 dBmAiA position of a nul byte.AjBits 16:18 - divide by 1-70AjBits 12:14 - divide by 1-70CiDescription cluster[n]: RAMn power control clear registerCk0x08 - Description cluster[n]: RAMn power control clear \xe2\x80\xa6CgDescription cluster[n]: RAMn power control set registerCi0x04 - Description cluster[n]: RAMn power control set \xe2\x80\xa6BcFLASH protection address for bank 10AmAsynchronous prescaler factorAlSynchronous prescaler factorAj0x6c0..0x6cc - UnspecifiedAj0x6d0..0x6dc - UnspecifiedCfDescription collection[n]: Production test signature nCm0x350..0x35c - Description collection[n]: Production test \xe2\x80\xa6BgBits 0:31 - Production test signature nCjBits 5:6 - Protocol as defined by the b7:b6 of SEL_RES \xe2\x80\xa60AkPeriodic TxFIFO empty levelBkPeriodic transmit data FIFO space availableA`Pull-down to GND0A`Pull down on pinDfAppends a given string slice onto the end of this <code>String</code>.CnBit 5 - See IC_RAW_INTR_STAT for a detailed description of \xe2\x80\xa6BgTemperature sensor ramp value register.AiRepetition counter cutoffB`0x04 - Repetition counter cutoffBeBits 0:31 - Repetition counter cutoffCaBank 1 read protection error interrupt enable bitBhBank 1 secure error interrupt enable bitCmReads a IEEE754 single-precision (4 bytes) floating point \xe2\x80\xa6CmReads a IEEE754 double-precision (8 bytes) floating point \xe2\x80\xa6CdReads a signed 16 bit integer from <code>buf</code>.DcReads a signed 24 bit integer from <code>buf</code>, stored in i32.CdReads a signed 32 bit integer from <code>buf</code>.DcReads a signed 48 bit integer from <code>buf</code>, stored in i64.CdReads a signed 64 bit integer from <code>buf</code>.CeReads a signed n-bytes integer from <code>buf</code>.CaRead the value from a RORegister, RWRegister, \xe2\x80\xa60CgReads an unsigned 16 bit integer from <code>buf</code>.DfReads an unsigned 24 bit integer from <code>buf</code>, stored in u32.CgReads an unsigned 32 bit integer from <code>buf</code>.DfReads an unsigned 48 bit integer from <code>buf</code>, stored in u64.CgReads an unsigned 64 bit integer from <code>buf</code>.nError occurred000DnA method\xe2\x80\x99s <code>self</code> receiver, such as <code>&amp;self</code> or \xe2\x80\xa6AlEnable/disable regions watchBd0x510 - Enable/disable regions watchAhProcessor core registersDaRegisters the waker to be notified on calls to <code>wake</code>.ClRegister a waker. This will overwrite the previous waker \xe2\x80\xa6nReset detectedBeBit 0 - Reset from pin-reset detected0CjBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RESOLVED \xe2\x80\xa60CkBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RESOLVED \xe2\x80\xa60AoSDMMC command response registerCnBit 0 - Controls the response of the ISO IN endpoint to an \xe2\x80\xa60CjBit 0 - Clock has been resuscitated, correct the error \xe2\x80\xa6jBits 28:31CnBits 4:7 - This field depends on the revision of the UART: \xe2\x80\xa6CdBits 4:7 - These bits return the peripheral revisionCkBits 0:3 - Minor revision number m in the rnpm revision \xe2\x80\xa6BiMAC Receive Packet Controller FIFO StatusCnBit 10 - Select whether RING_SIZE applies to read or write \xe2\x80\xa60000000AdRTC APB Clock Enable0AkRemote wakeup Packet EnableAmRemote wakeup Packet ReceivedCmBit 0 - Set if the processor attempts to read the receive \xe2\x80\xa6AdRx CRC Error PacketsCjBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXDREADY \xe2\x80\xa60CkBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXDREADY \xe2\x80\xa60CmIterator for array of: 0x20..0x30 - Direct read access to \xe2\x80\xa6CmReceive FIFO half full There are at least half the number \xe2\x80\xa6CgBits 3:5 - Receive interrupt FIFO level select. The \xe2\x80\xa60AiRx LPI Transition counterAkRx LPI Microseconds CounterCgRXOVERR flag clear bit Set by software to clear the \xe2\x80\xa6CjBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXPTRUPD \xe2\x80\xa60CkBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXPTRUPD \xe2\x80\xa60CfBit 1 - Enable or disable interrupt for RXPTRUPD event0AgRx Unicast Packets GoodCfMMC Receive Unicast Good Packet Counter Interrupt MaskChMMC Receive Unicast Good Packet Counter Interrupt StatusCjBit 10 - Keep RAM section S10 on or off in System ON mode.0CmBit 10 - Keep RAM section S10 of RAMn on or off in System \xe2\x80\xa60CjBit 11 - Keep RAM section S11 on or off in System ON mode.0CmBit 11 - Keep RAM section S11 of RAMn on or off in System \xe2\x80\xa60CjBit 12 - Keep RAM section S12 on or off in System ON mode.0CmBit 12 - Keep RAM section S12 of RAMn on or off in System \xe2\x80\xa60CjBit 13 - Keep RAM section S13 on or off in System ON mode.0CmBit 13 - Keep RAM section S13 of RAMn on or off in System \xe2\x80\xa60CjBit 14 - Keep RAM section S14 on or off in System ON mode.0CmBit 14 - Keep RAM section S14 of RAMn on or off in System \xe2\x80\xa60CjBit 15 - Keep RAM section S15 on or off in System ON mode.0CmBit 15 - Keep RAM section S15 of RAMn on or off in System \xe2\x80\xa60BeSecured area start address for bank 1BeSecured area start address for bank 2BcSecured area end address for bank 1BcSecured area end address for bank 2C`SAI1 Peripheral Clocks Enable During CSleep Mode0BkSAI2 and SAI3 kernel clock source selectionC`SAI2 Peripheral Clocks Enable During CSleep Mode0C`SAI3 Peripheral Clocks Enable During CSleep Mode0AkSAI4 Autonomous mode enableCaSub-Block A of SAI4 kernel clock source selectionCaSub-Block B of SAI4 kernel clock source selectionC`SAI4 Peripheral Clocks Enable During CSleep Mode0AoFLASH secure address for bank 10CkBits 0:7 - Minimum amount of time that the CSN pin must \xe2\x80\xa60CmScratch register. Information persists through soft reset \xe2\x80\xa6Cn0x0c - Scratch register. Information persists through soft \xe2\x80\xa61Cn0x10 - Scratch register. Information persists through soft \xe2\x80\xa62Cn0x14 - Scratch register. Information persists through soft \xe2\x80\xa63Cn0x18 - Scratch register. Information persists through soft \xe2\x80\xa64Cn0x1c - Scratch register. Information persists through soft \xe2\x80\xa65Cn0x20 - Scratch register. Information persists through soft \xe2\x80\xa66Cn0x24 - Scratch register. Information persists through soft \xe2\x80\xa67Cn0x28 - Scratch register. Information persists through soft \xe2\x80\xa6AaSDD pattern 00000AaSDD pattern 00001AaSDD pattern 00010AaSDD pattern 00100AaSDD pattern 01000AaSDD pattern 10000BnSMPS step-down converter external supply readyCiSDIO mode interrupt received interrupt enable Set and \xe2\x80\xa6BdSDMMC1 and SDMMC1 Delay Clock Enable0BdSDMMC2 and SDMMC2 delay clock enable0BcSDMMC kernel clock source selectionBaSecurity enable option status bitBaSecurity option configuration bitCkReceive clock selection. These bits can only be written \xe2\x80\xa6CkBit 19 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SELECTED \xe2\x80\xa60ClBit 19 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SELECTED \xe2\x80\xa60CgBit 19 - Enable or disable interrupt for SELECTED event0CjBit 0 - Indicates support for separate instruction and \xe2\x80\xa6AdAuto baud rate errorAcAuto baud rate flagC`ACK response received/transmitted interrupt maskBo7-bit Address Detection/4-bit Address DetectionAlAddress matched (slave mode)kI2C AddressfenableCkSelection of source for alternate function of output ports.CnAccumulated Horizontal back porch (in units of pixel clock \xe2\x80\xa6lAlarm enablejAlarm flagBcAccept Non-matching Frames ExtendedBcAccept Non-matching Frames StandardCnAutomatic status-polling mode stop. This bit determines if \xe2\x80\xa6BaAccess to Reserved Address EnableAoAccess to Reserved Address LineA`Arbitration lostAjAuto-reload preload enable00CfAutoreload match ARRM is set by hardware to inform \xe2\x80\xa6CkAccumulated Vertical back porch (in units of horizontal \xe2\x80\xa6CnAnalog voltage detector output on VDDA This bit is set and \xe2\x80\xa6Afanalog watchdog 1 flagAfanalog watchdog 2 flagAfanalog watchdog 3 flagClBits 5:9 - The lowest-numbered pin that will be affected \xe2\x80\xa60jByte countBdBit Error Corrected Interrupt EnableBbBit Error Corrected Interrupt LineiBus errorAkBest effort service latencyBfBit Error Uncorrected Interrupt EnableBdBit Error Uncorrected Interrupt LinelBuffer IndexlBlock LengthjBlue valueCnBlue value. These bits define the blue value for the A4 or \xe2\x80\xa6CnBlue Value. These bits define the blue value for the A4 or \xe2\x80\xa6CiFMC bank mapping These bits allows different to remap \xe2\x80\xa6BfBOR_LVL Brownout Reset Threshold LevelCjBackup regulator enable When set, the Backup regulator \xe2\x80\xa6iBusy flaghBus busyCmBusy. This bit is set when an operation is ongoing. It is \xe2\x80\xa6Bechannel busy writing sample time flaglData byte 0.AdClause 45 PHY EnableAaCalibration minusBfIncrease frequency of RTC by 488.5 ppmCmCapture/compare 1 clear flag Writing 1 to this bit clears \xe2\x80\xa6BjCapture/Compare x (x=1) DMA request enable0BlCapture/Compare x (x=1-4) DMA request enable0AmCapture/compare DMA selection000BhCapture/Compare x (x=1) interrupt enable0BjCapture/Compare x (x=1-2) interrupt enable1BjCapture/Compare x (x=1-4) interrupt enable0BcCapture/compare 1 interrupt enable.BfCapture/compare x (x=1) interrupt flag0BhCapture/compare x (x=1-2) interrupt flagBhCapture/compare x (x=1,2) interrupt flagBhCapture/compare x (x=1-4) interrupt flag0CnCompare 1 interrupt flag The CC1IF flag is set by hardware \xe2\x80\xa6BdClear COMP channel 1 Interrupt Flag.CcCapture/Compare x (x=1) complementary output enable0CeCapture/Compare x (x=1-3) complementary output enableBgCapture/Compare x (x=1) output Polarity0BiCapture/Compare x (x=1-2) output Polarity0BiCapture/Compare x (x=1-4) output Polarity0BhCapture/Compare x (x=1) overcapture flag0BjCapture/Compare x (x=1-2) overcapture flagBjCapture/Compare x (x=1,2) overcapture flagBjCapture/Compare x (x=1-4) overcapture flag0BaCapture/compare preloaded control00BhCapture/compare control update selection00AoContext Descriptor Error EnableAjClock error current statusCmConfiguration error interrupt enable. This bit is set and \xe2\x80\xa6ClConfiguration error interrupt flag. This bit is set when \xe2\x80\xa6AlClock error interrupt statusBdConfiguration Error Interrupt EnableBbConfiguration Error Interrupt LineBaColor Frame Buffer Pitch in bytesAcChannel halted maskAeCircular mode enabled0BhClock enable of bitstream clock number 1AnClears the Line Interrupt FlagB`Character match interrupt enableAiCurrent mode of operationdCNAK0BiCapture/Compare control update generation00AfSPI Communication ModeCfCompanding mode. These bits are set and cleared by \xe2\x80\xa6AeContinuous conversionkClock phase0nClock polarity0BgCurrent QTD (transfer descriptor) indexiCRC ErrorAcClear the read flaglCrop featureCmChip-select high time CSHT + 1 defines the minimum number \xe2\x80\xa6BoChange of Synchronization Mode Interrupt EnableClClear status match flag Writing 1 clears the SMF flag in \xe2\x80\xa6BmChange of Synchronization Mode Interrupt LineCmClear D1 domain CPU1 Standby, Stop and HOLD flags (always \xe2\x80\xa6A`C-VLAN or S-VLAN0AeCommand target bank 1AeCommand target bank 2CnClear transfer complete flag Writing 1 clears the TCF flag \xe2\x80\xa6CnClear transfer error flag Writing 1 clears the TEF flag in \xe2\x80\xa6CnClear timeout flag Writing 1 clears the TOF flag in the SR \xe2\x80\xa6jCTS enableBaCOMP channel 1 output status bit.AdClear the write flagAdDA Inverse FilteringCmData A write to this register loads the FIFO provided the \xe2\x80\xa6dDataCn31: 0]: Data Data to be sent/received to/from the external \xe2\x80\xa6AhLong/short debounce timeAgData BIt Rate PrescalerBiDisable Carrier Sense During TransmissionCnNumber of dummy cycles. This field defines the duration of \xe2\x80\xa600AnDMA Disable on Reception ErrorCmData double transfer rate. This bit sets the DTR mode for \xe2\x80\xa6Cmdata double transfer rate. This bit sets the DTR mode for \xe2\x80\xa61AlDriver Enable assertion timeAnDriver Enable deassertion timeAhDelay hold quarter cycleCnDelay hold quarter cycle. Add a quarter cycle delay on the \xe2\x80\xa6AbPrescaler for PLL1AdData Last Error CodeAoDMA register for burst accessesAcDMA enable receiverAfDMA enable transmitterCeBank 1 PCROP protected erase enable option status bitClBank 1 PCROP protected erase enable option configuration \xe2\x80\xa6CfBank 1 secure protected erase enable option status bitCmBank 1 secure protected erase enable option configuration \xe2\x80\xa6B`Drop Non-TCP/UDP over IP PacketsCbOutput data sent to MDIO Master during read framesCmCounter direction change up to down In Encoder mode, DOWN \xe2\x80\xa6hData PID0ChDQS enable. This bit enables the data strobe management.00jData readyBlMessage stored to Dedicated Rx Buffer EnableCdMessage stored to Dedicated Rx Buffer Interrupt LineAjSynchronization Jump WidthlDevice speedClData transfer enable bit This bit can only be written by \xe2\x80\xa6AgDual ADC mode selectionAeSets a new duty cycleAiDisable Zero-Quanta PauseBeEnable External Clock SynchronizationmErratic errorAlEvent FIFO Acknowledge IndexBeEdge Filtering during Bus IntegrationAeEvent FIFO Fill LevelAdEvent FIFO Get IndexAdEvent FIFO put indexAhEvent FIFO Start AddressAdEvent FIFO WatermarkAlEnable Global Time FilteringAdEmbedded host enableAlEnable Hardware Flow ControlA`Extended ID MaskAiExtended Inter-Packet GapBcChange Error Level Interrupt EnableBaChange Error Level Interrupt LineAmError Logging Overflow EnableBeError Logging Overflow Interrupt LineAnExpected Number of Tx TriggersClVoltage reference buffer mode enable This bit is used to \xe2\x80\xa6AgEnd of block clear flagAaEnd of block flagAoEnd of periodic frame interruptAjEnd Of Transfer flag clearB`Endpoint disabled interrupt mask0AnEarly Receive Interrupt EnableA`Error clear flagjError flagB`External Synchronization ControlmEnable S-VLANAoEarly Transmit Interrupt EnableAfEnable Timeout CounterAjExternal trigger prescalerBdEnable VLAN Tag Stripping on ReceiveAfEvent Trigger PolarityAkEarly wakeup interrupt flagBaEXTI x configuration (x = 4 to 7)AfFatal Bus Error EnableAjFrame capture rate controlAcFD Operation EnableAkFIFO error interrupt enableBkStream x FIFO error interrupt flag (x=3..0)mFraming errorlFilter IndexCiFlash low-power mode in DStop mode This bit allows to \xe2\x80\xa6kFilter ListCiFIFO level threshold. This bit is read only. The FIFO \xe2\x80\xa6CjEngineering value of the frequency measured at T0 for. \xe2\x80\xa6AdSets the FPCA value.ClFree running clock. This bit configures the free running \xe2\x80\xa6ClFIFO request. This bit is read only. The request depends \xe2\x80\xa6CiFlash select. This bit selects the Flash memory to be \xe2\x80\xa6CnFIFO threshold interrupt enable. This bit enables the FIFO \xe2\x80\xa6AnFIFO Underrun Interrupt EnableAlFIFO Underrun Interrupt flaghFunctioniFunction.jGap EnableBeGroup channel 5 and channel x (x=1-3)AcGeneral call enableAeGlobal interrupt maskCnDMA request generator trigger event type selection Defines \xe2\x80\xa6AgGiant Packet Size LimitBjGlobal Time Discontinuity Interrupt EnableBhGlobal Time Discontinuity Interrupt LineBbGlobal Time Error Interrupt EnableB`Global Time Error Interrupt LineBaGlobal Time Wrap Interrupt EnableAoGlobal Time Wrap Interrupt LineAlHost channels interrupt maskBeHorizontal Data Enable display StatusAcDrives the pin highAdDrives the pin high.AlHigh Priority Message EnableBdHigh Priority Message Interrupt LineAgD1 domain AHB prescalerAiHigh-speed at low-voltageAnHalf transfer interrupt enableAnHalf Transfer interrupt enableBnStream x half transfer interrupt flag (x=3..0)BeChannel 1 Half Transfer Complete flagAoanalog watchdog 2 threshold lowBbAnalog watchdog 2 higher thresholdBbAnalog watchdog 3 higher thresholdBiCOMP channel 1 hysteresis selection bits.0BeI2C1 SMBUS timeout stop in debug modeBeI2C2 SMBUS timeout stop in debug modeBeI2C3 SMBUS timeout stop in debug modeBeI2C4 SMBUS timeout stop in debug modeAmIdle line detected clear flagAbIdle line detectedCkInstruction double transfer rate. This bit sets the DTR \xe2\x80\xa600AiIN EP interrupt mask bitsBkInterrupt falling edge detection enable bitBiInterrupt high-level detection enable bitBhSet the critical section implementation.nInitializationAiEnter Initialization modenInterrupt ModeBaLayer 3 and Layer 4 Filter EnableA`IrDA mode enableBjInterrupt rising edge detection enable bitnIrDA low-powerB`Initial Reference Trigger OffsetChInterrupt flag for end of measurement on temperature \xe2\x80\xa6B`COMP channel 1 interrupt enable.0CnInterrupt flag for high threshold on temperature sensor 1, \xe2\x80\xa6CmInterrupt flag for low threshold on temperature sensor 1, \xe2\x80\xa6BbTimestamp on internal event enableAhInternal time-stamp flagAlInitialization Watch TriggerBmgroup injected end of unitary conversion flagBogroup injected end of sequence conversions flagkJPEG formatnLoop Back modeAdLast bit clock pulseAkLine break detection lengthCnRx-Long Bit Period Error LBPE is set by hardware in case a \xe2\x80\xa6BdTT Operation Control Register LockedBbPort configuration lock key activeAlTT Time Mark Register LockednLate CollisioniEXTI lineAbLock configuration0AmBank 1 configuration lock bitiLock bit.0CnLow-power Deepsleep with SVOS3 (SVOS4 and SVOS5 always use \xe2\x80\xa6CdListen mode LSTN bit is set and cleared by software.Aoanalog watchdog 1 threshold lowBaAnalog watchdog 2 lower thresholdBaAnalog watchdog 3 lower thresholdAochannel mask/amplitude selectorCfStatus mask Mask to be applied to the status bytes \xe2\x80\xa6kMulti countjMulticountBbOverflow status of the MFC CounterAjMaster Inter-Data IdlenessAmMemory increment mode enabled0AgMode mismatch interruptCkMute mode request. Puts the USART in mute mode and sets \xe2\x80\xa6AgMaster mode selection 2A`DAC channel modeBaSAIx audio block mode immediatelyCjDMA2D mode This bit is set and cleared by software. It \xe2\x80\xa6lCommand modejMode FaultCmMono mode. This bit is set and cleared by software. It is \xe2\x80\xa6AjMessage RAM Access FailureAbAlarm seconds maskAbAlarm minutes maskA`Alarm hours maskoAlarm date maskAbMaster SS IdlenesskMemory type0ClMemory type. This bit indicates the type of memory to be \xe2\x80\xa6ChMute. This bit is set and cleared by software. It is \xe2\x80\xa6AeMemory data bus width00AeSmartcard NACK enableAlNACK generation (slave mode)BdNAK response received interrupt maskAbBit Rate PrescalerCeMaximum allowed re-tries during synchronization phaseBdNumber of Dedicated Transmit BuffersAaNon ISO OperationBhNumber of results in the RDATA register.AfNumber of Auto-refreshBmNSJW: Nominal (Re)Synchronization Jump Width.CoNTD descriptor list length for isochronuous &amp; interrupt \xe2\x80\xa6B`Response received interrupt maskBeOutput compare x (x=5,6) clear enableAmOutput compare y clear enableBdOutput compare x (x=5,6) fast enableAlOutput compare y fast enable00BgOutput compare x (x=5,6) preload enableAoOutput compare y preload enable00AjOUT EP interrupt mask bitsAiOutput Idle state x (x=1)0AoOutput Idle state x N x (x=1-4)A`Output selectionBaOff-state selection for Idle mode0B`Off-state selection for Run mode0AcOverflow error flagAbOverrun flag clearAbOversampling ratioAboversampling shiftAdIndicator complementBbPrimary detection (PD) mode enableAiPrimary detection enable.AmPrimary detection (PD) statusBjProtocol Error in Arbitration Phase EnableBhProtocol Error in Arbitration Phase LineBcProtocol Error in Data Phase EnableBaProtocol Error in Data Phase LineAcPE interrupt enableAaPort enable (W1C)AcPreamble error flaglParity errorBaPeripheral increment mode enabled0BbMultiplication factor for PLL1 VCOAhPLL DIVP division factorAhPLL DIVQ division factorAhPLL DIVR division factorAeMask Parity error bitAgPort overcurrent activejPort powerkPort resumejPort resetBbNumber of Packets in Receive QueuejPort speedAfIndicator pass throughBgNumber of Packets in the Transmit QueueBdProgrammable voltage detector enableCjProgrammable voltage detect output This bit is set and \xe2\x80\xa6nData bus widthBcProtocol Exception Handling DisableAfQueue interrupt statusAlQuality of Global Time PhaseAiRx Buffer Data Field SizeBgBRS flag of last received FDCAN MessageAgRx Buffer Start AddressAcReceive Buffer sizeBaReceive Buffer Unavailable EnableAnRegister Read Interrupt EnableAnReceive Descriptor Ring LengthAfReceived FDCAN MessageAdRES Interrupt EnableBgESI flag of last received FDCAN MessageAeRx FIFO X Full EnableAmRx FIFO X Full Interrupt LineAmRx FIFO X Message Lost EnableBeRx FIFO X Message Lost Interrupt LineAlRx FIFO X New Message EnableBdRx FIFO X New Message Interrupt LineBbRx FIFO X Watermark Reached EnableBjRx FIFO X Watermark Reached Interrupt LineAeEnable read interruptB`Reference Message Payload SelectAaRemove reset flag0BaDMA Channel Receive Process StateAbResult ready flag.AmReject Remote Frames ExtendedAmReject Remote Frames StandardB`Register Reload interrupt enableAnRegister Reload Interrupt FlagAaUser option bit 1AoUser option configuration bit 1AoUser option configuration bit 2BiRegister Time Mark Interrupt Pulse EnableAgProbe Period (TADP_PRD)AlRegister Time Mark InterruptAkReceiver timeout clear flagA`Receiver timeoutjRTS enableAoReceive Watchdog Timeout EnableCnRx-Byte Received The RXBR bit is set by hardware to inform \xe2\x80\xa6lRxFIFO depthkRXFIFO FullAeRXFIFO threshold flagAcRX Interrupt enableAlRead data register not empty0BkReceive data register not empty (receivers)BcIEEE 802.3as Support for 2K PacketsAoSlave address bit (master mode)AdSA Inverse FilteringBoSource Address Insertion or Replacement ControlBeStart of Basic Cycle Interrupt EnableBcStart of Basic Cycle Interrupt LineAkSystem break interrupt flagoSend break flagCmRx-Short Bit Period Error SBPE is set by hardware in case \xe2\x80\xa6AeSmartcard mode enableAmSCL high period (master mode)AlSCL low period (master mode)BdSecondary detection (SD) mode enableAkSecondary detection enable.AcSD converter EnableAoSecondary detection (SD) statusoSoft disconnectAeSecured DTCM RAM SizeBcScheduling Error 1 Interrupt EnableBaScheduling Error 1 Interrupt LineBcScheduling Error 2 Interrupt EnableBaScheduling Error 2 Interrupt LineAiSeed error current statusAkSeed error interrupt statusA`Start error flagAeSynchronization errorAgShift operation pendingCkSend instruction only once mode. This bit has no effect \xe2\x80\xa6AcSkip Address PacketBfStart of Matrix Cycle Interrupt EnableBdStart of Matrix Cycle Interrupt LineCnStatus match interrupt enable. This bit enables the status \xe2\x80\xa6dSNAK0dSNPM0AcStart of frame maskAmStart of Gap Interrupt EnableAkStart of Gap Interrupt LineCaInterrupt enable at synchronization event overrunCaConfigures the span for <em>only this token</em>.DkConfigures the span for this <code>Group</code>\xe2\x80\x99s delimiters, but not \xe2\x80\xa6CbConfigure the span for this punctuation character.DiConfigures the span of this <code>Ident</code>, possibly changing its \xe2\x80\xa6C`Configures the span associated for this literal.1AnSlow Protocol Detection EnableAfSource Port Identity 0AfSource Port Identity 1AfSource Port Identity 2CcSynchronization event type selector Defines the \xe2\x80\xa6A`SS output enableBcSS output management in master modeAdStep of Core releaseiSTOP bitsAmStop generation (master mode)dSTUPgSUSPendChSuspend. This bit can be used to suspend the current \xe2\x80\xa6CiSystem Stop mode voltage scaling selection These bits \xe2\x80\xa6oSwap TX/RX pinsBaStop Watch Event Interrupt EnableAoStop Watch Event Interrupt LineCn7: 0]: Access time. Device access time expressed in number \xe2\x80\xa6AiTx Buffer Data Field SizeAhTx Buffers Start AddressBbTransmit Buffer Unavailable EnableCkTimeout counter enable. This bit is valid only when the \xe2\x80\xa6BiTransmission Cancellation Finished EnableCaTransmission Cancellation Finished Interrupt LineBfTransmission complete interrupt enableBbTransfer Complete interrupt enableBbTransfer complete interrupt enableCkTransfer complete interrupt enable. This bit is set and \xe2\x80\xa6ClTransfer complete interrupt enable. This bit enables the \xe2\x80\xa62CdStream x transfer complete interrupt flag (x = 3..0)ClTransfer complete interrupt flag. This bit is set when a \xe2\x80\xa6B`Channel 1 Transfer Complete flagoCLE to RE delaylTest controlCcTransmitter Delay Compensation Filter Window LengthBeTransmitter Delay Compensation OffsetBdTransmitter Delay Compensation ValueAoTransmit Descriptor Ring LengthAdTx FIFO Empty EnableAbTx Event FIFO FullAlTx FIFO Empty Interrupt LineAjTx Event FIFO Element Lost0AgTx Event FIFO New EntryAoTx Event FIFO Watermark ReachedAoTransfer error interrupt enableChTransfer error interrupt enable. This bit is set and \xe2\x80\xa6CiTransfer error interrupt enable. This bit enables the \xe2\x80\xa62BoStream x transfer error interrupt flag (x=3..0)CjTransfer error interrupt flag. This bit is set when an \xe2\x80\xa6AmChannel 1 Transfer Error flagAeTurnaround error flagnTime-out errorA`Test Mode EnableAbTx FIFO Free LeveldTFGIAbTx FIFO/Queue FullAbTx FIFO/Queue ModeAhTransmit FIFO/Queue SizemTI1 selection000AdTime Mark Cycle CodeAgTIM1 stop in debug modeAgTIM2 stop in debug modeAgTIM3 stop in debug modeAgTIM4 stop in debug modeAgTIM5 stop in debug modeAgTIM6 stop in debug modeAgTIM7 stop in debug modeAgTIM8 stop in debug modeAlLoad Mode Register to ActiveAlTrigger Memory Start AddressCjTimeout interrupt enable. This bit enables the timeout \xe2\x80\xa6AgTimeout Occurred EnableAoTimeout Occurred Interrupt LineBbDMA Channel Transmit Process StateAaSelf refresh timeAcRow to column delayAcUSB turnaround timeB`HSI48 oscillator smooth trimmingChTrimming code The TRIM code is a 6-bit unsigned data \xe2\x80\xa6CiTristate management on data line. This bit is set and \xe2\x80\xa6ClRead write recovery time Device read write recovery time \xe2\x80\xa6AiTimestamp Addend RegisterAkTimestamp Egress CorrectionAichannel trigger selectionCmNumber of data transfer extension to be reload into TSIZE \xe2\x80\xa6AlTimestamp Ingress CorrectionAjTimestamp Interrupt EnableAjTimestamp interrupt enableAjTimestamp Interrupt StatusAeTimestamp Sub-seconds0AkTimestamp Wraparound EnableBcTimestamp Wraparound Interrupt LineBhTrigger Time Mark Interrupt Pulse EnableB`Trigger Time Mark Event InternalClTransfer watermark interrupt enable. This bit is set and \xe2\x80\xa6CkTransfer watermark interrupt flag. This bit is set when \xe2\x80\xa6CeTx-Byte Request TXBR is set by hardware to inform \xe2\x80\xa6A`Tx Enable WindowlTXFIFO EmptydTXFEAeTXFIFO threshold flagAcTX Interrupt enableBhTransmit interrupt status (transmitters)BbTx Count Overflow Interrupt EnableB`Tx Count Overflow Interrupt LineAaTransmit priorityAgTransmit Stopped EnableAgExit self-refresh delayAlTransmission Transfer FilledBcTx Count Underflow Interrupt EnableBaTx Count Underflow Interrupt LinenUpdate disable00AcUnderrun flag clearAiUSART enable in Stop modeAdUnderflow error flagCkDirection change to UP clear flag Writing 1 to this bit \xe2\x80\xa6CnDirection change to UP Interrupt Enable Note: If the LPTIM \xe2\x80\xa6B`VBAT charging resistor selectionBcVertical Data Enable display StatusoVLAN Hash TablenVLAN Tag Input0AdMask of Validity bitAfVLAN Tag Filter EnableB`VLAN Tag Hash Table Match EnableAmVLAN Tag Inverse Match EnableAfReceiver wakeup methodCfWaveform shape The WAVE bit controls the output shape.Bmchannel noise/triangle wave generation enableBbBank 1 write buffer not empty flagCcActivation bit (true is enabled, false is disabled)AiWatchdog Interrupt EnableAgWatchdog Interrupt LineBgWait for External Clock SynchronizationBbWait for Global Time DiscontinuityAfEnable write interruptA`Write enable bit0AoRegister write interrupt enableBlResume/remote wakeup detected interrupt maskAcWakeup timer enableAaWakeup timer flagdXFRC0AbTransfer completednTimestamp YearChSpawning failed because the executor has been shut down.0AdSIE control registerAk0x4c - SIE control registerCmBits 8:9 - Include or exclude packet address field out of \xe2\x80\xa60kSleep CountBmBit 0 - Slew rate control. 1 = Fast, 0 = Slow00000000000000000hBits 0:4CnBits 8:11 - The number of state machines this PIO instance \xe2\x80\xa6ClRead to see the instruction currently addressed by state \xe2\x80\xa6Cm0x10 - Read to see the instruction currently addressed by \xe2\x80\xa6CkSampling time for temperature sensor 1 These bits allow \xe2\x80\xa6CnBit 23 - If 1, this channel\xe2\x80\x99s data transfers are visible \xe2\x80\xa60000000BmBit 8 - Host: Delay packet(s) until after SOF0AaSOF output enableC`SPI1 Peripheral Clocks Enable During CSleep Mode0C`SPI2 Peripheral Clocks Enable During CSleep Mode0C`SPI3 Peripheral Clocks Enable During CSleep Mode0BhSPI4 and 5 kernel clock source selectionC`SPI4 Peripheral Clocks Enable During CSleep Mode0C`SPI5 Peripheral Clocks Enable During CSleep Mode0AkSPI6 Autonomous mode enableC`SPI6 Peripheral Clocks Enable During CSleep Mode0BeReading from a spinlock address will:Cd0x100..0x180 - Reading from a spinlock address will:BgDivides one slice into two at an index.0BkDMA control register, SSPDMACR on page 3-12Cb0x24 - DMA control register, SSPDMACR on page 3-12B`Standard Speed mode of operationCeBits 0:3 - Comparison level for the MOV x, STATUS \xe2\x80\xa60CgBit 9 - Always reads as one, indicates 8-byte stack \xe2\x80\xa6CnBit 9 - Indicates whether a STOP condition has occurred on \xe2\x80\xa6CgSystem clock selection after a wake up from system StopAaSWPMI block resetBcSWPMI kernel clock source selectionkSYNC missedAnSYNC event OK interrupt enableAnSYSCFG peripheral clock enable0CmUse the SysTick Control and Status Register to enable the \xe2\x80\xa6Ck0xe010 - Use the SysTick Control and Status Register to \xe2\x80\xa6CnUse the SysTick Current Value Register to find the current \xe2\x80\xa6Ck0xe018 - Use the SysTick Current Value Register to find \xe2\x80\xa6CnUse the SysTick Reload Value Register to specify the start \xe2\x80\xa6Cm0xe014 - Use the SysTick Reload Value Register to specify \xe2\x80\xa6AiTamper sampling frequencyAiTamper precharge durationoTIM block reset00AaTIM15 block resetAaTIM16 block resetAaTIM17 block resetBoTIM1 peripheral clock enable during CSleep mode0AaTIM23 block resetAaTIM24 block resetBoTIM2 peripheral clock enable during CSleep mode0BoTIM3 peripheral clock enable during CSleep mode0BoTIM4 peripheral clock enable during CSleep mode0BoTIM5 peripheral clock enable during CSleep mode0BoTIM6 peripheral clock enable during CSleep mode0BoTIM7 peripheral clock enable during CSleep mode0BoTIM8 peripheral clock enable during CSleep mode0mBus timeout AmBus timeout BA`Timeout registerCbRaw read from bits 63:32 of time (no side effects)Ci0x24 - Raw read from bits 63:32 of time (no side effects)CaRaw read from bits 31:0 of time (no side effects)Ch0x28 - Raw read from bits 31:0 of time (no side effects)AlTimeout detection flag clearAdClock timeout enableCcConvert the Duration to an integer number of hours.0CiConvert the Duration to an integer number of nanoseconds.0CkBits 16:17 - Pin multiplexing of trace signals. See pin \xe2\x80\xa60CjSample on trailing edge of clock, shift serial data on \xe2\x80\xa600EgSends <code>words</code> to the slave. Returns the <code>words</code> received from \xe2\x80\xa6DgWrite and read simultaneously. <code>write</code> is written to the \xe2\x80\xa6BcDo a transfer within a transaction.10Adchannel refresh timeCnBits 15:20 - Select a Transfer Request signal. The channel \xe2\x80\xa60000000DhShortens the vector, keeping the first <code>len</code> elements and \xe2\x80\xa6DgShortens the deque, keeping the first <code>len</code> elements and \xe2\x80\xa6DeShortens the map, keeping the first <code>len</code> elements and \xe2\x80\xa6CjShortens this <code>String</code> to the specified length.1DeShortens the set, keeping the first <code>len</code> elements and \xe2\x80\xa6CcAttempt to execute an accumulating asynchronous \xe2\x80\xa60DmConverts a <code>[T; NS]</code> array into a <code>Deque&lt;T, ND&gt;</code>.CmJoins the result of two futures, waiting for them both to \xe2\x80\xa6CnCreates a future that attempts to resolve the next item in \xe2\x80\xa60DePoll this <code>TryFuture</code> as if it were a <code>Future</code>.0CnReturns a pending value if present, or None if no value is \xe2\x80\xa6CdReceives a value if there is one in the channel, \xe2\x80\xa6CmTry to send a value, non-blocking. If the channel is full \xe2\x80\xa6AfUpdate Addend RegisterAoFine or Coarse Timestamp UpdateAmTimestamp Target Time ReachedChBit 9 - Output enable. If TX_DIFFMODE=1, Ignored. If \xe2\x80\xa60CkBit 8 - Output enable. If TX_DIFFMODE=1, OE for DPP/DPM \xe2\x80\xa60CiBit 4 - The behavior of the TX_EMPTY interrupt status \xe2\x80\xa6CnIterator for array of: 0x10..0x20 - Direct write access to \xe2\x80\xa6CnTransmit FIFO half empty At least half the number of words \xe2\x80\xa6BoMMC Transmit Good Packet Counter Interrupt MaskCaMMC Transmit Good Packet Counter Interrupt StatusChBits 0:2 - Transmit interrupt FIFO level select. The \xe2\x80\xa60AiTx LPI Transition counterAkTx LPI Microseconds CounterCjBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXPTRUPD \xe2\x80\xa60CkBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXPTRUPD \xe2\x80\xa60CfBit 5 - Enable or disable interrupt for TXPTRUPD event0B`Transmit Timestamp Status MissedAnTransmit Timestamp Status ModeCmTransmit FIFO underrun error or IDMA read transfer error. \xe2\x80\xa6B`Select UART0\xe2\x80\x99s RX FIFO as TREQ000B`Select UART0\xe2\x80\x99s TX FIFO as TREQ000B`Select UART1\xe2\x80\x99s RX FIFO as TREQ000B`Select UART1\xe2\x80\x99s TX FIFO as TREQ000AaUART4 block resetAaUART5 block resetAaUART7 block resetAaUART8 block resetAaUART9 block resetBgFractional Baud Rate Register, UARTFBRDBn0x28 - Fractional Baud Rate Register, UARTFBRDBdInteger Baud Rate Register, UARTIBRDBk0x24 - Integer Baud Rate Register, UARTIBRDBnInterrupt FIFO Level Select Register, UARTIFLSCe0x34 - Interrupt FIFO Level Select Register, UARTIFLSBiIrDA Low-Power Counter Register, UARTILPRC`0x20 - IrDA Low-Power Counter Register, UARTILPRBkInterrupt Mask Set/Clear Register, UARTIMSCCb0x38 - Interrupt Mask Set/Clear Register, UARTIMSCBiOverflow Bit for Underflow Packet CounterAhUnderflow Packet CounterAoUIF status bit remapping enable00AaULPI FS/LS selectAoDon\xe2\x80\x99t stall selected endpointAoUSART1 Peripheral Clocks Enable0AoUSART2 Peripheral Clocks Enable0AoUSART3 Peripheral Clocks Enable0AoUSART6 Peripheral Clocks Enable0BgVDD33USB voltage level detector enable.AaUSB supply ready.CkBit 22 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for USBEVENT \xe2\x80\xa60ClBit 22 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for USBEVENT \xe2\x80\xa60CgBit 22 - Enable or disable interrupt for USBEVENT event0AeUSB regulator enable.CjBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for USBRESET \xe2\x80\xa60CkBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for USBRESET \xe2\x80\xa60CfBit 0 - Enable or disable interrupt for USBRESET event0A`USB suspend maskAdUser trimming enableBfEnable the VBUS \xe2\x80\x9cA\xe2\x80\x9d sensing deviceBfEnable the VBUS \xe2\x80\x9cB\xe2\x80\x9d sensing deviceAjVBUS valid override enablefVDDH/50AkVREF Autonomous mode enableBoVREF peripheral clock enable during CSleep mode0AiTemperature sensor enableCeVoltage switch critical timing section completion \xe2\x80\xa6AfVSYNC interrupt enableCiCPSM Waits for end of data transfer (CmdPend internal \xe2\x80\xa6CkWait for response bits. This bit can only be written by \xe2\x80\xa6Aienable clock in wake modeB`0xa0 - enable clock in wake mode1B`0xa4 - enable clock in wake modehWATCHDOGCkWrong clock configuration interrupt enable. This bit is \xe2\x80\xa6AmWakeup pin pull configurationBbSETUP data, byte 7, MSB of wLengthBj0x49c - SETUP data, byte 7, MSB of wLengthBmBits 0:7 - SETUP data, byte 7, MSB of wLengthBbSETUP data, byte 6, LSB of wLengthBj0x498 - SETUP data, byte 6, LSB of wLengthBmBits 0:7 - SETUP data, byte 6, LSB of wLengthCjBits 12:16 - After reaching this address, execution is \xe2\x80\xa60CnWrap size. This field indicates the wrap size to which the \xe2\x80\xa6ChWrites an <code>u8</code> payload into the stimulus portCbBank 1 write protection error interrupt enable bitB`X1 buffer configuration registerB`X2 buffer configuration registerBaQSPI flash execute-in-place blockAb<code>10001</code>000n<code>0</code>AmBit 26 - Enable year matching0CdArgument multiplied by 1/16, result multiplied by 16CdArgument multiplied by 1/32, result multiplied by 32CdArgument multiplied by 1/64, result multiplied by 64DaField <code>ACCREAD</code> reader - Snapshot of the ACC register.DiField <code>ACK_REC</code> reader - ACK received. Raised by both host \xe2\x80\xa6DiField <code>ACK_REC</code> writer - ACK received. Raised by both host \xe2\x80\xa6CjAsynchronous clock output disabled; Asynchronous clock \xe2\x80\xa6CmAsynchronous clock and clock output enabled regardless of \xe2\x80\xa6AgAddress match 0 (7-bit)AhAddress match 0 (10-bit)CbAddress match 0 (7-bit) or Address match 1 (7-bit)CdAddress match 0 (10-bit) or Address match 1 (10-bit)CcAddress match 0 (7-bit) or Address match 1 (10-bit)CcAddress match 0 (10-bit) or Address match 1 (7-bit)CgFrom Address match 0 (7-bit) to Address match 1 (7-bit)CiFrom Address match 0 (10-bit) to Address match 1 (10-bit)CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ADDRESS eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ADDRESS eventDdField <code>ADDRESS</code> reader - Address used in the TWI transfer0CeField <code>ADDRESS</code> reader - TWI slave addressDjField <code>ADDRESS</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>ADDRESS</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ADDRESS</code> reader - In device mode, the address that \xe2\x80\xa6CbField <code>ADDRESS</code> reader - Device addressDdField <code>ADDRESS</code> writer - Address used in the TWI transfer0CeField <code>ADDRESS</code> writer - TWI slave addressDjField <code>ADDRESS</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>ADDRESS</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ADDRESS</code> writer - In device mode, the address that \xe2\x80\xa6CbField <code>ADDRESS</code> writer - Device addressDiField <code>ADDRPTR</code> reader - Pointer to the resolvable address \xe2\x80\xa6DiField <code>ADDRPTR</code> writer - Pointer to the resolvable address \xe2\x80\xa6ChADDR_ENDP (rw) register accessor: Device address and \xe2\x80\xa6ClDescription cluster[n]: Configure the word-aligned start \xe2\x80\xa6DjField <code>ADD_RAW</code> reader - If 1, mask + shift is bypassed for \xe2\x80\xa6000DjField <code>ADD_RAW</code> writer - If 1, mask + shift is bypassed for \xe2\x80\xa6000BlIncremental burst of unspecified length onlyBaINCR4 burst, then single transferBnINCR8 burst, INCR4 burst, then single transferCgINCR16 burst, INCR8 burst, INCR4 burst, then single \xe2\x80\xa6CiINCR4 burst, then incremental burst of unspecified lengthCgINCR8 burst, INCR4 burst, then incremental burst of \xe2\x80\xa6ClINCR16 burst, INCR8 burst, INCR4 burst, then incremental \xe2\x80\xa6CmAHB triggered Command Sequences Error Detected interrupt. \xe2\x80\xa6BcField <code>ALARM_0</code> reader -000BcField <code>ALARM_0</code> writer -00BcField <code>ALARM_1</code> reader -000BcField <code>ALARM_1</code> writer -00BcField <code>ALARM_2</code> reader -000BcField <code>ALARM_2</code> writer -00BcField <code>ALARM_3</code> reader -000BcField <code>ALARM_3</code> writer -00BgAll zeros RX CRC initialization patternBgAll zeros TX CRC initialization patternAgAlternate function modeCbANADETECT (rw) register accessor: an alias for \xe2\x80\xa6ClAny of counter overflow/underflow, setting UG, or update \xe2\x80\xa6CbAPPROTECT (rw) register accessor: an alias for \xe2\x80\xa6CmThis status field indicates the trigger source of current \xe2\x80\xa6CfSequence Number for AHB Read triggered Command in LUT.Bo0: Include S1 field in RAM only if S1LEN &gt; 0CnAutomatic end mode: a STOP condition is automatically sent \xe2\x80\xa6CeAll oversampled conversions for a channel are run \xe2\x80\xa6BdAutomatic PCS generation is disabledBcAutomatic PCS generation is enabledC`Sequence Number for AHB Write triggered Command.AkAnalog-to-Digital ConverterAlThe <code>+=</code> operatorAmalternate function register 1AmRCC AHB1 Sleep Clock RegisterAmRCC AHB2 Sleep Clock RegisterAmRCC AHB3 Sleep Clock RegisterAmRCC AHB4 Sleep Clock RegisterBbRCC APB1 Peripheral Reset RegisterB`APB1L peripheral freeze register1AmRCC APB2 Sleep Clock RegisterAmRCC APB3 Sleep Clock RegisterAmRCC APB4 Sleep Clock RegisterCnA binding (equality constraint) on an associated type: the \xe2\x80\xa60CkAn integer type which can be safely shared between threads.00CiA raw pointer type which can be safely shared between \xe2\x80\xa6111CnDistinguishes between attributes that decorate an item and \xe2\x80\xa6CeAn attribute, like <code>#[repr(transparent)]</code>.Bh3866624: 14400 baud (actual rate: 14414)Bh3862528: 14400 baud (actual rate: 14401)Bh5152768: 19200 baud (actual rate: 19208)0Bh7729152: 28800 baud (actual rate: 28829)Bh7716864: 28800 baud (actual rate: 28777)Ac8388608: 31250 baud0Bi10309632: 38400 baud (actual rate: 38462)Bi10289152: 38400 baud (actual rate: 38369)Bi15007744: 56000 baud (actual rate: 55944)0Bi15462400: 57600 baud (actual rate: 57762)Bi15400960: 57600 baud (actual rate: 57554)Bi20615168: 76800 baud (actual rate: 76923)0BgShortcut between BB event and STOP taskDjField <code>BB_STOP</code> reader - Shortcut between BB event and STOP \xe2\x80\xa6DjField <code>BB_STOP</code> writer - Shortcut between BB event and STOP \xe2\x80\xa6CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for BCMATCH eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for BCMATCH eventDjField <code>BCMATCH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>BCMATCH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DjField <code>BCMATCH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>BCMATCH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6oTimer bit width0CcField <code>BITMODE</code> reader - Timer bit width0CcField <code>BITMODE</code> writer - Timer bit width0o3: 1 Mbit/s BLEo4: 2 Mbit/s BLEAaRefer to fusemap.000Akboth edges are active edgesChControl bits to adjust the regulator brownout offset \xe2\x80\xa600000000000CnStatus bit that signals when a brownout is detected on the \xe2\x80\xa600000000000AgProgrammable Burst Size0BcField <code>busctrl</code> reader -00BcField <code>busctrl</code> writer -0Ai1024 bytes CRAM page sizeAhECC page size 1024 bytesAhECC page size 2048 bytesAhECC page size 4096 bytesAhECC page size 8192 bytesCmAn argument in a function type: the <code>usize</code> in \xe2\x80\xa6BaDefines big-endian serialization.AeBit-wise field reader0AjBit-wise write field proxy0Di<code>ByteOrder</code> describes types that can serialize integers as \xe2\x80\xa6AgRCC AHB1 Clock RegisterAgRCC AHB2 Clock RegisterAgRCC AHB3 Clock RegisterAgRCC AHB4 Clock RegisterAgRCC APB2 Clock RegisterAgRCC APB3 Clock RegisterAgRCC APB4 Clock RegisterlCache enableC`Field <code>CACHEEN</code> reader - Cache enableC`Field <code>CACHEEN</code> writer - Cache enableCgUSB block cacheable attribute value of AXI transactionsAkCapability Registers Length0ClThese bits are used as an offset to add to register base \xe2\x80\xa6DgField <code>CASCADE</code> reader - Cascade as defined by the b3 of \xe2\x80\xa6DgField <code>CASCADE</code> writer - Cascade as defined by the b3 of \xe2\x80\xa6CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CCABUSY eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CCABUSY eventDjField <code>CCABUSY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>CCABUSY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DjField <code>CCABUSY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>CCABUSY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CCAIDLE eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CCAIDLE eventDjField <code>CCAIDLE</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>CCAIDLE</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DjField <code>CCAIDLE</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>CCAIDLE</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6AeCCA mode of operationCiField <code>CCAMODE</code> reader - CCA mode of operationCiField <code>CCAMODE</code> writer - CCA mode of operationBnDCP channel 0 command pointer address register0BnDCP channel 1 command pointer address register0BnDCP channel 2 command pointer address register0BnDCP channel 3 command pointer address register0AgChannel enable registerAiCircular FIFO is disabled0AhCircular FIFO is enabled0CmCLKDIV_M1 (rw) register accessor: Divider minus 1 for the \xe2\x80\xa6B`Setting the divider of CCM_CLKO1CcSelection of the clock to be generated on CCM_CLKO1B`Setting the divider of CCM_CLKO2CcSelection of the clock to be generated on CCM_CLKO2CfThe IPBus clock is used as the clock for the local \xe2\x80\xa6ClEXT_CLK is used as the clock for the local prescaler and \xe2\x80\xa6CiSubmodule 0\xe2\x80\x99s clock (AUX_CLK) is used as the source \xe2\x80\xa6DhField <code>CLRPEND</code> reader - Interrupt clear-pending bits. Write:DhField <code>CLRPEND</code> writer - Interrupt clear-pending bits. Write:ClDisables support for 32-bit refresh/unlock command write \xe2\x80\xa6CkEnables support for 32-bit refresh/unlock command write \xe2\x80\xa6CaField <code>COMPARE</code> reader - Compare valueCaField <code>COMPARE</code> writer - Compare valueClThe transfer is completed after the NBYTES data transfer \xe2\x80\xa6j0: Connect0000000000000000000000000000000000000000000CnVREF+ pin is internally connected to the voltage reference \xe2\x80\xa6jConnection0000000000000000000000000000000000000BiControl of the USB pull-up on the D+ line111111BnField <code>CONNECT</code> reader - Connection0000000000000000000000000000000000000DiField <code>CONNECT</code> reader - Control of the USB pull-up on the \xe2\x80\xa6111111BnField <code>CONNECT</code> writer - Connection0000000000000000000000000000000000000DiField <code>CONNECT</code> writer - Control of the USB pull-up on the \xe2\x80\xa6111111CiOversampling is temporary stopped and continued after \xe2\x80\xa6AmSoftware reset for core0 onlyAjdisable on chip oscillatorAienable on chip oscillatorCaField <code>COUNTER</code> reader - Counter valueDjField <code>CPSDVSR</code> reader - Clock prescale divisor. Must be an \xe2\x80\xa6DjField <code>CPSDVSR</code> writer - Clock prescale divisor. Must be an \xe2\x80\xa6CeField <code>CRCINIT</code> reader - CRC initial valueCeField <code>CRCINIT</code> writer - CRC initial valueCbField <code>CRCPOLY</code> reader - CRC polynomialCbField <code>CRCPOLY</code> writer - CRC polynomialCaCRCSTATUS (r) register accessor: an alias for \xe2\x80\xa6AjCalibration timer intervalClWatchdog control The rst_wdsel register determines which \xe2\x80\xa6AfRTC Control and statusmCache controlAjCrystal Oscillator ControlAgRing Oscillator controlAdPIO control registerDgField <code>CTSMMIS</code> reader - nUARTCTS modem masked interrupt \xe2\x80\xa6DhField <code>CTSRMIS</code> reader - nUARTCTS modem interrupt status. \xe2\x80\xa6DiField <code>CURRENT</code> reader - Reads return the current value of \xe2\x80\xa6DiField <code>CURRENT</code> writer - Reads return the current value of \xe2\x80\xa6A`1.5 clock cyclesA`2.5 clock cyclesA`8.5 clock cyclesAbcontrol register 20BjAddress comparator triggers a opcode patchBfAddress comparator triggers a data fixCdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DATARDY eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DATARDY eventDjField <code>DATARDY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>DATARDY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DjField <code>DATARDY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>DATARDY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6Ci1: EasyDMA registers have been captured for this endpoint00000000000000000Ck1: Acknowledged data transfer on this endpoint has occurred000000CnThe slot size is equivalent to the data size (specified in \xe2\x80\xa6CgField <code>DAY_ENA</code> reader - Enable day matchingCgField <code>DAY_ENA</code> writer - Enable day matchingAiDCP debug select register0CkDBG_PADOE (r) register accessor: Read to sample the pad \xe2\x80\xa6CcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DBLRDY eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DBLRDY eventBgDevice Controller Capability Parameters0DgField <code>DCDMMIS</code> reader - nUARTDCD modem masked interrupt \xe2\x80\xa6DhField <code>DCDRMIS</code> reader - nUARTDCD modem interrupt status. \xe2\x80\xa6n78 - DCMI_PSSICbDEBUGCTRL (rw) register accessor: an alias for \xe2\x80\xa6AfUSB PHY Debug Register00000CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DEVMISS eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DEVMISS eventDjField <code>DEVMISS</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>DEVMISS</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DjField <code>DEVMISS</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>DEVMISS</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DjField <code>DEV_SOF</code> reader - Set every time the device receives \xe2\x80\xa6000DjField <code>DEV_SOF</code> writer - Set every time the device receives \xe2\x80\xa60CfThe DISCONADJ field adjusts the trip point for the \xe2\x80\xa6000lDivide by 1000000lDivide by 1100000lDivide by 1200000lDivide by 1300000lDivide by 1400000lDivide by 1500000lDivide by 1600000lDivide by 170000lDivide by 180000lDivide by 190000lDivide by 200000lDivide by 210000lDivide by 220000lDivide by 230000lDivide by 240000lDivide by 250000lDivide by 260000lDivide by 270000lDivide by 280000lDivide by 290000lDivide by 300000lDivide by 310000lDivide by 320000lDivide by 330000lDivide by 340000lDivide by 350000lDivide by 360000lDivide by 370000lDivide by 380000lDivide by 390000lDivide by 400000lDivide by 410000lDivide by 420000lDivide by 430000lDivide by 440000lDivide by 450000lDivide by 460000lDivide by 470000lDivide by 480000lDivide by 490000lDivide by 500000lDivide by 510000lDivide by 520000lDivide by 530000lDivide by 540000lDivide by 550000lDivide by 560000lDivide by 570000lDivide by 580000lDivide by 590000lDivide by 600000lDivide by 610000lDivide by 620000lDivide by 630000lDivide by 640000AaValue on reset: 0BcField <code>DIVMODE</code> reader -BcField <code>DIVMODE</code> writer -n16 - DMA_ERROR0n11 - DMA_IRQ_0n12 - DMA_IRQ_1BiDMA Receive Request Enable (RX FIFO full)BkDMA Transmit Request Enable (Tx FIFO empty)CbField <code>DM_OVCN</code> reader - DM overcurrentCkIndicates the peripheral\xe2\x80\x99s registers are ready to access.CbDPDMVALUE (rw) register accessor: an alias for \xe2\x80\xa6CbField <code>DP_OVCN</code> reader - DP overcurrentDjField <code>DREGION</code> reader - Number of regions supported by the \xe2\x80\xa6DkField <code>DREQ_EN</code> reader - If 1: assert DMA requests when FIFO \xe2\x80\xa6DkField <code>DREQ_EN</code> writer - If 1: assert DMA requests when FIFO \xe2\x80\xa6AiGPIO data register TOGGLE0iDR_TOGGLEDgField <code>DSRMMIS</code> reader - nUARTDSR modem masked interrupt \xe2\x80\xa6DhField <code>DSRRMIS</code> reader - nUARTDSR modem interrupt status. \xe2\x80\xa6DbAn untagged union input to a <code>proc_macro_derive</code> macro.AdDMA control registerDnAn object that holds a <code>Group</code>\xe2\x80\x99s <code>span_open()</code> and \xe2\x80\xa6CeDescribes how a sequence of token trees is delimited.BkA double-ended queue with dynamic capacity.AlThe <code>/=</code> operatorBjChannel Rx descriptor ring length registerBjChannel Tx descriptor ring length registerA`<code>...</code>AfTRNG_ECO_REV for TRNG.BoDisable asynchronous DMA request for channel 0.BnEnable asynchronous DMA request for channel 0.BnDisable asynchronous DMA request for channel 1BnEnable asynchronous DMA request for channel 1.BoDisable asynchronous DMA request for channel 2.BnEnable asynchronous DMA request for channel 2.BoDisable asynchronous DMA request for channel 3.BnEnable asynchronous DMA request for channel 3.BoDisable asynchronous DMA request for channel 4.BnEnable asynchronous DMA request for channel 4.BoDisable asynchronous DMA request for channel 5.BnEnable asynchronous DMA request for channel 5.BoDisable asynchronous DMA request for channel 6.BnEnable asynchronous DMA request for channel 6.BoDisable asynchronous DMA request for channel 7.BnEnable asynchronous DMA request for channel 7.BoDisable asynchronous DMA request for channel 8.BnEnable asynchronous DMA request for channel 8.BoDisable asynchronous DMA request for channel 9.BnEnable asynchronous DMA request for channel 9.DeField <code>ENABLED</code> reader - Oscillator is enabled but not \xe2\x80\xa60ChEnable the 1MHz clock output. 0 - disabled; 1 - enabled.000CgControl bit to enable the brownout circuitry in the \xe2\x80\xa600000000000CcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDECB eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDECB eventA`Endpoint Control0oEndpoint Status0CcBusy generation entropy. Any value read is invalid.BhSame behavior as bit 0 of this register.0CaTRNG can be stopped and entropy is valid if read.11BcField <code>EP0_OUT</code> reader -00000BcField <code>EP0_OUT</code> writer -0000BcField <code>EP10_IN</code> reader -0000BcField <code>EP10_IN</code> writer -000BcField <code>EP11_IN</code> reader -0000BcField <code>EP11_IN</code> writer -000BcField <code>EP12_IN</code> reader -0000BcField <code>EP12_IN</code> writer -000BcField <code>EP13_IN</code> reader -0000BcField <code>EP13_IN</code> writer -000BcField <code>EP14_IN</code> reader -0000BcField <code>EP14_IN</code> writer -000BcField <code>EP15_IN</code> reader -0000BcField <code>EP15_IN</code> writer -000BcField <code>EP1_OUT</code> reader -0000BcField <code>EP1_OUT</code> writer -000BcField <code>EP2_OUT</code> reader -0000BcField <code>EP2_OUT</code> writer -000BcField <code>EP3_OUT</code> reader -0000BcField <code>EP3_OUT</code> writer -000BcField <code>EP4_OUT</code> reader -0000BcField <code>EP4_OUT</code> writer -000BcField <code>EP5_OUT</code> reader -0000BcField <code>EP5_OUT</code> writer -000BcField <code>EP6_OUT</code> reader -0000BcField <code>EP6_OUT</code> writer -000BcField <code>EP7_OUT</code> reader -0000BcField <code>EP7_OUT</code> writer -000BcField <code>EP8_OUT</code> reader -0000BcField <code>EP8_OUT</code> writer -000BcField <code>EP9_OUT</code> reader -0000BcField <code>EP9_OUT</code> writer -000CcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for EPDATA eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for EPDATA eventCmDescription collection[n]: IN endpoint halted status. Can \xe2\x80\xa6CbERASEPAGE (rw) register accessor: an alias for \xe2\x80\xa6CbERASEPCR0 (rw) register accessor: an alias for \xe2\x80\xa6CbERASEPCR1 (rw) register accessor: an alias for \xe2\x80\xa6CbERASEUICR (rw) register accessor: an alias for \xe2\x80\xa6CmThis bit indicates that a bus error occurred when storing \xe2\x80\xa6000000000000000CmThis bit indicates that a bus error occurred when reading \xe2\x80\xa6000000000000000CbEVENTS_BB (rw) register accessor: an alias for \xe2\x80\xa6kUnspecifiednRegister blockCbEVENTS_IN (rw) register accessor: an alias for \xe2\x80\xa6CbEVENTS_UP (rw) register accessor: an alias for \xe2\x80\xa60C`2: Frame is transmitted exactly at FRAMEDELAYMAXmOKAY responseAaSLVError responsen40 - EXTI15_10CbEXTREFSEL (rw) register accessor: an alias for \xe2\x80\xa60Aievent generation register0BmStream for the <code>enumerate</code> method.kError kind.oSPI error kind.oI2C error kind.210AaError type trait.AeSPI error type trait.AeI2C error type trait.210BnProcessor core exception (internal interrupts)BoProcessor core exceptions (internal interrupts)EhNewtype over <code>&amp;&#39;a mut T</code> that implements the <code>Mutex</code> trait0CfA slice literal expression: <code>[a, b, c, d]</code>.BkAn async block: <code>async { ... }</code>.BlAn await expression: <code>fut.await</code>.BfA blocked scope: <code>{ ... }</code>.DiA <code>break</code>, with an optional label to break and an optional \xe2\x80\xa6BjA const block: <code>const { ... }</code>.DhAccess of a named struct field (<code>obj.k</code>) or unnamed tuple \xe2\x80\xa6CdAn expression contained within invisible delimiters.CoA square bracketed indexing expression: <code>vector[2]</code>.DgThe inferred value of a const generic argument, denoted <code>_</code>.DgA macro invocation expression: <code>format!(&quot;{}&quot;, q)</code>.EjA <code>match</code> expression: <code>match n { Some(n) =&gt; {}, None =&gt; {} }</code>.CaA parenthesized expression: <code>(a + b)</code>.GaA range expression: <code>1..2</code>, <code>1..</code>, <code>..2</code>, <code>1..=2</code>, <code>..=2</code>.BnA tuple expression: <code>(a, b, c, d)</code>.CdA unary operation: <code>!x</code>, <code>*x</code>.BnA while loop: <code>while expr { ... }</code>.BlA yield expression: <code>yield expr</code>.DjA draining iterator over entries of a <code>HashMap</code> which don\xe2\x80\x99\xe2\x80\xa6DjA draining iterator over entries of a <code>HashSet</code> which don\xe2\x80\x99\xe2\x80\xa6DiA draining iterator over entries of a <code>HashTable</code> which don\xe2\x80\xa6CaAn extracting iterator for <code>IndexMap</code>.CaAn extracting iterator for <code>IndexSet</code>.CaConfigures for normal register accesses to FlexIOBoConfigures for fast register accesses to FlexIOCmFBDIV_INT (rw) register accessor: Feedback divisor (note: \xe2\x80\xa6CiFC0_DELAY (rw) register accessor: Delays the start of \xe2\x80\xa6AaValue on reset: 0BcField <code>FC0_SRC</code> reader -BcField <code>FC0_SRC</code> writer -n63 - FDCAN_CALAnStandard features implemented.AeStandard feature set.BiSupports state, logic and parallel modes.1BfMaster only, with standard feature setBkMaster and slave, with standard feature setBmStandard feature set with MODEM/IrDA support.ChStandard feature set supporting a 32-bit shift register.AfConversion result FIFOBnFLASH 1 selected (data exchanged over IO[3:0])BnFLASH 2 selected (data exchanged over IO[7:4])AhFlash Control Register 00000000CjThis read/write bit determines the source of the FORCE \xe2\x80\xa6BkFractional Cycle Placement Enable for PWM_ABkFractional Cycle Placement Enable for PWM_BB`Turn off fractional delay logic.B`Power up fractional delay logic.CaFRAMECNTR (r) register accessor: an alias for \xe2\x80\xa6AfFraming error occurred0CjField <code>FRAMING</code> reader - Framing error occurred0CjField <code>FRAMING</code> writer - Framing error occurred0CbFREQUENCY (rw) register accessor: an alias for \xe2\x80\xa60000i(1024) 12h(512) 11h(256) 10g(128) 9f(64) 8f(32) 7f(16) 6e(8) 5D`0-31 -&gt; selects pin function according to the GPIO table. \xe2\x80\xa6Co0-31 -&gt; selects pin function according to the gpio table \xe2\x80\xa6DgField <code>FUNCSEL</code> reader - 0-31 -&gt; selects pin function \xe2\x80\xa60DgField <code>FUNCSEL</code> writer - 0-31 -&gt; selects pin function \xe2\x80\xa60AfAll exceptions are \xe2\x80\xa6nRaw field typeBnStream for the <code>filter_map</code> method.Al32-bit Fowler-Noll-Vo hasherDjAn extension trait for <code>Future</code>s that provides a variety of \xe2\x80\xa6CnA custom trait object for polling futures, roughly akin to \xe2\x80\xa600j24*(2**10)j16*(2**10)j12*(2**10)i8*(2**10)i6*(2**10)i4*(2**10)i3*(2**10)ClGPIO_CTRL (rw) register accessor: GPIO control including \xe2\x80\xa60AkGPIO INP0 connected to VINPCkGPIO INP2 connected to OPAMP_VINP (not available on all \xe2\x80\xa6CnField <code>GPIO_IN</code> reader - Input value for GPIO0\xe2\x80\xa629DdField <code>GPIO_OE</code> reader - Set output enable (1/0 -&gt; \xe2\x80\xa6DdField <code>GPIO_OE</code> writer - Set output enable (1/0 -&gt; \xe2\x80\xa6E`Cluster GPIO_QSPI%s, containing GPIO_QSPI_<em><em>STATUS, GPIO_QSPI</em></em>\xe2\x80\xa6nRegister blockAdPad control registerCbGPREGRET2 (rw) register accessor: an alias for \xe2\x80\xa6BmGeneral Purpose Registers Zeroization DisablemOne Shot Mode0kRepeat Mode0CmHigh Assurance Counter Clear When set, it clears the High \xe2\x80\xa6DhField <code>HAD_POR</code> reader - Last reset was from the power-on \xe2\x80\xa6DcField <code>HAD_RUN</code> reader - Last reset was from the RUN pinAnBit reversal done by half-wordCmReflects whether the current hashing block is the initial \xe2\x80\xa6CkReflects whether the current hashing block is the final \xe2\x80\xa6DgField <code>HAS_DMA</code> reader - DMA handshaking signals are enabledBeHost Controller Capability Parameters0BeHost Controller Structural Parameters0CaHFCLKSTAT (r) register accessor: an alias for \xe2\x80\xa6CkHP Real Time Counter Calibration Enabled Indicates that \xe2\x80\xa6BfUser mode for the corresponding masterBlSupervisor mode for the corresponding master1010BoIndicates the privilege/user mode for the LCDIF21BoIndicates the privilege/user mode for the TPSMP32BcHP Time Alarm Interrupt is disabledBbHP Time Alarm Interrupt is enabledCmThe hprot1 input signal value is routed to the csu_hprot1 \xe2\x80\xa6CnThe HP register bit is routed to the csu_hprot1 output for \xe2\x80\xa6CnDetermines whether the register value of the corresponding \xe2\x80\xa60A`Hardware General0B`1: Comparator hysteresis enabledAiPositive hysteresis value000AlComparator hysteresis enable0AdHard fault interruptBkLow-level hash table with explicit hashing.0CbICACHECNF (rw) register accessor: an alias for \xe2\x80\xa6CmUse the Interrupt Control State Register to set a pending \xe2\x80\xa6CfIC_DMA_CR (rw) register accessor: DMA Control RegisterCeIC_ENABLE (rw) register accessor: I2C Enable RegisterCdIC_STATUS (r) register accessor: I2C Status RegisterA`1 idle characterAa2 idle charactersAa4 idle charactersAa8 idle charactersAb16 idle charactersAb32 idle charactersAb64 idle charactersAc128 idle charactersCmCK idle level is High. Signals are sampled on falling and \xe2\x80\xa6AbSCK to 1 when idleAiUSART wakeup on idle lineCbIFCONFIG0 (rw) register accessor: an alias for \xe2\x80\xa6CbIFCONFIG1 (rw) register accessor: an alias for \xe2\x80\xa6AiI-code cache hit counter.DfField <code>ILPDVSR</code> reader - 8-bit low-power divisor value. \xe2\x80\xa6DfField <code>ILPDVSR</code> writer - 8-bit low-power divisor value. \xe2\x80\xa6ChTamper event is activated on edge of RTC_TAMPx input \xe2\x80\xa6CmThe value written to this field is added to the semaphore \xe2\x80\xa6000CiINSTR_MEM (w) register accessor: Write-only access to \xe2\x80\xa6l1: InterfaceCmReflects whether the channel must issue an interrupt upon \xe2\x80\xa6Ab3: <code>11</code>0A`Interrupt Enable00000oInterrupt Force00000BeThe half-point interrupt is disabled.BdThe half-point interrupt is enabled.CnField <code>INTR_IO</code> reader - COMBINED Interrupt outputsnRaw Interrupts0AfInterrupt Status (raw)1111111BlInterrupt status after masking &amp; forcing00000DfField <code>IN_BASE</code> reader - The pin which is mapped to the \xe2\x80\xa6DfField <code>IN_BASE</code> writer - The pin which is mapped to the \xe2\x80\xa6BcField <code>io_qspi</code> reader -00BcField <code>io_qspi</code> writer -0CeIP triggered Command Sequences Execution finished \xe2\x80\xa6CjIP triggered Command Sequences Grant Timeout interrupt \xe2\x80\xa6DiField <code>IREGION</code> reader - Instruction region. Reads as zero \xe2\x80\xa6AaValue on reset: 00BcField <code>IRQOVER</code> reader -0BcField <code>IRQOVER</code> writer -0CkIRQ_FORCE (w) register accessor: Writing a 1 to each of \xe2\x80\xa6ClThe receive and transmit FIFOs can be read or written as \xe2\x80\xa6EdAn <code>impl Bound1 + Bound2 + Bound3</code> type where <code>Bound</code> is a \xe2\x80\xa6CeAn inherited visibility, which usually means private.BnFuture for the <code>inspect_ok</code> method.BnStream for the <code>inspect_ok</code> method.CaInstances for all of this device\xe2\x80\x99s peripherals.BoDevice specific exception (external interrupts)BbEnumeration of all the interrupts.0DcAn iterator over owned pairs of type <code>Pair&lt;T, P&gt;</code>.CeA constant item: <code>const MAX: u16 = 65535</code>.D`A macro invocation, which includes <code>macro_rules!</code> \xe2\x80\xa6ClA trait definition: <code>pub trait Iterator { ... }</code>.DfA union definition: <code>union Foo&lt;A, B&gt; { x: A, y: B }</code>.DkField <code>JMP_PIN</code> reader - The GPIO number to use as condition \xe2\x80\xa6DkField <code>JMP_PIN</code> writer - The GPIO number to use as condition \xe2\x80\xa6CiOTFAD key blob processing done interrupt enable.Refer \xe2\x80\xa6AhAlias for kilohertz rateCcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for LASTRX eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for LASTRX eventCcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for LASTTX eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for LASTTX eventBa0: Payload less than PCNF1.MAXLENCaLFCLKSTAT (r) register accessor: an alias for \xe2\x80\xa6AaEasyDMA list type000ClLoad the watchdog timer. The maximum setting is 0xffffff \xe2\x80\xa6CjNot locked. The bits 16-23 can be written by the software.CkThe bits 16-23 are locked and can\xe2\x80\x99t be written by the \xe2\x80\xa6CdNot locked. Bits 7-0 can be written by the software.CiBits 7-0 are locked and cannot be written by the softwareBdLock CM7_INIT_VTOR field for changesAmNumber of playbacks of a loopBcInterrupt n is low-level sensitive.0000000000000000000000000000000CgWhen write 1 to this bit, it will cause SPDIF enter \xe2\x80\xa6Cm1: Software must write this value to enter low power mode \xe2\x80\xa6nLow-power modeiLow speedCfLow power bandgap test bit. Not related to oscillator.000CdLP Calibration Enable When set, enables the SRTC \xe2\x80\xa6CmLP Calibration Hard Lock When set, prevents any writes to \xe2\x80\xa6CmLP Calibration Soft Lock When set, prevents any writes to \xe2\x80\xa6CnLP Security Violation Control Register Hard Lock When set, \xe2\x80\xa6CnLP Security Violation Control Register Soft Lock When set, \xe2\x80\xa6BdLP time alarm interrupt is disabled.BcLP time alarm interrupt is enabled.CmLP Tamper Detectors Configuration Register Hard Lock When \xe2\x80\xa6CmLP Tamper Detectors Configuration Register Soft Lock When \xe2\x80\xa6Ao0: Frame is received at 125kbpsAo1: Frame is received at 500kbpsAkPin select for LRCK signal.Cginterrupt is not generated due to lock ready of all \xe2\x80\xa6Clinterrupt generated due to lock ready of all enabled and \xe2\x80\xa6CdLong run count continues between entropy generationsBj1: Least significant bit shifted out first00BcData are transferred with LSB firstCkNo lock-the adjacent (next lower) bit can be written by \xe2\x80\xa600ClLock-the adjacent (next lower) bit can\xe2\x80\x99t be written by \xe2\x80\xa600111000CmA fixed capacity map/dictionary that performs lookups via \xe2\x80\xa6DjThe expression assigned in a local <code>let</code> binding, including \xe2\x80\xa6CgMAIN_CTRL (rw) register accessor: Main control registerAoSNVS block major version numberAoMajor revision number for TRNG.oMaster, receiveoMaster receiverA`Master, transmitAbMaster transmitterCgAND-match mode, SMF is set if all the unmasked bits \xe2\x80\xa6BaMaster clock generator frequency.DeField <code>MCKFREQ</code> reader - Master clock generator frequency.DeField <code>MCKFREQ</code> writer - Master clock generator frequency.AiPGC Mega Control Register0CaMICSTATUS (r) register accessor: an alias for \xe2\x80\xa6AoSNVS block minor version numberCjField <code>MIN_ENA</code> reader - Enable minute matchingCjField <code>MIN_ENA</code> writer - Enable minute matchingAoMinor revision number for TRNG.AhMiscellaneous Register 000000000000000000AhMiscellaneous Register 100000000000AhMiscellaneous Register 20AnMiscellaneous Control Register011001100CnStatus of shadow register and OTP write lock for misc_conf \xe2\x80\xa6AjPin select for MISO signal00AbMode configurationAhData rate and modulationAdTimer mode selectionnOperation mode1BjSelects operating mode of the wave counterCkDefines the routing of the connected PDM microphones\xe2\x80\x99 \xe2\x80\xa6iI2S mode.AjPin select for MOSI signal00Bi0: Most significant bit shifted out first00BcData are transferred with MSB firstAaMicrowire ControlBc1-microsecond-tick counter registeriMACL3A00RBbLayer3 address 0 filter 1 RegisterBbLayer3 address 1 filter 0 registerBbLayer3 address 1 filter 1 registerBbLayer3 address 2 filter 1 RegisterBbLayer3 address 3 filter 1 registerAeMDIO address registerAbMDIO data registerAnTx Queue flow control registerBdRemove wakeup packet filter registerAeRx Tx status registerBoTimestamp Egress asymmetric correction registerBoTimestamp Egress correction nanosecond registerC`Timestamp Ingress asymmetric correction registerC`Timestamp Ingress correction nanosecond registerBaA future that may have completed.AhAlias for megahertz rateCkMultiple devices on the SPI bus are trying to drive the \xe2\x80\xa60BgA monotonic clock / counter definition.0000000B`Rx queue operating mode registerB`Tx queue operating mode RegisterAlThe <code>*=</code> operatorCfField <code>NAK_REC</code> reader - Host: NAK receivedCfField <code>NAK_REC</code> writer - Host: NAK receivedl244: -12 dBml240: -16 dBml236: -20 dBmBd255: Deprecated enumerator - -40 dBml216: -40 dBmCg1: NEXTSTEP task causes a new value to be loaded to \xe2\x80\xa6nNumber of IRKsAd0: Tx FIFO not emptyCkTransfers will stall when the transmit FIFO is empty or \xe2\x80\xa6CnTransfers will not stall, allowing transmit FIFO underruns \xe2\x80\xa6Ad1: Rx FIFO not emptyClThe channel length in slave mode is different from 16 or \xe2\x80\xa6BiDate/day don\xe2\x80\x99t care in Alarm comparisonBj0: USBREG output settling time not elapsedBcExternal AC\xe2\x80\x9997 Codec is not readyBm0: No write access occurred in this subregion0000000000000000000000000000000Bl0: No read access occurred in this subregion0000000000000000000000000000000AjNo RTCCLK pulses are addedBnNo effect of TIM_OC5REF on TIM_OCxREFC (x=1-3)ClThis bit is set by software and cleared only by hardware \xe2\x80\xa60BcNo filter, sampling is done at fDTSAgDigital filter disabledB`No modification of alpha channel0Bf0: Parity is not expected in RX framesBc0: Parity is not added to TX framesCfProgramability of registers controlled only by the \xe2\x80\xa6CkOverides Miscellaneous Control Register access mode and \xe2\x80\xa6Bi0: 1 Mbit/s Nordic proprietary radio modeBi1: 2 Mbit/s Nordic proprietary radio modeCaSecure access for the corresponding type-1 masterCeNon-secure access for the corresponding type-1 master1010BfNon-secure access policy indicator bit21021iNUM_PADS0iNUM_PADS1CgNVIC_ICER (rw) register accessor: Use the Interrupt \xe2\x80\xa6CgNVIC_ICPR (rw) register accessor: Use the Interrupt \xe2\x80\xa6CgNVIC_IPR0 (rw) register accessor: Use the Interrupt \xe2\x80\xa6CgNVIC_IPR1 (rw) register accessor: Use the Interrupt \xe2\x80\xa6CgNVIC_IPR2 (rw) register accessor: Use the Interrupt \xe2\x80\xa6CgNVIC_IPR3 (rw) register accessor: Use the Interrupt \xe2\x80\xa6CgNVIC_IPR4 (rw) register accessor: Use the Interrupt \xe2\x80\xa6CgNVIC_IPR5 (rw) register accessor: Use the Interrupt \xe2\x80\xa6CgNVIC_IPR6 (rw) register accessor: Use the Interrupt \xe2\x80\xa6CgNVIC_IPR7 (rw) register accessor: Use the Interrupt \xe2\x80\xa6CgNVIC_ISER (rw) register accessor: Use the Interrupt \xe2\x80\xa6CjNVIC_ISPR (rw) register accessor: The NVIC_ISPR forces \xe2\x80\xa6BoA name-value pair within an attribute, like \xe2\x80\xa6B`No floating-point context activeDkField <code>OETOPAD</code> reader - output enable to pad after register \xe2\x80\xa60CnStatus bit that signals when the regulator output is ok. 1 \xe2\x80\xa600000000000g1 frameBhOne frame beyond packing ratio availableBmCCx DMA request sent when update event occursBbuse ring oscillator with no divideB`use ring oscillator divided-by-2B`use ring oscillator divided-by-4B`use ring oscillator divided-by-8hXTAL OSC000fRC OSC000CnStatus of shadow register and OTP write lock for otpmk_crc \xe2\x80\xa6CjStatus of shadow register read and write, OTP read and \xe2\x80\xa60CkWhen in task mode: Initial value of the output when the \xe2\x80\xa6DkField <code>OUTINIT</code> reader - When in task mode: Initial value of \xe2\x80\xa6DkField <code>OUTINIT</code> writer - When in task mode: Initial value of \xe2\x80\xa6AaValue on reset: 00BcField <code>OUTOVER</code> reader -0BcField <code>OUTOVER</code> writer -0DkField <code>OUT_INV</code> reader - If set, the result appears inverted \xe2\x80\xa6DkField <code>OUT_INV</code> writer - If set, the result appears inverted \xe2\x80\xa6DbField <code>OUT_REV</code> reader - If set, the result appears \xe2\x80\xa6DbField <code>OUT_REV</code> writer - If set, the result appears \xe2\x80\xa6mOverrun error000A`Overrun detectedCaField <code>OVERRUN</code> reader - Overrun error000CdField <code>OVERRUN</code> reader - Overrun detectedCaField <code>OVERRUN</code> writer - Overrun error000CdField <code>OVERRUN</code> writer - Overrun detectedCaOverwrite DR register when an overrun is detectedCcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for OVRFLW eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for OVRFLW eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable event routing for OVRFLW eventCgWrite \xe2\x80\x981\xe2\x80\x99 to disable event routing for OVRFLW eventAjSPI transaction operation.nI2C operation.10DbThis traits expands <code>Option</code> with some handy shortcuts.BdSingle digital push-pull output pin.nPackage optionCbField <code>PACKAGE</code> reader - Package optionCbPACKETPTR (rw) register accessor: an alias for \xe2\x80\xa60iPADS_QSPI0AgDCP page table register0CaThe dataword was received without a parity error.BnThe dataword was received with a parity error.B`0: Frame received with parity OKiPart codeCdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PAYLOAD eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PAYLOAD eventDjField <code>PAYLOAD</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>PAYLOAD</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DjField <code>PAYLOAD</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>PAYLOAD</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6BiStatus on payload length vs. PCNF1.MAXLENDdField <code>PDUSTAT</code> reader - Status on payload length vs. \xe2\x80\xa6AdVREFOPAMP = 10% VDDAAdVREFOPAMP = 50% VDDAAdVREFOPAMP = 90% VDDABm63: Permanent request, for unpaced transfers.000CnDescription cluster[n]: Access permissions for region n as \xe2\x80\xa6kUnspecifiednRegister blockBoThis field controls the fractional divide value0000000000000000000000000000000CcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PHYEND eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PHYEND eventCgbit 0 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 1 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 2 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 3 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 4 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 5 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 6 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 7 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 8 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Cgbit 9 of the HPRTCLR is selected as a source of the \xe2\x80\xa6BaAnalog Audio PLL control Register0BcField <code>pll_sys</code> reader -00BcField <code>pll_sys</code> writer -0BcField <code>pll_usb</code> reader -00BcField <code>pll_usb</code> writer -0CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for POFWARN eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for POFWARN eventDjField <code>POFWARN</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>POFWARN</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DjField <code>POFWARN</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>POFWARN</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6A`7-bit polynomialA`8-bit polynomialAdPowers down the PLL.00000000000nPrescaler bitsCbPRESCALER (rw) register accessor: an alias for \xe2\x80\xa6000BnEnable/disable read access watch in PREGION[0]BfEnable read access watch in PREGION[0]BgDisable read access watch in PREGION[0]DkField <code>PRGN0RA</code> reader - Enable/disable read access watch in \xe2\x80\xa6DjField <code>PRGN0RA</code> reader - Enable read access watch in PREGION\xe2\x80\xa6DkField <code>PRGN0RA</code> reader - Disable read access watch in PREGION\xe2\x80\xa6DkField <code>PRGN0RA</code> writer - Enable/disable read access watch in \xe2\x80\xa6DjField <code>PRGN0RA</code> writer - Enable read access watch in PREGION\xe2\x80\xa6DkField <code>PRGN0RA</code> writer - Disable read access watch in PREGION\xe2\x80\xa6BoEnable/disable write access watch in PREGION[0]BgEnable write access watch in PREGION[0]BhDisable write access watch in PREGION[0]DiField <code>PRGN0WA</code> reader - Enable/disable write access watch \xe2\x80\xa6DkField <code>PRGN0WA</code> reader - Enable write access watch in PREGION\xe2\x80\xa6DeField <code>PRGN0WA</code> reader - Disable write access watch in \xe2\x80\xa6DiField <code>PRGN0WA</code> writer - Enable/disable write access watch \xe2\x80\xa6DkField <code>PRGN0WA</code> writer - Enable write access watch in PREGION\xe2\x80\xa6DeField <code>PRGN0WA</code> writer - Disable write access watch in \xe2\x80\xa6BnEnable/disable read access watch in PREGION[1]BfEnable read access watch in PREGION[1]BgDisable read access watch in PREGION[1]DkField <code>PRGN1RA</code> reader - Enable/disable read access watch in \xe2\x80\xa6DjField <code>PRGN1RA</code> reader - Enable read access watch in PREGION\xe2\x80\xa6DkField <code>PRGN1RA</code> reader - Disable read access watch in PREGION\xe2\x80\xa6DkField <code>PRGN1RA</code> writer - Enable/disable read access watch in \xe2\x80\xa6DjField <code>PRGN1RA</code> writer - Enable read access watch in PREGION\xe2\x80\xa6DkField <code>PRGN1RA</code> writer - Disable read access watch in PREGION\xe2\x80\xa6BoEnable/disable write access watch in PREGION[1]BgEnable write access watch in PREGION[1]BhDisable write access watch in PREGION[1]DiField <code>PRGN1WA</code> reader - Enable/disable write access watch \xe2\x80\xa6DkField <code>PRGN1WA</code> reader - Enable write access watch in PREGION\xe2\x80\xa6DeField <code>PRGN1WA</code> reader - Disable write access watch in \xe2\x80\xa6DiField <code>PRGN1WA</code> writer - Enable/disable write access watch \xe2\x80\xa6DkField <code>PRGN1WA</code> writer - Enable write access watch in PREGION\xe2\x80\xa6DeField <code>PRGN1WA</code> writer - Disable write access watch in \xe2\x80\xa6CiControls the PLL post dividers for the primary output \xe2\x80\xa6BnSetting of pins dedicated to NFC functionalityDhField <code>PROTECT</code> reader - Setting of pins dedicated to NFC \xe2\x80\xa6DhField <code>PROTECT</code> writer - Setting of pins dedicated to NFC \xe2\x80\xa6CbPSELRESET (rw) register accessor: an alias for \xe2\x80\xa6jPin selectA`Input pin selectiPull-downjPull-down.AnOutput push-pull (reset state)AfPWM_A output disabled.AePWM_A output enabled.AfPWM_B output disabled.AePWM_B output enabled.AfPWM_X output disabled.AePWM_X output enabled.AcPWM_X Initial ValueCkIn upcounting, channel is active as long as TIMx_CNT&lt;\xe2\x80\xa6AeInversely to PwmMode1Bo24: Select PWM Counter 0\xe2\x80\x99s Wrap Value as TREQ000Bo25: Select PWM Counter 1\xe2\x80\x99s Wrap Value as TREQ000Bo26: Select PWM Counter 2\xe2\x80\x99s Wrap Value as TREQ000Bo27: Select PWM Counter 3\xe2\x80\x99s Wrap Value as TREQ000Bo28: Select PWM Counter 4\xe2\x80\x99s Wrap Value as TREQ000Bo29: Select PWM Counter 5\xe2\x80\x99s Wrap Value as TREQ000Bo30: Select PWM Counter 6\xe2\x80\x99s Wrap Value as TREQ000Bo31: Select PWM Counter 7\xe2\x80\x99s Wrap Value as TREQ000AmPMIC Power Pin is Low active.AnPMIC Power Pin is High active.DfA struct or struct variant pattern: <code>Variant { x, y, .. }</code>.o<code>%=</code>BhRCC PLLs Clock Source Selection RegisterBkA <code>Queue</code> with dynamic capacity.0DhField <code>RAF_LVL</code> reader - Current Read-Address-FIFO fill levelAlRegulator voltage ramp rate.000CaRAMSTATUS (r) register accessor: an alias for \xe2\x80\xa6CnRANDOMBIT (r) register accessor: This just reads the state \xe2\x80\xa6AgRC Osc. enable control.000CaREADYNEXT (r) register accessor: an alias for \xe2\x80\xa6BbOTP Controller Write Data Register0AnUsed to initiate a read to OTPBb0: VDD * 1/8 selected as referenceBb1: VDD * 2/8 selected as referenceBb2: VDD * 3/8 selected as referenceBb3: VDD * 4/8 selected as referenceBb4: VDD * 5/8 selected as referenceBb5: VDD * 6/8 selected as referenceBb6: VDD * 7/8 selected as referenceCjThis field defines the target voltage for the ARM core \xe2\x80\xa6000CmThis bit field defines the target voltage for the vpu/gpu \xe2\x80\xa6000CkThis field defines the target voltage for the SOC power \xe2\x80\xa6000CbREPORTPER (rw) register accessor: an alias for \xe2\x80\xa6CaREQSTATUS (r) register accessor: an alias for \xe2\x80\xa6CbRESETREAS (rw) register accessor: an alias for \xe2\x80\xa6ClThis bit controls whether a RESTART is issued before the \xe2\x80\xa6DkField <code>RESTART</code> reader - This bit controls whether a RESTART \xe2\x80\xa6DkField <code>RESTART</code> writer - This bit controls whether a RESTART \xe2\x80\xa6AiResynchronization DisableBeEnable read access watch in region[0]BfDisable read access watch in region[0]BfEnable write access watch in region[0]BgDisable write access watch in region[0]BeEnable read access watch in region[1]BfDisable read access watch in region[1]BfEnable write access watch in region[1]BgDisable write access watch in region[1]BeEnable read access watch in region[2]BfDisable read access watch in region[2]BfEnable write access watch in region[2]BgDisable write access watch in region[2]BeEnable read access watch in region[3]BfDisable read access watch in region[3]BfEnable write access watch in region[3]BgDisable write access watch in region[3]Aa0: <code>0</code>000AdRaw interrupt statusAfROMC Address Registers0AcROMC Data Registers0DhField <code>RPU_OPT</code> reader - Device: Pull-up strength (0=1K2, \xe2\x80\xa6DhField <code>RPU_OPT</code> writer - Device: Pull-up strength (0=1K2, \xe2\x80\xa6BlEnable register for reload request registersCdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RSSIEND eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RSSIEND eventDjField <code>RSSIEND</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>RSSIEND</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DjField <code>RSSIEND</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>RSSIEND</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6n41 - RTC_ALARMAkRun Length 6+ Maximum LimitAcRun Length 6+ RangeC`Field <code>RUNNING</code> reader - Test runningDbField <code>RUNNING</code> reader - Is the tick generator running?CaRUNSTATUS (r) register accessor: an alias for \xe2\x80\xa6Ad0 = Normal operation000DjField <code>RXDELAY</code> reader - Sample delay for input serial data \xe2\x80\xa6DiField <code>RXDELAY</code> reader - Timing related to sampling of the \xe2\x80\xa6DjField <code>RXDELAY</code> writer - Sample delay for input serial data \xe2\x80\xa6DiField <code>RXDELAY</code> writer - Timing related to sampling of the \xe2\x80\xa6BfIP RX FIFO would be read by processor.B`IP RX FIFO would be read by DMA.CcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXDRDY eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXDRDY event10CdHardware interrupts from STAT[RXEDGIF] are disabled.CnHardware interrupt is requested when STAT[RXEDGIF] flag is \xe2\x80\xa6BoNo active edge on the receive pin has occurred.BoAn active edge on the receive pin has occurred.AiReceive FIFO is not emptyBfThe Receive Data Register is not emptyAdRX FIFO is not emptyAeReceive FIFO is emptyBbThe Receive Data Register is emptyA`RX FIFO is emptyDbField <code>RXEMPTY</code> reader - State machine RX FIFO is emptyAfReception (RX) enable.CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXERROR eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXERROR eventBmEnable or disable interrupt for RXERROR eventDjField <code>RXERROR</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>RXERROR</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DgField <code>RXERROR</code> reader - Enable or disable interrupt for \xe2\x80\xa6DjField <code>RXERROR</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>RXERROR</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DgField <code>RXERROR</code> writer - Enable or disable interrupt for \xe2\x80\xa6CnSPDIF Rx FIFO full, can\xe2\x80\x99t be cleared with reg. IntClear. \xe2\x80\xa6AjNo flush operation occurs.CcAll data in the receive FIFO/buffer is cleared out.CdField <code>RXMATCH</code> reader - Received addressAd0 = Normal operation0000000CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXREADY eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXREADY eventDjField <code>RXREADY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>RXREADY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DjField <code>RXREADY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>RXREADY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6AlClock stretching is disabledAkClock stretching is enabledDiField <code>RXSTALL</code> reader - State machine has stalled on full \xe2\x80\xa6DiField <code>RXSTALL</code> writer - State machine has stalled on full \xe2\x80\xa6CoField <code>RXUNDER</code> reader - RX FIFO underflow (i.e. \xe2\x80\xa6CoField <code>RXUNDER</code> writer - RX FIFO underflow (i.e. \xe2\x80\xa6CnWhen the DW_apb_i2c is acting as a slave-transmitter, this \xe2\x80\xa6DjField <code>RX_DONE</code> reader - When the DW_apb_i2c is acting as a \xe2\x80\xa6CiSet when the receive buffer reaches or goes above the \xe2\x80\xa6DkField <code>RX_FULL</code> reader - Set when the receive buffer reaches \xe2\x80\xa6CeSet if the receive buffer is completely filled to \xe2\x80\xa6DdField <code>RX_OVER</code> reader - Set if the receive buffer is \xe2\x80\xa6Akrepetition counter registerDhA referencing operation: <code>&amp;a</code> or <code>&amp;mut a</code>.BoA reference pattern: <code>&amp;mut var</code>.DoA reference type: <code>&amp;&#39;a T</code> or <code>&amp;&#39;a mut T</code>.AlThe <code>%=</code> operatorEfThis traits expands <code>Result&lt;T, Into&lt;Diagnostic&gt;&gt;</code> with some \xe2\x80\xa6C`Keep RAM section S0 on or off in System ON mode.DhField <code>S0POWER</code> reader - Keep RAM section S0 on or off in \xe2\x80\xa6DhField <code>S0POWER</code> writer - Keep RAM section S0 on or off in \xe2\x80\xa6DiField <code>S0POWER</code> writer - Keep RAM section S0 of RAMn on or \xe2\x80\xa6")