
car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000758c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  080076a0  080076a0  000176a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078e0  080078e0  00020168  2**0
                  CONTENTS
  4 .ARM          00000000  080078e0  080078e0  00020168  2**0
                  CONTENTS
  5 .preinit_array 00000000  080078e0  080078e0  00020168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078e0  080078e0  000178e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080078e4  080078e4  000178e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000168  20000000  080078e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000224  20000168  08007a50  00020168  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000038c  08007a50  0002038c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020168  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ef5e  00000000  00000000  00020191  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002887  00000000  00000000  0002f0ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d90  00000000  00000000  00031978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c38  00000000  00000000  00032708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a12  00000000  00000000  00033340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010390  00000000  00000000  0004bd52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d44c  00000000  00000000  0005c0e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e952e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bc0  00000000  00000000  000e9580  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000168 	.word	0x20000168
 800012c:	00000000 	.word	0x00000000
 8000130:	08007684 	.word	0x08007684

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000016c 	.word	0x2000016c
 800014c:	08007684 	.word	0x08007684

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <__aeabi_d2f>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a54:	bf24      	itt	cs
 8000a56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a5e:	d90d      	bls.n	8000a7c <__aeabi_d2f+0x30>
 8000a60:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a6c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a80:	d121      	bne.n	8000ac6 <__aeabi_d2f+0x7a>
 8000a82:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a86:	bfbc      	itt	lt
 8000a88:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	4770      	bxlt	lr
 8000a8e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a96:	f1c2 0218 	rsb	r2, r2, #24
 8000a9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aa2:	fa20 f002 	lsr.w	r0, r0, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	f040 0001 	orrne.w	r0, r0, #1
 8000aac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ab4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ab8:	ea40 000c 	orr.w	r0, r0, ip
 8000abc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ac0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ac4:	e7cc      	b.n	8000a60 <__aeabi_d2f+0x14>
 8000ac6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aca:	d107      	bne.n	8000adc <__aeabi_d2f+0x90>
 8000acc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ad0:	bf1e      	ittt	ne
 8000ad2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ad6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ada:	4770      	bxne	lr
 8000adc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ae4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_frsub>:
 8000aec:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000af0:	e002      	b.n	8000af8 <__addsf3>
 8000af2:	bf00      	nop

08000af4 <__aeabi_fsub>:
 8000af4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000af8 <__addsf3>:
 8000af8:	0042      	lsls	r2, r0, #1
 8000afa:	bf1f      	itttt	ne
 8000afc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b00:	ea92 0f03 	teqne	r2, r3
 8000b04:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b08:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b0c:	d06a      	beq.n	8000be4 <__addsf3+0xec>
 8000b0e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b12:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b16:	bfc1      	itttt	gt
 8000b18:	18d2      	addgt	r2, r2, r3
 8000b1a:	4041      	eorgt	r1, r0
 8000b1c:	4048      	eorgt	r0, r1
 8000b1e:	4041      	eorgt	r1, r0
 8000b20:	bfb8      	it	lt
 8000b22:	425b      	neglt	r3, r3
 8000b24:	2b19      	cmp	r3, #25
 8000b26:	bf88      	it	hi
 8000b28:	4770      	bxhi	lr
 8000b2a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b2e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b32:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b36:	bf18      	it	ne
 8000b38:	4240      	negne	r0, r0
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b42:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b46:	bf18      	it	ne
 8000b48:	4249      	negne	r1, r1
 8000b4a:	ea92 0f03 	teq	r2, r3
 8000b4e:	d03f      	beq.n	8000bd0 <__addsf3+0xd8>
 8000b50:	f1a2 0201 	sub.w	r2, r2, #1
 8000b54:	fa41 fc03 	asr.w	ip, r1, r3
 8000b58:	eb10 000c 	adds.w	r0, r0, ip
 8000b5c:	f1c3 0320 	rsb	r3, r3, #32
 8000b60:	fa01 f103 	lsl.w	r1, r1, r3
 8000b64:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b68:	d502      	bpl.n	8000b70 <__addsf3+0x78>
 8000b6a:	4249      	negs	r1, r1
 8000b6c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b70:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b74:	d313      	bcc.n	8000b9e <__addsf3+0xa6>
 8000b76:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b7a:	d306      	bcc.n	8000b8a <__addsf3+0x92>
 8000b7c:	0840      	lsrs	r0, r0, #1
 8000b7e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b82:	f102 0201 	add.w	r2, r2, #1
 8000b86:	2afe      	cmp	r2, #254	; 0xfe
 8000b88:	d251      	bcs.n	8000c2e <__addsf3+0x136>
 8000b8a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b92:	bf08      	it	eq
 8000b94:	f020 0001 	biceq.w	r0, r0, #1
 8000b98:	ea40 0003 	orr.w	r0, r0, r3
 8000b9c:	4770      	bx	lr
 8000b9e:	0049      	lsls	r1, r1, #1
 8000ba0:	eb40 0000 	adc.w	r0, r0, r0
 8000ba4:	3a01      	subs	r2, #1
 8000ba6:	bf28      	it	cs
 8000ba8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bac:	d2ed      	bcs.n	8000b8a <__addsf3+0x92>
 8000bae:	fab0 fc80 	clz	ip, r0
 8000bb2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bb6:	ebb2 020c 	subs.w	r2, r2, ip
 8000bba:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bbe:	bfaa      	itet	ge
 8000bc0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bc4:	4252      	neglt	r2, r2
 8000bc6:	4318      	orrge	r0, r3
 8000bc8:	bfbc      	itt	lt
 8000bca:	40d0      	lsrlt	r0, r2
 8000bcc:	4318      	orrlt	r0, r3
 8000bce:	4770      	bx	lr
 8000bd0:	f092 0f00 	teq	r2, #0
 8000bd4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bd8:	bf06      	itte	eq
 8000bda:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bde:	3201      	addeq	r2, #1
 8000be0:	3b01      	subne	r3, #1
 8000be2:	e7b5      	b.n	8000b50 <__addsf3+0x58>
 8000be4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000be8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bec:	bf18      	it	ne
 8000bee:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bf2:	d021      	beq.n	8000c38 <__addsf3+0x140>
 8000bf4:	ea92 0f03 	teq	r2, r3
 8000bf8:	d004      	beq.n	8000c04 <__addsf3+0x10c>
 8000bfa:	f092 0f00 	teq	r2, #0
 8000bfe:	bf08      	it	eq
 8000c00:	4608      	moveq	r0, r1
 8000c02:	4770      	bx	lr
 8000c04:	ea90 0f01 	teq	r0, r1
 8000c08:	bf1c      	itt	ne
 8000c0a:	2000      	movne	r0, #0
 8000c0c:	4770      	bxne	lr
 8000c0e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c12:	d104      	bne.n	8000c1e <__addsf3+0x126>
 8000c14:	0040      	lsls	r0, r0, #1
 8000c16:	bf28      	it	cs
 8000c18:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c1c:	4770      	bx	lr
 8000c1e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c22:	bf3c      	itt	cc
 8000c24:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c28:	4770      	bxcc	lr
 8000c2a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c2e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c32:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c36:	4770      	bx	lr
 8000c38:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c3c:	bf16      	itet	ne
 8000c3e:	4608      	movne	r0, r1
 8000c40:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c44:	4601      	movne	r1, r0
 8000c46:	0242      	lsls	r2, r0, #9
 8000c48:	bf06      	itte	eq
 8000c4a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c4e:	ea90 0f01 	teqeq	r0, r1
 8000c52:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_ui2f>:
 8000c58:	f04f 0300 	mov.w	r3, #0
 8000c5c:	e004      	b.n	8000c68 <__aeabi_i2f+0x8>
 8000c5e:	bf00      	nop

08000c60 <__aeabi_i2f>:
 8000c60:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c64:	bf48      	it	mi
 8000c66:	4240      	negmi	r0, r0
 8000c68:	ea5f 0c00 	movs.w	ip, r0
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c74:	4601      	mov	r1, r0
 8000c76:	f04f 0000 	mov.w	r0, #0
 8000c7a:	e01c      	b.n	8000cb6 <__aeabi_l2f+0x2a>

08000c7c <__aeabi_ul2f>:
 8000c7c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c80:	bf08      	it	eq
 8000c82:	4770      	bxeq	lr
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e00a      	b.n	8000ca0 <__aeabi_l2f+0x14>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_l2f>:
 8000c8c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c90:	bf08      	it	eq
 8000c92:	4770      	bxeq	lr
 8000c94:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c98:	d502      	bpl.n	8000ca0 <__aeabi_l2f+0x14>
 8000c9a:	4240      	negs	r0, r0
 8000c9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca0:	ea5f 0c01 	movs.w	ip, r1
 8000ca4:	bf02      	ittt	eq
 8000ca6:	4684      	moveq	ip, r0
 8000ca8:	4601      	moveq	r1, r0
 8000caa:	2000      	moveq	r0, #0
 8000cac:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cb0:	bf08      	it	eq
 8000cb2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cb6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cba:	fabc f28c 	clz	r2, ip
 8000cbe:	3a08      	subs	r2, #8
 8000cc0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cc4:	db10      	blt.n	8000ce8 <__aeabi_l2f+0x5c>
 8000cc6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cca:	4463      	add	r3, ip
 8000ccc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cd0:	f1c2 0220 	rsb	r2, r2, #32
 8000cd4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cd8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cdc:	eb43 0002 	adc.w	r0, r3, r2
 8000ce0:	bf08      	it	eq
 8000ce2:	f020 0001 	biceq.w	r0, r0, #1
 8000ce6:	4770      	bx	lr
 8000ce8:	f102 0220 	add.w	r2, r2, #32
 8000cec:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf0:	f1c2 0220 	rsb	r2, r2, #32
 8000cf4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cf8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cfc:	eb43 0002 	adc.w	r0, r3, r2
 8000d00:	bf08      	it	eq
 8000d02:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_fmul>:
 8000d08:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d0c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d10:	bf1e      	ittt	ne
 8000d12:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d16:	ea92 0f0c 	teqne	r2, ip
 8000d1a:	ea93 0f0c 	teqne	r3, ip
 8000d1e:	d06f      	beq.n	8000e00 <__aeabi_fmul+0xf8>
 8000d20:	441a      	add	r2, r3
 8000d22:	ea80 0c01 	eor.w	ip, r0, r1
 8000d26:	0240      	lsls	r0, r0, #9
 8000d28:	bf18      	it	ne
 8000d2a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d2e:	d01e      	beq.n	8000d6e <__aeabi_fmul+0x66>
 8000d30:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d34:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d38:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d3c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d44:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d48:	bf3e      	ittt	cc
 8000d4a:	0049      	lslcc	r1, r1, #1
 8000d4c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d50:	005b      	lslcc	r3, r3, #1
 8000d52:	ea40 0001 	orr.w	r0, r0, r1
 8000d56:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d5a:	2afd      	cmp	r2, #253	; 0xfd
 8000d5c:	d81d      	bhi.n	8000d9a <__aeabi_fmul+0x92>
 8000d5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d62:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d66:	bf08      	it	eq
 8000d68:	f020 0001 	biceq.w	r0, r0, #1
 8000d6c:	4770      	bx	lr
 8000d6e:	f090 0f00 	teq	r0, #0
 8000d72:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d76:	bf08      	it	eq
 8000d78:	0249      	lsleq	r1, r1, #9
 8000d7a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d7e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d82:	3a7f      	subs	r2, #127	; 0x7f
 8000d84:	bfc2      	ittt	gt
 8000d86:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d8a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d8e:	4770      	bxgt	lr
 8000d90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d94:	f04f 0300 	mov.w	r3, #0
 8000d98:	3a01      	subs	r2, #1
 8000d9a:	dc5d      	bgt.n	8000e58 <__aeabi_fmul+0x150>
 8000d9c:	f112 0f19 	cmn.w	r2, #25
 8000da0:	bfdc      	itt	le
 8000da2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000da6:	4770      	bxle	lr
 8000da8:	f1c2 0200 	rsb	r2, r2, #0
 8000dac:	0041      	lsls	r1, r0, #1
 8000dae:	fa21 f102 	lsr.w	r1, r1, r2
 8000db2:	f1c2 0220 	rsb	r2, r2, #32
 8000db6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dba:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dbe:	f140 0000 	adc.w	r0, r0, #0
 8000dc2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dc6:	bf08      	it	eq
 8000dc8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dcc:	4770      	bx	lr
 8000dce:	f092 0f00 	teq	r2, #0
 8000dd2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dd6:	bf02      	ittt	eq
 8000dd8:	0040      	lsleq	r0, r0, #1
 8000dda:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dde:	3a01      	subeq	r2, #1
 8000de0:	d0f9      	beq.n	8000dd6 <__aeabi_fmul+0xce>
 8000de2:	ea40 000c 	orr.w	r0, r0, ip
 8000de6:	f093 0f00 	teq	r3, #0
 8000dea:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dee:	bf02      	ittt	eq
 8000df0:	0049      	lsleq	r1, r1, #1
 8000df2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000df6:	3b01      	subeq	r3, #1
 8000df8:	d0f9      	beq.n	8000dee <__aeabi_fmul+0xe6>
 8000dfa:	ea41 010c 	orr.w	r1, r1, ip
 8000dfe:	e78f      	b.n	8000d20 <__aeabi_fmul+0x18>
 8000e00:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e04:	ea92 0f0c 	teq	r2, ip
 8000e08:	bf18      	it	ne
 8000e0a:	ea93 0f0c 	teqne	r3, ip
 8000e0e:	d00a      	beq.n	8000e26 <__aeabi_fmul+0x11e>
 8000e10:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e14:	bf18      	it	ne
 8000e16:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e1a:	d1d8      	bne.n	8000dce <__aeabi_fmul+0xc6>
 8000e1c:	ea80 0001 	eor.w	r0, r0, r1
 8000e20:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e24:	4770      	bx	lr
 8000e26:	f090 0f00 	teq	r0, #0
 8000e2a:	bf17      	itett	ne
 8000e2c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e30:	4608      	moveq	r0, r1
 8000e32:	f091 0f00 	teqne	r1, #0
 8000e36:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e3a:	d014      	beq.n	8000e66 <__aeabi_fmul+0x15e>
 8000e3c:	ea92 0f0c 	teq	r2, ip
 8000e40:	d101      	bne.n	8000e46 <__aeabi_fmul+0x13e>
 8000e42:	0242      	lsls	r2, r0, #9
 8000e44:	d10f      	bne.n	8000e66 <__aeabi_fmul+0x15e>
 8000e46:	ea93 0f0c 	teq	r3, ip
 8000e4a:	d103      	bne.n	8000e54 <__aeabi_fmul+0x14c>
 8000e4c:	024b      	lsls	r3, r1, #9
 8000e4e:	bf18      	it	ne
 8000e50:	4608      	movne	r0, r1
 8000e52:	d108      	bne.n	8000e66 <__aeabi_fmul+0x15e>
 8000e54:	ea80 0001 	eor.w	r0, r0, r1
 8000e58:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e64:	4770      	bx	lr
 8000e66:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e6a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e6e:	4770      	bx	lr

08000e70 <__aeabi_fdiv>:
 8000e70:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e74:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e78:	bf1e      	ittt	ne
 8000e7a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e7e:	ea92 0f0c 	teqne	r2, ip
 8000e82:	ea93 0f0c 	teqne	r3, ip
 8000e86:	d069      	beq.n	8000f5c <__aeabi_fdiv+0xec>
 8000e88:	eba2 0203 	sub.w	r2, r2, r3
 8000e8c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e90:	0249      	lsls	r1, r1, #9
 8000e92:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e96:	d037      	beq.n	8000f08 <__aeabi_fdiv+0x98>
 8000e98:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e9c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ea0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ea4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ea8:	428b      	cmp	r3, r1
 8000eaa:	bf38      	it	cc
 8000eac:	005b      	lslcc	r3, r3, #1
 8000eae:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eb2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	bf24      	itt	cs
 8000eba:	1a5b      	subcs	r3, r3, r1
 8000ebc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ec0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ec4:	bf24      	itt	cs
 8000ec6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000eca:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ece:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ed2:	bf24      	itt	cs
 8000ed4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ed8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000edc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ee0:	bf24      	itt	cs
 8000ee2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ee6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eea:	011b      	lsls	r3, r3, #4
 8000eec:	bf18      	it	ne
 8000eee:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ef2:	d1e0      	bne.n	8000eb6 <__aeabi_fdiv+0x46>
 8000ef4:	2afd      	cmp	r2, #253	; 0xfd
 8000ef6:	f63f af50 	bhi.w	8000d9a <__aeabi_fmul+0x92>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f00:	bf08      	it	eq
 8000f02:	f020 0001 	biceq.w	r0, r0, #1
 8000f06:	4770      	bx	lr
 8000f08:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f0c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f10:	327f      	adds	r2, #127	; 0x7f
 8000f12:	bfc2      	ittt	gt
 8000f14:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f18:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f1c:	4770      	bxgt	lr
 8000f1e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f22:	f04f 0300 	mov.w	r3, #0
 8000f26:	3a01      	subs	r2, #1
 8000f28:	e737      	b.n	8000d9a <__aeabi_fmul+0x92>
 8000f2a:	f092 0f00 	teq	r2, #0
 8000f2e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f32:	bf02      	ittt	eq
 8000f34:	0040      	lsleq	r0, r0, #1
 8000f36:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f3a:	3a01      	subeq	r2, #1
 8000f3c:	d0f9      	beq.n	8000f32 <__aeabi_fdiv+0xc2>
 8000f3e:	ea40 000c 	orr.w	r0, r0, ip
 8000f42:	f093 0f00 	teq	r3, #0
 8000f46:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f4a:	bf02      	ittt	eq
 8000f4c:	0049      	lsleq	r1, r1, #1
 8000f4e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f52:	3b01      	subeq	r3, #1
 8000f54:	d0f9      	beq.n	8000f4a <__aeabi_fdiv+0xda>
 8000f56:	ea41 010c 	orr.w	r1, r1, ip
 8000f5a:	e795      	b.n	8000e88 <__aeabi_fdiv+0x18>
 8000f5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f60:	ea92 0f0c 	teq	r2, ip
 8000f64:	d108      	bne.n	8000f78 <__aeabi_fdiv+0x108>
 8000f66:	0242      	lsls	r2, r0, #9
 8000f68:	f47f af7d 	bne.w	8000e66 <__aeabi_fmul+0x15e>
 8000f6c:	ea93 0f0c 	teq	r3, ip
 8000f70:	f47f af70 	bne.w	8000e54 <__aeabi_fmul+0x14c>
 8000f74:	4608      	mov	r0, r1
 8000f76:	e776      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000f78:	ea93 0f0c 	teq	r3, ip
 8000f7c:	d104      	bne.n	8000f88 <__aeabi_fdiv+0x118>
 8000f7e:	024b      	lsls	r3, r1, #9
 8000f80:	f43f af4c 	beq.w	8000e1c <__aeabi_fmul+0x114>
 8000f84:	4608      	mov	r0, r1
 8000f86:	e76e      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000f88:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f8c:	bf18      	it	ne
 8000f8e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f92:	d1ca      	bne.n	8000f2a <__aeabi_fdiv+0xba>
 8000f94:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f98:	f47f af5c 	bne.w	8000e54 <__aeabi_fmul+0x14c>
 8000f9c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fa0:	f47f af3c 	bne.w	8000e1c <__aeabi_fmul+0x114>
 8000fa4:	e75f      	b.n	8000e66 <__aeabi_fmul+0x15e>
 8000fa6:	bf00      	nop

08000fa8 <__gesf2>:
 8000fa8:	f04f 3cff 	mov.w	ip, #4294967295
 8000fac:	e006      	b.n	8000fbc <__cmpsf2+0x4>
 8000fae:	bf00      	nop

08000fb0 <__lesf2>:
 8000fb0:	f04f 0c01 	mov.w	ip, #1
 8000fb4:	e002      	b.n	8000fbc <__cmpsf2+0x4>
 8000fb6:	bf00      	nop

08000fb8 <__cmpsf2>:
 8000fb8:	f04f 0c01 	mov.w	ip, #1
 8000fbc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fc0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fc4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fcc:	bf18      	it	ne
 8000fce:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fd2:	d011      	beq.n	8000ff8 <__cmpsf2+0x40>
 8000fd4:	b001      	add	sp, #4
 8000fd6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fda:	bf18      	it	ne
 8000fdc:	ea90 0f01 	teqne	r0, r1
 8000fe0:	bf58      	it	pl
 8000fe2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fe6:	bf88      	it	hi
 8000fe8:	17c8      	asrhi	r0, r1, #31
 8000fea:	bf38      	it	cc
 8000fec:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000ff0:	bf18      	it	ne
 8000ff2:	f040 0001 	orrne.w	r0, r0, #1
 8000ff6:	4770      	bx	lr
 8000ff8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ffc:	d102      	bne.n	8001004 <__cmpsf2+0x4c>
 8000ffe:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001002:	d105      	bne.n	8001010 <__cmpsf2+0x58>
 8001004:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001008:	d1e4      	bne.n	8000fd4 <__cmpsf2+0x1c>
 800100a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800100e:	d0e1      	beq.n	8000fd4 <__cmpsf2+0x1c>
 8001010:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <__aeabi_cfrcmple>:
 8001018:	4684      	mov	ip, r0
 800101a:	4608      	mov	r0, r1
 800101c:	4661      	mov	r1, ip
 800101e:	e7ff      	b.n	8001020 <__aeabi_cfcmpeq>

08001020 <__aeabi_cfcmpeq>:
 8001020:	b50f      	push	{r0, r1, r2, r3, lr}
 8001022:	f7ff ffc9 	bl	8000fb8 <__cmpsf2>
 8001026:	2800      	cmp	r0, #0
 8001028:	bf48      	it	mi
 800102a:	f110 0f00 	cmnmi.w	r0, #0
 800102e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001030 <__aeabi_fcmpeq>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff fff4 	bl	8001020 <__aeabi_cfcmpeq>
 8001038:	bf0c      	ite	eq
 800103a:	2001      	moveq	r0, #1
 800103c:	2000      	movne	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_fcmplt>:
 8001044:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001048:	f7ff ffea 	bl	8001020 <__aeabi_cfcmpeq>
 800104c:	bf34      	ite	cc
 800104e:	2001      	movcc	r0, #1
 8001050:	2000      	movcs	r0, #0
 8001052:	f85d fb08 	ldr.w	pc, [sp], #8
 8001056:	bf00      	nop

08001058 <__aeabi_fcmple>:
 8001058:	f84d ed08 	str.w	lr, [sp, #-8]!
 800105c:	f7ff ffe0 	bl	8001020 <__aeabi_cfcmpeq>
 8001060:	bf94      	ite	ls
 8001062:	2001      	movls	r0, #1
 8001064:	2000      	movhi	r0, #0
 8001066:	f85d fb08 	ldr.w	pc, [sp], #8
 800106a:	bf00      	nop

0800106c <__aeabi_fcmpge>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff ffd2 	bl	8001018 <__aeabi_cfrcmple>
 8001074:	bf94      	ite	ls
 8001076:	2001      	movls	r0, #1
 8001078:	2000      	movhi	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmpgt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffc8 	bl	8001018 <__aeabi_cfrcmple>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_f2iz>:
 8001094:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001098:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800109c:	d30f      	bcc.n	80010be <__aeabi_f2iz+0x2a>
 800109e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010a2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010a6:	d90d      	bls.n	80010c4 <__aeabi_f2iz+0x30>
 80010a8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010b0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010b4:	fa23 f002 	lsr.w	r0, r3, r2
 80010b8:	bf18      	it	ne
 80010ba:	4240      	negne	r0, r0
 80010bc:	4770      	bx	lr
 80010be:	f04f 0000 	mov.w	r0, #0
 80010c2:	4770      	bx	lr
 80010c4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010c8:	d101      	bne.n	80010ce <__aeabi_f2iz+0x3a>
 80010ca:	0242      	lsls	r2, r0, #9
 80010cc:	d105      	bne.n	80010da <__aeabi_f2iz+0x46>
 80010ce:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010d2:	bf08      	it	eq
 80010d4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010d8:	4770      	bx	lr
 80010da:	f04f 0000 	mov.w	r0, #0
 80010de:	4770      	bx	lr

080010e0 <__aeabi_f2uiz>:
 80010e0:	0042      	lsls	r2, r0, #1
 80010e2:	d20e      	bcs.n	8001102 <__aeabi_f2uiz+0x22>
 80010e4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010e8:	d30b      	bcc.n	8001102 <__aeabi_f2uiz+0x22>
 80010ea:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010ee:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010f2:	d409      	bmi.n	8001108 <__aeabi_f2uiz+0x28>
 80010f4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010fc:	fa23 f002 	lsr.w	r0, r3, r2
 8001100:	4770      	bx	lr
 8001102:	f04f 0000 	mov.w	r0, #0
 8001106:	4770      	bx	lr
 8001108:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800110c:	d101      	bne.n	8001112 <__aeabi_f2uiz+0x32>
 800110e:	0242      	lsls	r2, r0, #9
 8001110:	d102      	bne.n	8001118 <__aeabi_f2uiz+0x38>
 8001112:	f04f 30ff 	mov.w	r0, #4294967295
 8001116:	4770      	bx	lr
 8001118:	f04f 0000 	mov.w	r0, #0
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop

08001120 <color_sensor_init>:
 *      Author: ADMIN
 */

#include "color_sensor.h"

void color_sensor_init(colorSensor_st* p){
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
	// Scaling 20%
	  HAL_GPIO_WritePin(p->in_port_1, p->in_pins[0], GPIO_PIN_SET);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	68d8      	ldr	r0, [r3, #12]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	881b      	ldrh	r3, [r3, #0]
 8001130:	2201      	movs	r2, #1
 8001132:	4619      	mov	r1, r3
 8001134:	f002 ff98 	bl	8004068 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(p->in_port_1, p->in_pins[1], GPIO_PIN_RESET);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	68d8      	ldr	r0, [r3, #12]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	885b      	ldrh	r3, [r3, #2]
 8001140:	2200      	movs	r2, #0
 8001142:	4619      	mov	r1, r3
 8001144:	f002 ff90 	bl	8004068 <HAL_GPIO_WritePin>
	  HAL_TIM_IC_Start_IT(p->htim, p->tim_channel);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	699a      	ldr	r2, [r3, #24]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	8b9b      	ldrh	r3, [r3, #28]
 8001150:	4619      	mov	r1, r3
 8001152:	4610      	mov	r0, r2
 8001154:	f003 fe42 	bl	8004ddc <HAL_TIM_IC_Start_IT>
}
 8001158:	bf00      	nop
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}

08001160 <control_calculateWheelsRPM>:
 *      Author: ADMIN
 */

#include "control.h"

static wheelSpeed_st control_calculateWheelsRPM(control_st* ctrlp,float yError, float angleError){
 8001160:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001164:	b08a      	sub	sp, #40	; 0x28
 8001166:	af00      	add	r7, sp, #0
 8001168:	60f8      	str	r0, [r7, #12]
 800116a:	60b9      	str	r1, [r7, #8]
 800116c:	607a      	str	r2, [r7, #4]
 800116e:	603b      	str	r3, [r7, #0]
	float vel = VEL_REF * cos(angleError);
 8001170:	6838      	ldr	r0, [r7, #0]
 8001172:	f7ff f951 	bl	8000418 <__aeabi_f2d>
 8001176:	4602      	mov	r2, r0
 8001178:	460b      	mov	r3, r1
 800117a:	4610      	mov	r0, r2
 800117c:	4619      	mov	r1, r3
 800117e:	f005 fa15 	bl	80065ac <cos>
 8001182:	f04f 0200 	mov.w	r2, #0
 8001186:	4b64      	ldr	r3, [pc, #400]	; (8001318 <control_calculateWheelsRPM+0x1b8>)
 8001188:	f7ff f99e 	bl	80004c8 <__aeabi_dmul>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4610      	mov	r0, r2
 8001192:	4619      	mov	r1, r3
 8001194:	f7ff fc5a 	bl	8000a4c <__aeabi_d2f>
 8001198:	4603      	mov	r3, r0
 800119a:	627b      	str	r3, [r7, #36]	; 0x24
	float omega = OMEGA_REF + ctrlp->k2 * yError * VEL_REF + ctrlp->k3 * sin(angleError);
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	6879      	ldr	r1, [r7, #4]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff fdb0 	bl	8000d08 <__aeabi_fmul>
 80011a8:	4603      	mov	r3, r0
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff f934 	bl	8000418 <__aeabi_f2d>
 80011b0:	f04f 0200 	mov.w	r2, #0
 80011b4:	4b58      	ldr	r3, [pc, #352]	; (8001318 <control_calculateWheelsRPM+0x1b8>)
 80011b6:	f7ff f987 	bl	80004c8 <__aeabi_dmul>
 80011ba:	4602      	mov	r2, r0
 80011bc:	460b      	mov	r3, r1
 80011be:	4610      	mov	r0, r2
 80011c0:	4619      	mov	r1, r3
 80011c2:	f04f 0200 	mov.w	r2, #0
 80011c6:	f04f 0300 	mov.w	r3, #0
 80011ca:	f7fe ffc7 	bl	800015c <__adddf3>
 80011ce:	4602      	mov	r2, r0
 80011d0:	460b      	mov	r3, r1
 80011d2:	4690      	mov	r8, r2
 80011d4:	4699      	mov	r9, r3
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff f91c 	bl	8000418 <__aeabi_f2d>
 80011e0:	4604      	mov	r4, r0
 80011e2:	460d      	mov	r5, r1
 80011e4:	6838      	ldr	r0, [r7, #0]
 80011e6:	f7ff f917 	bl	8000418 <__aeabi_f2d>
 80011ea:	4602      	mov	r2, r0
 80011ec:	460b      	mov	r3, r1
 80011ee:	4610      	mov	r0, r2
 80011f0:	4619      	mov	r1, r3
 80011f2:	f005 fa25 	bl	8006640 <sin>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
 80011fa:	4620      	mov	r0, r4
 80011fc:	4629      	mov	r1, r5
 80011fe:	f7ff f963 	bl	80004c8 <__aeabi_dmul>
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	4640      	mov	r0, r8
 8001208:	4649      	mov	r1, r9
 800120a:	f7fe ffa7 	bl	800015c <__adddf3>
 800120e:	4602      	mov	r2, r0
 8001210:	460b      	mov	r3, r1
 8001212:	4610      	mov	r0, r2
 8001214:	4619      	mov	r1, r3
 8001216:	f7ff fc19 	bl	8000a4c <__aeabi_d2f>
 800121a:	4603      	mov	r3, r0
 800121c:	623b      	str	r3, [r7, #32]

	float left_omega = (1 / WHEEL_RADIUS) * (vel+ CAR_WIDTH * omega/2); // omega left
 800121e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001220:	f7ff f8fa 	bl	8000418 <__aeabi_f2d>
 8001224:	4604      	mov	r4, r0
 8001226:	460d      	mov	r5, r1
 8001228:	6a38      	ldr	r0, [r7, #32]
 800122a:	f7ff f8f5 	bl	8000418 <__aeabi_f2d>
 800122e:	a336      	add	r3, pc, #216	; (adr r3, 8001308 <control_calculateWheelsRPM+0x1a8>)
 8001230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001234:	f7ff f948 	bl	80004c8 <__aeabi_dmul>
 8001238:	4602      	mov	r2, r0
 800123a:	460b      	mov	r3, r1
 800123c:	4610      	mov	r0, r2
 800123e:	4619      	mov	r1, r3
 8001240:	f04f 0200 	mov.w	r2, #0
 8001244:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001248:	f7ff fa68 	bl	800071c <__aeabi_ddiv>
 800124c:	4602      	mov	r2, r0
 800124e:	460b      	mov	r3, r1
 8001250:	4620      	mov	r0, r4
 8001252:	4629      	mov	r1, r5
 8001254:	f7fe ff82 	bl	800015c <__adddf3>
 8001258:	4602      	mov	r2, r0
 800125a:	460b      	mov	r3, r1
 800125c:	4610      	mov	r0, r2
 800125e:	4619      	mov	r1, r3
 8001260:	a32b      	add	r3, pc, #172	; (adr r3, 8001310 <control_calculateWheelsRPM+0x1b0>)
 8001262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001266:	f7ff f92f 	bl	80004c8 <__aeabi_dmul>
 800126a:	4602      	mov	r2, r0
 800126c:	460b      	mov	r3, r1
 800126e:	4610      	mov	r0, r2
 8001270:	4619      	mov	r1, r3
 8001272:	f7ff fbeb 	bl	8000a4c <__aeabi_d2f>
 8001276:	4603      	mov	r3, r0
 8001278:	61fb      	str	r3, [r7, #28]
	float right_omega = (1 / WHEEL_RADIUS) * (vel - CAR_WIDTH * omega/2); // omega right
 800127a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800127c:	f7ff f8cc 	bl	8000418 <__aeabi_f2d>
 8001280:	4604      	mov	r4, r0
 8001282:	460d      	mov	r5, r1
 8001284:	6a38      	ldr	r0, [r7, #32]
 8001286:	f7ff f8c7 	bl	8000418 <__aeabi_f2d>
 800128a:	a31f      	add	r3, pc, #124	; (adr r3, 8001308 <control_calculateWheelsRPM+0x1a8>)
 800128c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001290:	f7ff f91a 	bl	80004c8 <__aeabi_dmul>
 8001294:	4602      	mov	r2, r0
 8001296:	460b      	mov	r3, r1
 8001298:	4610      	mov	r0, r2
 800129a:	4619      	mov	r1, r3
 800129c:	f04f 0200 	mov.w	r2, #0
 80012a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012a4:	f7ff fa3a 	bl	800071c <__aeabi_ddiv>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4620      	mov	r0, r4
 80012ae:	4629      	mov	r1, r5
 80012b0:	f7fe ff52 	bl	8000158 <__aeabi_dsub>
 80012b4:	4602      	mov	r2, r0
 80012b6:	460b      	mov	r3, r1
 80012b8:	4610      	mov	r0, r2
 80012ba:	4619      	mov	r1, r3
 80012bc:	a314      	add	r3, pc, #80	; (adr r3, 8001310 <control_calculateWheelsRPM+0x1b0>)
 80012be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c2:	f7ff f901 	bl	80004c8 <__aeabi_dmul>
 80012c6:	4602      	mov	r2, r0
 80012c8:	460b      	mov	r3, r1
 80012ca:	4610      	mov	r0, r2
 80012cc:	4619      	mov	r1, r3
 80012ce:	f7ff fbbd 	bl	8000a4c <__aeabi_d2f>
 80012d2:	4603      	mov	r3, r0
 80012d4:	61bb      	str	r3, [r7, #24]

	wheelSpeed_st s;
	s.left_wheel_speed = utils_radPerSecToRPM(left_omega);
 80012d6:	69f8      	ldr	r0, [r7, #28]
 80012d8:	f001 fd06 	bl	8002ce8 <utils_radPerSecToRPM>
 80012dc:	4603      	mov	r3, r0
 80012de:	613b      	str	r3, [r7, #16]
	s.right_wheel_speed = utils_radPerSecToRPM(right_omega);
 80012e0:	69b8      	ldr	r0, [r7, #24]
 80012e2:	f001 fd01 	bl	8002ce8 <utils_radPerSecToRPM>
 80012e6:	4603      	mov	r3, r0
 80012e8:	617b      	str	r3, [r7, #20]

	return s;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	461a      	mov	r2, r3
 80012ee:	f107 0310 	add.w	r3, r7, #16
 80012f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80012f6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80012fa:	68f8      	ldr	r0, [r7, #12]
 80012fc:	3728      	adds	r7, #40	; 0x28
 80012fe:	46bd      	mov	sp, r7
 8001300:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001304:	f3af 8000 	nop.w
 8001308:	147ae148 	.word	0x147ae148
 800130c:	3fd147ae 	.word	0x3fd147ae
 8001310:	4ec4ec4e 	.word	0x4ec4ec4e
 8001314:	403ec4ec 	.word	0x403ec4ec
 8001318:	3fe00000 	.word	0x3fe00000

0800131c <control_steerToBranch>:

static void control_steerToBranch(control_st* ctrlp, motorParams_st* mps[]){
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	6039      	str	r1, [r7, #0]
	if(ctrlp->branch == UPPER){
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	7b1b      	ldrb	r3, [r3, #12]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d10d      	bne.n	800134a <control_steerToBranch+0x2e>
		motor_setMotorPWM(mps[1],80);
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	3304      	adds	r3, #4
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2150      	movs	r1, #80	; 0x50
 8001336:	4618      	mov	r0, r3
 8001338:	f000 ff9a 	bl	8002270 <motor_setMotorPWM>
		motor_setMotorPWM(mps[0],40);
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2128      	movs	r1, #40	; 0x28
 8001342:	4618      	mov	r0, r3
 8001344:	f000 ff94 	bl	8002270 <motor_setMotorPWM>
	}else if (ctrlp->branch == LOWER){
		motor_setMotorPWM(mps[0],100);
		motor_setMotorPWM(mps[1],0);
	}
}
 8001348:	e010      	b.n	800136c <control_steerToBranch+0x50>
	}else if (ctrlp->branch == LOWER){
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	7b1b      	ldrb	r3, [r3, #12]
 800134e:	2b01      	cmp	r3, #1
 8001350:	d10c      	bne.n	800136c <control_steerToBranch+0x50>
		motor_setMotorPWM(mps[0],100);
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	2164      	movs	r1, #100	; 0x64
 8001358:	4618      	mov	r0, r3
 800135a:	f000 ff89 	bl	8002270 <motor_setMotorPWM>
		motor_setMotorPWM(mps[1],0);
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	3304      	adds	r3, #4
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2100      	movs	r1, #0
 8001366:	4618      	mov	r0, r3
 8001368:	f000 ff82 	bl	8002270 <motor_setMotorPWM>
}
 800136c:	bf00      	nop
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <control_lineTracking>:

uint16_t count;

void control_lineTracking(control_st* ctrlp,PIDControl* pidps[], motorParams_st* mps[], lineSensorParams_st* lp, colorSensor_st* cp){
 8001374:	b590      	push	{r4, r7, lr}
 8001376:	b08b      	sub	sp, #44	; 0x2c
 8001378:	af00      	add	r7, sp, #0
 800137a:	60f8      	str	r0, [r7, #12]
 800137c:	60b9      	str	r1, [r7, #8]
 800137e:	607a      	str	r2, [r7, #4]
 8001380:	603b      	str	r3, [r7, #0]

	uint16_t threshold = 200;
 8001382:	23c8      	movs	r3, #200	; 0xc8
 8001384:	83fb      	strh	r3, [r7, #30]
	uint8_t count_white = 0;
 8001386:	2300      	movs	r3, #0
 8001388:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t count_white_ambient = 0;
 800138c:	2300      	movs	r3, #0
 800138e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	int length = sizeof(lp->sensor_values) / sizeof(lp->sensor_values[0]);
 8001392:	2305      	movs	r3, #5
 8001394:	61bb      	str	r3, [r7, #24]

	for(int i = 0; i < length ;i++){
 8001396:	2300      	movs	r3, #0
 8001398:	623b      	str	r3, [r7, #32]
 800139a:	e01e      	b.n	80013da <control_lineTracking+0x66>
		if(lp->sensor_values[i] < threshold){
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	6a3a      	ldr	r2, [r7, #32]
 80013a0:	3210      	adds	r2, #16
 80013a2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80013a6:	8bfa      	ldrh	r2, [r7, #30]
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d905      	bls.n	80013b8 <control_lineTracking+0x44>
			count_white++;
 80013ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013b0:	3301      	adds	r3, #1
 80013b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80013b6:	e00d      	b.n	80013d4 <control_lineTracking+0x60>
		}
		else if (lp->sensor_values[i] > 3500){
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	6a3a      	ldr	r2, [r7, #32]
 80013bc:	3210      	adds	r2, #16
 80013be:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80013c2:	f640 52ac 	movw	r2, #3500	; 0xdac
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d904      	bls.n	80013d4 <control_lineTracking+0x60>
			count_white_ambient++;
 80013ca:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80013ce:	3301      	adds	r3, #1
 80013d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	for(int i = 0; i < length ;i++){
 80013d4:	6a3b      	ldr	r3, [r7, #32]
 80013d6:	3301      	adds	r3, #1
 80013d8:	623b      	str	r3, [r7, #32]
 80013da:	6a3a      	ldr	r2, [r7, #32]
 80013dc:	69bb      	ldr	r3, [r7, #24]
 80013de:	429a      	cmp	r2, r3
 80013e0:	dbdc      	blt.n	800139c <control_lineTracking+0x28>
		}
	}
	if (count_white == 5 || count_white_ambient == 5){ // All 5 sensors read white, end of the line
 80013e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80013e6:	2b05      	cmp	r3, #5
 80013e8:	d003      	beq.n	80013f2 <control_lineTracking+0x7e>
 80013ea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80013ee:	2b05      	cmp	r3, #5
 80013f0:	d10b      	bne.n	800140a <control_lineTracking+0x96>
		motor_stopMotor(mps[0]);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4618      	mov	r0, r3
 80013f8:	f000 ff1e 	bl	8002238 <motor_stopMotor>
		motor_stopMotor(mps[1]);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	3304      	adds	r3, #4
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4618      	mov	r0, r3
 8001404:	f000 ff18 	bl	8002238 <motor_stopMotor>
 8001408:	e0bd      	b.n	8001586 <control_lineTracking+0x212>
	}else{
		motor_odometry(mps[0]);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4618      	mov	r0, r3
 8001410:	f000 ffee 	bl	80023f0 <motor_odometry>
		motor_odometry(mps[1]);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	3304      	adds	r3, #4
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4618      	mov	r0, r3
 800141c:	f000 ffe8 	bl	80023f0 <motor_odometry>
		if (count_white <=2 && mps[0]->distance > 1800){
 8001420:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001424:	2b02      	cmp	r3, #2
 8001426:	d830      	bhi.n	800148a <control_lineTracking+0x116>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800142e:	4958      	ldr	r1, [pc, #352]	; (8001590 <control_lineTracking+0x21c>)
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff fe25 	bl	8001080 <__aeabi_fcmpgt>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d026      	beq.n	800148a <control_lineTracking+0x116>
			if (ctrlp->stopTime == 0){
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	89db      	ldrh	r3, [r3, #14]
 8001440:	2b00      	cmp	r3, #0
 8001442:	f040 809f 	bne.w	8001584 <control_lineTracking+0x210>
				motor_stopMotor(mps[0]);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4618      	mov	r0, r3
 800144c:	f000 fef4 	bl	8002238 <motor_stopMotor>
				motor_stopMotor(mps[1]);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	3304      	adds	r3, #4
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4618      	mov	r0, r3
 8001458:	f000 feee 	bl	8002238 <motor_stopMotor>
//				ctrlp->state = STOP;
				//				if(cp->color == C_RED){
				//					ctrlp->branch = UPPER;
				//				} else if(cp->color == C_GREEN){
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800145c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001460:	484c      	ldr	r0, [pc, #304]	; (8001594 <control_lineTracking+0x220>)
 8001462:	f002 fe19 	bl	8004098 <HAL_GPIO_TogglePin>
				ctrlp->branch = LOWER;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	2201      	movs	r2, #1
 800146a:	731a      	strb	r2, [r3, #12]
				//				}
//				motor_resetEncoderCount(mps[0]);
//				motor_resetEncoderCount(mps[1]);
				ctrlp->state = RUN;
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	2201      	movs	r2, #1
 8001470:	741a      	strb	r2, [r3, #16]
				if(ctrlp->branch != EMPTY){
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	7b1b      	ldrb	r3, [r3, #12]
 8001476:	2b02      	cmp	r3, #2
 8001478:	f000 8084 	beq.w	8001584 <control_lineTracking+0x210>
					ctrlp->stopTime += 1;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	89db      	ldrh	r3, [r3, #14]
 8001480:	3301      	adds	r3, #1
 8001482:	b29a      	uxth	r2, r3
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	81da      	strh	r2, [r3, #14]
			if (ctrlp->stopTime == 0){
 8001488:	e07c      	b.n	8001584 <control_lineTracking+0x210>
				}
			}
			}
			else{
				wheelSpeed_st speeds = control_calculateWheelsRPM(ctrlp, lp->y_error , lp->angle_error);
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	695a      	ldr	r2, [r3, #20]
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	699b      	ldr	r3, [r3, #24]
 8001492:	f107 0010 	add.w	r0, r7, #16
 8001496:	68f9      	ldr	r1, [r7, #12]
 8001498:	f7ff fe62 	bl	8001160 <control_calculateWheelsRPM>
				pidps[0]->setpoint = speeds.left_wheel_speed;
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	693a      	ldr	r2, [r7, #16]
 80014a2:	635a      	str	r2, [r3, #52]	; 0x34
				pidps[1]->setpoint = speeds.right_wheel_speed;
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	3304      	adds	r3, #4
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	697a      	ldr	r2, [r7, #20]
 80014ac:	635a      	str	r2, [r3, #52]	; 0x34
				pidps[0]->input = mps[0]->rpm;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	6912      	ldr	r2, [r2, #16]
 80014b8:	601a      	str	r2, [r3, #0]
				pidps[1]->input = mps[1]->rpm;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	3304      	adds	r3, #4
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	3304      	adds	r3, #4
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	6912      	ldr	r2, [r2, #16]
 80014c8:	601a      	str	r2, [r3, #0]
				PIDCompute(pidps[0]);
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f001 f874 	bl	80025bc <PIDCompute>
				PIDCompute(pidps[1]);
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	3304      	adds	r3, #4
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4618      	mov	r0, r3
 80014dc:	f001 f86e 	bl	80025bc <PIDCompute>
				if((lp->sensor_values[1] > 3000 && lp->sensor_values[2]>3000 && lp->sensor_values[3]>3000) || (count_white <= 2 && mps[0]->distance > 2600)){
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80014e4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d90b      	bls.n	8001504 <control_lineTracking+0x190>
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80014f0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d905      	bls.n	8001504 <control_lineTracking+0x190>
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80014fc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001500:	4293      	cmp	r3, r2
 8001502:	d80d      	bhi.n	8001520 <control_lineTracking+0x1ac>
 8001504:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001508:	2b02      	cmp	r3, #2
 800150a:	d81c      	bhi.n	8001546 <control_lineTracking+0x1d2>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001512:	4921      	ldr	r1, [pc, #132]	; (8001598 <control_lineTracking+0x224>)
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff fdb3 	bl	8001080 <__aeabi_fcmpgt>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d012      	beq.n	8001546 <control_lineTracking+0x1d2>
					if (count < 20){
 8001520:	4b1e      	ldr	r3, [pc, #120]	; (800159c <control_lineTracking+0x228>)
 8001522:	881b      	ldrh	r3, [r3, #0]
 8001524:	2b13      	cmp	r3, #19
 8001526:	d80a      	bhi.n	800153e <control_lineTracking+0x1ca>
					control_steerToBranch(ctrlp, mps);
 8001528:	6879      	ldr	r1, [r7, #4]
 800152a:	68f8      	ldr	r0, [r7, #12]
 800152c:	f7ff fef6 	bl	800131c <control_steerToBranch>
					count++;
 8001530:	4b1a      	ldr	r3, [pc, #104]	; (800159c <control_lineTracking+0x228>)
 8001532:	881b      	ldrh	r3, [r3, #0]
 8001534:	3301      	adds	r3, #1
 8001536:	b29a      	uxth	r2, r3
 8001538:	4b18      	ldr	r3, [pc, #96]	; (800159c <control_lineTracking+0x228>)
 800153a:	801a      	strh	r2, [r3, #0]
					if (count < 20){
 800153c:	e023      	b.n	8001586 <control_lineTracking+0x212>
					}else{
						count = 0;
 800153e:	4b17      	ldr	r3, [pc, #92]	; (800159c <control_lineTracking+0x228>)
 8001540:	2200      	movs	r2, #0
 8001542:	801a      	strh	r2, [r3, #0]
					if (count < 20){
 8001544:	e01f      	b.n	8001586 <control_lineTracking+0x212>
					}
				}else{
				motor_setMotorPWM(mps[0],pidps[0]->output);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681c      	ldr	r4, [r3, #0]
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff fd9f 	bl	8001094 <__aeabi_f2iz>
 8001556:	4603      	mov	r3, r0
 8001558:	b21b      	sxth	r3, r3
 800155a:	4619      	mov	r1, r3
 800155c:	4620      	mov	r0, r4
 800155e:	f000 fe87 	bl	8002270 <motor_setMotorPWM>
				motor_setMotorPWM(mps[1],pidps[1]->output);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	3304      	adds	r3, #4
 8001566:	681c      	ldr	r4, [r3, #0]
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	3304      	adds	r3, #4
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff fd8f 	bl	8001094 <__aeabi_f2iz>
 8001576:	4603      	mov	r3, r0
 8001578:	b21b      	sxth	r3, r3
 800157a:	4619      	mov	r1, r3
 800157c:	4620      	mov	r0, r4
 800157e:	f000 fe77 	bl	8002270 <motor_setMotorPWM>
//				motor_setMotorPWM(mps[1],50);
				}
			}
	}

}
 8001582:	e000      	b.n	8001586 <control_lineTracking+0x212>
			if (ctrlp->stopTime == 0){
 8001584:	bf00      	nop
}
 8001586:	bf00      	nop
 8001588:	372c      	adds	r7, #44	; 0x2c
 800158a:	46bd      	mov	sp, r7
 800158c:	bd90      	pop	{r4, r7, pc}
 800158e:	bf00      	nop
 8001590:	44e10000 	.word	0x44e10000
 8001594:	40011000 	.word	0x40011000
 8001598:	45228000 	.word	0x45228000
 800159c:	20000184 	.word	0x20000184

080015a0 <linesensor_calculateYError>:
#include "line_sensor.h"
#include "math.h"
#include "constants.h"

float linesensor_calculateYError(lineSensorParams_st* p)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
   float num = (-34 * (p->sensor_values[4] - p->sensor_values[0])) + (-17 * (p->sensor_values[3] - p->sensor_values[1])) ;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015ac:	461a      	mov	r2, r3
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	8c1b      	ldrh	r3, [r3, #32]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	f06f 0221 	mvn.w	r2, #33	; 0x21
 80015b8:	fb02 f103 	mul.w	r1, r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80015c0:	461a      	mov	r2, r3
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80015c6:	1ad2      	subs	r2, r2, r3
 80015c8:	4613      	mov	r3, r2
 80015ca:	071b      	lsls	r3, r3, #28
 80015cc:	1a9b      	subs	r3, r3, r2
 80015ce:	011b      	lsls	r3, r3, #4
 80015d0:	1a9b      	subs	r3, r3, r2
 80015d2:	440b      	add	r3, r1
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff fb43 	bl	8000c60 <__aeabi_i2f>
 80015da:	4603      	mov	r3, r0
 80015dc:	617b      	str	r3, [r7, #20]
   float denom = p->sensor_values[0] + p->sensor_values[1] + p->sensor_values[2] + p->sensor_values[3] + p->sensor_values[4];
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	8c1b      	ldrh	r3, [r3, #32]
 80015e2:	461a      	mov	r2, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80015e8:	4413      	add	r3, r2
 80015ea:	687a      	ldr	r2, [r7, #4]
 80015ec:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 80015ee:	4413      	add	r3, r2
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 80015f4:	4413      	add	r3, r2
 80015f6:	687a      	ldr	r2, [r7, #4]
 80015f8:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80015fa:	4413      	add	r3, r2
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7ff fb2f 	bl	8000c60 <__aeabi_i2f>
 8001602:	4603      	mov	r3, r0
 8001604:	613b      	str	r3, [r7, #16]
   float error = num / denom;
 8001606:	6939      	ldr	r1, [r7, #16]
 8001608:	6978      	ldr	r0, [r7, #20]
 800160a:	f7ff fc31 	bl	8000e70 <__aeabi_fdiv>
 800160e:	4603      	mov	r3, r0
 8001610:	60fb      	str	r3, [r7, #12]
   return error;
 8001612:	68fb      	ldr	r3, [r7, #12]
}
 8001614:	4618      	mov	r0, r3
 8001616:	3718      	adds	r7, #24
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	0000      	movs	r0, r0
	...

08001620 <linesensor_calulateAngleError>:

static float linesensor_calulateAngleError(lineSensorParams_st* p){
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
	return (linesensor_calculateYError(p) - 0.6986)/(float)0.7703 + 1.7;
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f7ff ffb9 	bl	80015a0 <linesensor_calculateYError>
 800162e:	4603      	mov	r3, r0
 8001630:	4618      	mov	r0, r3
 8001632:	f7fe fef1 	bl	8000418 <__aeabi_f2d>
 8001636:	a312      	add	r3, pc, #72	; (adr r3, 8001680 <linesensor_calulateAngleError+0x60>)
 8001638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163c:	f7fe fd8c 	bl	8000158 <__aeabi_dsub>
 8001640:	4602      	mov	r2, r0
 8001642:	460b      	mov	r3, r1
 8001644:	4610      	mov	r0, r2
 8001646:	4619      	mov	r1, r3
 8001648:	a30f      	add	r3, pc, #60	; (adr r3, 8001688 <linesensor_calulateAngleError+0x68>)
 800164a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800164e:	f7ff f865 	bl	800071c <__aeabi_ddiv>
 8001652:	4602      	mov	r2, r0
 8001654:	460b      	mov	r3, r1
 8001656:	4610      	mov	r0, r2
 8001658:	4619      	mov	r1, r3
 800165a:	a30d      	add	r3, pc, #52	; (adr r3, 8001690 <linesensor_calulateAngleError+0x70>)
 800165c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001660:	f7fe fd7c 	bl	800015c <__adddf3>
 8001664:	4602      	mov	r2, r0
 8001666:	460b      	mov	r3, r1
 8001668:	4610      	mov	r0, r2
 800166a:	4619      	mov	r1, r3
 800166c:	f7ff f9ee 	bl	8000a4c <__aeabi_d2f>
 8001670:	4603      	mov	r3, r0
}
 8001672:	4618      	mov	r0, r3
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	f3af 8000 	nop.w
 8001680:	631f8a09 	.word	0x631f8a09
 8001684:	3fe65aee 	.word	0x3fe65aee
 8001688:	20000000 	.word	0x20000000
 800168c:	3fe8a64c 	.word	0x3fe8a64c
 8001690:	33333333 	.word	0x33333333
 8001694:	3ffb3333 	.word	0x3ffb3333

08001698 <linesensor_read>:
//	p->time_prev = now;
//
//	return mp->speed * delta_time;
//}

void linesensor_read(lineSensorParams_st* p){
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
      HAL_ADC_Start_DMA(p->hadc,(uint32_t*)p->adc_values,5);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6918      	ldr	r0, [r3, #16]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	332a      	adds	r3, #42	; 0x2a
 80016a8:	2205      	movs	r2, #5
 80016aa:	4619      	mov	r1, r3
 80016ac:	f001 fc98 	bl	8002fe0 <HAL_ADC_Start_DMA>
      p->sensor_values[0]=233+(3037.0f/3154.0f*(p->adc_values[0]-235));
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016b4:	3beb      	subs	r3, #235	; 0xeb
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff fad2 	bl	8000c60 <__aeabi_i2f>
 80016bc:	4603      	mov	r3, r0
 80016be:	4966      	ldr	r1, [pc, #408]	; (8001858 <linesensor_read+0x1c0>)
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7ff fb21 	bl	8000d08 <__aeabi_fmul>
 80016c6:	4603      	mov	r3, r0
 80016c8:	4964      	ldr	r1, [pc, #400]	; (800185c <linesensor_read+0x1c4>)
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff fa14 	bl	8000af8 <__addsf3>
 80016d0:	4603      	mov	r3, r0
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7ff fd04 	bl	80010e0 <__aeabi_f2uiz>
 80016d8:	4603      	mov	r3, r0
 80016da:	b29a      	uxth	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	841a      	strh	r2, [r3, #32]
      p->sensor_values[1]=233+(3037.0f/3028.0f*(p->adc_values[1]-230));
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80016e4:	3be6      	subs	r3, #230	; 0xe6
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff faba 	bl	8000c60 <__aeabi_i2f>
 80016ec:	4603      	mov	r3, r0
 80016ee:	495c      	ldr	r1, [pc, #368]	; (8001860 <linesensor_read+0x1c8>)
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff fb09 	bl	8000d08 <__aeabi_fmul>
 80016f6:	4603      	mov	r3, r0
 80016f8:	4958      	ldr	r1, [pc, #352]	; (800185c <linesensor_read+0x1c4>)
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff f9fc 	bl	8000af8 <__addsf3>
 8001700:	4603      	mov	r3, r0
 8001702:	4618      	mov	r0, r3
 8001704:	f7ff fcec 	bl	80010e0 <__aeabi_f2uiz>
 8001708:	4603      	mov	r3, r0
 800170a:	b29a      	uxth	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	845a      	strh	r2, [r3, #34]	; 0x22
      p->sensor_values[2]=233+(3037.0f/3021.0f*(p->adc_values[2]-226));
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001714:	3be2      	subs	r3, #226	; 0xe2
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff faa2 	bl	8000c60 <__aeabi_i2f>
 800171c:	4603      	mov	r3, r0
 800171e:	4951      	ldr	r1, [pc, #324]	; (8001864 <linesensor_read+0x1cc>)
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff faf1 	bl	8000d08 <__aeabi_fmul>
 8001726:	4603      	mov	r3, r0
 8001728:	494c      	ldr	r1, [pc, #304]	; (800185c <linesensor_read+0x1c4>)
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff f9e4 	bl	8000af8 <__addsf3>
 8001730:	4603      	mov	r3, r0
 8001732:	4618      	mov	r0, r3
 8001734:	f7ff fcd4 	bl	80010e0 <__aeabi_f2uiz>
 8001738:	4603      	mov	r3, r0
 800173a:	b29a      	uxth	r2, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	849a      	strh	r2, [r3, #36]	; 0x24
      p->sensor_values[3]=233+(3037.0f/3068.0f*(p->adc_values[3]-234));
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8001744:	3bea      	subs	r3, #234	; 0xea
 8001746:	4618      	mov	r0, r3
 8001748:	f7ff fa8a 	bl	8000c60 <__aeabi_i2f>
 800174c:	4603      	mov	r3, r0
 800174e:	4946      	ldr	r1, [pc, #280]	; (8001868 <linesensor_read+0x1d0>)
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff fad9 	bl	8000d08 <__aeabi_fmul>
 8001756:	4603      	mov	r3, r0
 8001758:	4940      	ldr	r1, [pc, #256]	; (800185c <linesensor_read+0x1c4>)
 800175a:	4618      	mov	r0, r3
 800175c:	f7ff f9cc 	bl	8000af8 <__addsf3>
 8001760:	4603      	mov	r3, r0
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff fcbc 	bl	80010e0 <__aeabi_f2uiz>
 8001768:	4603      	mov	r3, r0
 800176a:	b29a      	uxth	r2, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	84da      	strh	r2, [r3, #38]	; 0x26
      p->sensor_values[4]=233+(3037.0f/3068.0f*(p->adc_values[4]-240));
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8001774:	3bf0      	subs	r3, #240	; 0xf0
 8001776:	4618      	mov	r0, r3
 8001778:	f7ff fa72 	bl	8000c60 <__aeabi_i2f>
 800177c:	4603      	mov	r3, r0
 800177e:	493a      	ldr	r1, [pc, #232]	; (8001868 <linesensor_read+0x1d0>)
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff fac1 	bl	8000d08 <__aeabi_fmul>
 8001786:	4603      	mov	r3, r0
 8001788:	4934      	ldr	r1, [pc, #208]	; (800185c <linesensor_read+0x1c4>)
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff f9b4 	bl	8000af8 <__addsf3>
 8001790:	4603      	mov	r3, r0
 8001792:	4618      	mov	r0, r3
 8001794:	f7ff fca4 	bl	80010e0 <__aeabi_f2uiz>
 8001798:	4603      	mov	r3, r0
 800179a:	b29a      	uxth	r2, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	851a      	strh	r2, [r3, #40]	; 0x28

//      p->time = HAL_GetTick(); // this should be converted to time

      p->y_error = linesensor_calulateAngleError(p); //mm
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f7ff ff3d 	bl	8001620 <linesensor_calulateAngleError>
 80017a6:	4602      	mov	r2, r0
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	615a      	str	r2, [r3, #20]

      float ds = VEL_REF * cos(p->angle_error) * 24e-3;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	699b      	ldr	r3, [r3, #24]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7fe fe31 	bl	8000418 <__aeabi_f2d>
 80017b6:	4602      	mov	r2, r0
 80017b8:	460b      	mov	r3, r1
 80017ba:	4610      	mov	r0, r2
 80017bc:	4619      	mov	r1, r3
 80017be:	f004 fef5 	bl	80065ac <cos>
 80017c2:	f04f 0200 	mov.w	r2, #0
 80017c6:	4b29      	ldr	r3, [pc, #164]	; (800186c <linesensor_read+0x1d4>)
 80017c8:	f7fe fe7e 	bl	80004c8 <__aeabi_dmul>
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	4610      	mov	r0, r2
 80017d2:	4619      	mov	r1, r3
 80017d4:	a31e      	add	r3, pc, #120	; (adr r3, 8001850 <linesensor_read+0x1b8>)
 80017d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017da:	f7fe fe75 	bl	80004c8 <__aeabi_dmul>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	4610      	mov	r0, r2
 80017e4:	4619      	mov	r1, r3
 80017e6:	f7ff f931 	bl	8000a4c <__aeabi_d2f>
 80017ea:	4603      	mov	r3, r0
 80017ec:	60fb      	str	r3, [r7, #12]

      p->angle_error = atan((p->angle_error-p->angle_error_prev)/ds);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	699a      	ldr	r2, [r3, #24]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	69db      	ldr	r3, [r3, #28]
 80017f6:	4619      	mov	r1, r3
 80017f8:	4610      	mov	r0, r2
 80017fa:	f7ff f97b 	bl	8000af4 <__aeabi_fsub>
 80017fe:	4603      	mov	r3, r0
 8001800:	68f9      	ldr	r1, [r7, #12]
 8001802:	4618      	mov	r0, r3
 8001804:	f7ff fb34 	bl	8000e70 <__aeabi_fdiv>
 8001808:	4603      	mov	r3, r0
 800180a:	4618      	mov	r0, r3
 800180c:	f7fe fe04 	bl	8000418 <__aeabi_f2d>
 8001810:	4602      	mov	r2, r0
 8001812:	460b      	mov	r3, r1
 8001814:	4610      	mov	r0, r2
 8001816:	4619      	mov	r1, r3
 8001818:	f004 fd3e 	bl	8006298 <atan>
 800181c:	4602      	mov	r2, r0
 800181e:	460b      	mov	r3, r1
 8001820:	4610      	mov	r0, r2
 8001822:	4619      	mov	r1, r3
 8001824:	f7ff f912 	bl	8000a4c <__aeabi_d2f>
 8001828:	4602      	mov	r2, r0
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	619a      	str	r2, [r3, #24]
      //e3 = 0;
      p->angle_error_prev = p->y_error;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	695a      	ldr	r2, [r3, #20]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	61da      	str	r2, [r3, #28]
      p->angle_error =0;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f04f 0200 	mov.w	r2, #0
 800183c:	619a      	str	r2, [r3, #24]

      p->time_prev = p->time;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	86da      	strh	r2, [r3, #54]	; 0x36
}
 8001846:	bf00      	nop
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	bc6a7efa 	.word	0xbc6a7efa
 8001854:	3f989374 	.word	0x3f989374
 8001858:	3f7680e5 	.word	0x3f7680e5
 800185c:	43690000 	.word	0x43690000
 8001860:	3f806165 	.word	0x3f806165
 8001864:	3f80ad8c 	.word	0x3f80ad8c
 8001868:	3f7d69ce 	.word	0x3f7d69ce
 800186c:	3fe00000 	.word	0x3fe00000

08001870 <HAL_TIM_PeriodElapsedCallback>:
	int8_t first_capture=0;
	uint8_t timer_overflow=0;
	uint16_t frequency;
	float refClock = 8e6/8;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af02      	add	r7, sp, #8
 8001876:	6078      	str	r0, [r7, #4]
	UNUSED(htim);
	if(htim->Instance == htim1.Instance){
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	4b27      	ldr	r3, [pc, #156]	; (800191c <HAL_TIM_PeriodElapsedCallback+0xac>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	429a      	cmp	r2, r3
 8001882:	d147      	bne.n	8001914 <HAL_TIM_PeriodElapsedCallback+0xa4>
		timer_overflow++;
 8001884:	4b26      	ldr	r3, [pc, #152]	; (8001920 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	3301      	adds	r3, #1
 800188a:	b2da      	uxtb	r2, r3
 800188c:	4b24      	ldr	r3, [pc, #144]	; (8001920 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800188e:	701a      	strb	r2, [r3, #0]
		if(timer_overflow == 12){ //24ms
 8001890:	4b23      	ldr	r3, [pc, #140]	; (8001920 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b0c      	cmp	r3, #12
 8001896:	d13d      	bne.n	8001914 <HAL_TIM_PeriodElapsedCallback+0xa4>
			motor_readEncoder(&motor_rw);
 8001898:	4822      	ldr	r0, [pc, #136]	; (8001924 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800189a:	f000 fd27 	bl	80022ec <motor_readEncoder>
			motor_readEncoder(&motor_lw);
 800189e:	4822      	ldr	r0, [pc, #136]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80018a0:	f000 fd24 	bl	80022ec <motor_readEncoder>
//			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
			motor_calculateRPM(&motor_rw, 1);
 80018a4:	2101      	movs	r1, #1
 80018a6:	481f      	ldr	r0, [pc, #124]	; (8001924 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80018a8:	f000 fd3a 	bl	8002320 <motor_calculateRPM>
			motor_calculateRPM(&motor_lw, 1);
 80018ac:	2101      	movs	r1, #1
 80018ae:	481e      	ldr	r0, [pc, #120]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80018b0:	f000 fd36 	bl	8002320 <motor_calculateRPM>
			motor_rw.rpm = Moving_Average_Compute(motor_rw.rpm, &filter_struct_1);
 80018b4:	4b1b      	ldr	r3, [pc, #108]	; (8001924 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80018b6:	691b      	ldr	r3, [r3, #16]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7ff fc11 	bl	80010e0 <__aeabi_f2uiz>
 80018be:	4603      	mov	r3, r0
 80018c0:	491a      	ldr	r1, [pc, #104]	; (800192c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80018c2:	4618      	mov	r0, r3
 80018c4:	f000 fe00 	bl	80024c8 <Moving_Average_Compute>
 80018c8:	4603      	mov	r3, r0
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff f9c4 	bl	8000c58 <__aeabi_ui2f>
 80018d0:	4603      	mov	r3, r0
 80018d2:	4a14      	ldr	r2, [pc, #80]	; (8001924 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80018d4:	6113      	str	r3, [r2, #16]
			motor_lw.rpm = Moving_Average_Compute(motor_lw.rpm, &filter_struct_2);
 80018d6:	4b14      	ldr	r3, [pc, #80]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80018d8:	691b      	ldr	r3, [r3, #16]
 80018da:	4618      	mov	r0, r3
 80018dc:	f7ff fc00 	bl	80010e0 <__aeabi_f2uiz>
 80018e0:	4603      	mov	r3, r0
 80018e2:	4913      	ldr	r1, [pc, #76]	; (8001930 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80018e4:	4618      	mov	r0, r3
 80018e6:	f000 fdef 	bl	80024c8 <Moving_Average_Compute>
 80018ea:	4603      	mov	r3, r0
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff f9b3 	bl	8000c58 <__aeabi_ui2f>
 80018f2:	4603      	mov	r3, r0
 80018f4:	4a0c      	ldr	r2, [pc, #48]	; (8001928 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80018f6:	6113      	str	r3, [r2, #16]

			linesensor_read(&line_sensor);
 80018f8:	480e      	ldr	r0, [pc, #56]	; (8001934 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80018fa:	f7ff fecd 	bl	8001698 <linesensor_read>
			control_lineTracking(&control_p, ps, mtrs, &line_sensor,&color_sensor);
 80018fe:	4b0e      	ldr	r3, [pc, #56]	; (8001938 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001900:	9300      	str	r3, [sp, #0]
 8001902:	4b0c      	ldr	r3, [pc, #48]	; (8001934 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001904:	4a0d      	ldr	r2, [pc, #52]	; (800193c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001906:	490e      	ldr	r1, [pc, #56]	; (8001940 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001908:	480e      	ldr	r0, [pc, #56]	; (8001944 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 800190a:	f7ff fd33 	bl	8001374 <control_lineTracking>
//			PIDCompute(&pid_rw);
//
//			motor_setMotorPWM(&motor_lw, pid_lw.output);
//			motor_setMotorPWM(&motor_rw, pid_rw.output);

			timer_overflow = 0;
 800190e:	4b04      	ldr	r3, [pc, #16]	; (8001920 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001910:	2200      	movs	r2, #0
 8001912:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001914:	bf00      	nop
 8001916:	3708      	adds	r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	200001fc 	.word	0x200001fc
 8001920:	20000383 	.word	0x20000383
 8001924:	20000000 	.word	0x20000000
 8001928:	2000002c 	.word	0x2000002c
 800192c:	2000031c 	.word	0x2000031c
 8001930:	2000034c 	.word	0x2000034c
 8001934:	20000080 	.word	0x20000080
 8001938:	20000058 	.word	0x20000058
 800193c:	20000150 	.word	0x20000150
 8001940:	20000148 	.word	0x20000148
 8001944:	20000130 	.word	0x20000130

08001948 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef* htim){
 8001948:	b590      	push	{r4, r7, lr}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == htim2.Instance && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1){
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	4b31      	ldr	r3, [pc, #196]	; (8001a1c <HAL_TIM_IC_CaptureCallback+0xd4>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	429a      	cmp	r2, r3
 800195a:	d15b      	bne.n	8001a14 <HAL_TIM_IC_CaptureCallback+0xcc>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	7f1b      	ldrb	r3, [r3, #28]
 8001960:	2b01      	cmp	r3, #1
 8001962:	d157      	bne.n	8001a14 <HAL_TIM_IC_CaptureCallback+0xcc>
		//Check Green
		if (first_capture==0)
 8001964:	4b2e      	ldr	r3, [pc, #184]	; (8001a20 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001966:	f993 3000 	ldrsb.w	r3, [r3]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d10b      	bne.n	8001986 <HAL_TIM_IC_CaptureCallback+0x3e>
			{
				v1 = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 800196e:	2100      	movs	r1, #0
 8001970:	482a      	ldr	r0, [pc, #168]	; (8001a1c <HAL_TIM_IC_CaptureCallback+0xd4>)
 8001972:	f003 ffbd 	bl	80058f0 <HAL_TIM_ReadCapturedValue>
 8001976:	4603      	mov	r3, r0
 8001978:	b29a      	uxth	r2, r3
 800197a:	4b2a      	ldr	r3, [pc, #168]	; (8001a24 <HAL_TIM_IC_CaptureCallback+0xdc>)
 800197c:	801a      	strh	r2, [r3, #0]
				first_capture = 1;
 800197e:	4b28      	ldr	r3, [pc, #160]	; (8001a20 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001980:	2201      	movs	r2, #1
 8001982:	701a      	strb	r2, [r3, #0]
			frequency = refClock/diff;
			first_capture= 0;
			__HAL_TIM_SET_COUNTER(&htim2, 0);
			}
	}
}
 8001984:	e046      	b.n	8001a14 <HAL_TIM_IC_CaptureCallback+0xcc>
			} else if (first_capture==1){
 8001986:	4b26      	ldr	r3, [pc, #152]	; (8001a20 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001988:	f993 3000 	ldrsb.w	r3, [r3]
 800198c:	2b01      	cmp	r3, #1
 800198e:	d141      	bne.n	8001a14 <HAL_TIM_IC_CaptureCallback+0xcc>
				v2 = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 8001990:	2100      	movs	r1, #0
 8001992:	4822      	ldr	r0, [pc, #136]	; (8001a1c <HAL_TIM_IC_CaptureCallback+0xd4>)
 8001994:	f003 ffac 	bl	80058f0 <HAL_TIM_ReadCapturedValue>
 8001998:	4603      	mov	r3, r0
 800199a:	b29a      	uxth	r2, r3
 800199c:	4b22      	ldr	r3, [pc, #136]	; (8001a28 <HAL_TIM_IC_CaptureCallback+0xe0>)
 800199e:	801a      	strh	r2, [r3, #0]
			if (v2 > v1){
 80019a0:	4b21      	ldr	r3, [pc, #132]	; (8001a28 <HAL_TIM_IC_CaptureCallback+0xe0>)
 80019a2:	881a      	ldrh	r2, [r3, #0]
 80019a4:	4b1f      	ldr	r3, [pc, #124]	; (8001a24 <HAL_TIM_IC_CaptureCallback+0xdc>)
 80019a6:	881b      	ldrh	r3, [r3, #0]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d908      	bls.n	80019be <HAL_TIM_IC_CaptureCallback+0x76>
				diff = v2-v1;
 80019ac:	4b1e      	ldr	r3, [pc, #120]	; (8001a28 <HAL_TIM_IC_CaptureCallback+0xe0>)
 80019ae:	881a      	ldrh	r2, [r3, #0]
 80019b0:	4b1c      	ldr	r3, [pc, #112]	; (8001a24 <HAL_TIM_IC_CaptureCallback+0xdc>)
 80019b2:	881b      	ldrh	r3, [r3, #0]
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	4b1c      	ldr	r3, [pc, #112]	; (8001a2c <HAL_TIM_IC_CaptureCallback+0xe4>)
 80019ba:	801a      	strh	r2, [r3, #0]
 80019bc:	e00f      	b.n	80019de <HAL_TIM_IC_CaptureCallback+0x96>
			}else if (v1 > v2){
 80019be:	4b19      	ldr	r3, [pc, #100]	; (8001a24 <HAL_TIM_IC_CaptureCallback+0xdc>)
 80019c0:	881a      	ldrh	r2, [r3, #0]
 80019c2:	4b19      	ldr	r3, [pc, #100]	; (8001a28 <HAL_TIM_IC_CaptureCallback+0xe0>)
 80019c4:	881b      	ldrh	r3, [r3, #0]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d909      	bls.n	80019de <HAL_TIM_IC_CaptureCallback+0x96>
				diff = (65535 - v1) + v2;
 80019ca:	4b17      	ldr	r3, [pc, #92]	; (8001a28 <HAL_TIM_IC_CaptureCallback+0xe0>)
 80019cc:	881a      	ldrh	r2, [r3, #0]
 80019ce:	4b15      	ldr	r3, [pc, #84]	; (8001a24 <HAL_TIM_IC_CaptureCallback+0xdc>)
 80019d0:	881b      	ldrh	r3, [r3, #0]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	3b01      	subs	r3, #1
 80019d8:	b29a      	uxth	r2, r3
 80019da:	4b14      	ldr	r3, [pc, #80]	; (8001a2c <HAL_TIM_IC_CaptureCallback+0xe4>)
 80019dc:	801a      	strh	r2, [r3, #0]
			frequency = refClock/diff;
 80019de:	4b14      	ldr	r3, [pc, #80]	; (8001a30 <HAL_TIM_IC_CaptureCallback+0xe8>)
 80019e0:	681c      	ldr	r4, [r3, #0]
 80019e2:	4b12      	ldr	r3, [pc, #72]	; (8001a2c <HAL_TIM_IC_CaptureCallback+0xe4>)
 80019e4:	881b      	ldrh	r3, [r3, #0]
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7ff f93a 	bl	8000c60 <__aeabi_i2f>
 80019ec:	4603      	mov	r3, r0
 80019ee:	4619      	mov	r1, r3
 80019f0:	4620      	mov	r0, r4
 80019f2:	f7ff fa3d 	bl	8000e70 <__aeabi_fdiv>
 80019f6:	4603      	mov	r3, r0
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff fb71 	bl	80010e0 <__aeabi_f2uiz>
 80019fe:	4603      	mov	r3, r0
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	4b0c      	ldr	r3, [pc, #48]	; (8001a34 <HAL_TIM_IC_CaptureCallback+0xec>)
 8001a04:	801a      	strh	r2, [r3, #0]
			first_capture= 0;
 8001a06:	4b06      	ldr	r3, [pc, #24]	; (8001a20 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001a0c:	4b03      	ldr	r3, [pc, #12]	; (8001a1c <HAL_TIM_IC_CaptureCallback+0xd4>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2200      	movs	r2, #0
 8001a12:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a14:	bf00      	nop
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd90      	pop	{r4, r7, pc}
 8001a1c:	20000244 	.word	0x20000244
 8001a20:	20000382 	.word	0x20000382
 8001a24:	2000037c 	.word	0x2000037c
 8001a28:	2000037e 	.word	0x2000037e
 8001a2c:	20000380 	.word	0x20000380
 8001a30:	20000158 	.word	0x20000158
 8001a34:	20000384 	.word	0x20000384

08001a38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a3e:	f001 f995 	bl	8002d6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a42:	f000 f883 	bl	8001b4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a46:	f000 fb2b 	bl	80020a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a4a:	f000 fb0b 	bl	8002064 <MX_DMA_Init>
  MX_TIM1_Init();
 8001a4e:	f000 f945 	bl	8001cdc <MX_TIM1_Init>
  MX_ADC1_Init();
 8001a52:	f000 f8cb 	bl	8001bec <MX_ADC1_Init>
  MX_TIM2_Init();
 8001a56:	f000 f9ed 	bl	8001e34 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001a5a:	f000 fa5b 	bl	8001f14 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001a5e:	f000 faad 	bl	8001fbc <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8001a62:	4824      	ldr	r0, [pc, #144]	; (8001af4 <main+0xbc>)
 8001a64:	f003 f816 	bl	8004a94 <HAL_TIM_Base_Start_IT>
//  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);


  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8001a68:	213c      	movs	r1, #60	; 0x3c
 8001a6a:	4823      	ldr	r0, [pc, #140]	; (8001af8 <main+0xc0>)
 8001a6c:	f003 fb64 	bl	8005138 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8001a70:	213c      	movs	r1, #60	; 0x3c
 8001a72:	4822      	ldr	r0, [pc, #136]	; (8001afc <main+0xc4>)
 8001a74:	f003 fb60 	bl	8005138 <HAL_TIM_Encoder_Start_IT>
  Moving_Average_Init(&filter_struct_1);
 8001a78:	4821      	ldr	r0, [pc, #132]	; (8001b00 <main+0xc8>)
 8001a7a:	f000 fd07 	bl	800248c <Moving_Average_Init>
  Moving_Average_Init(&filter_struct_2);
 8001a7e:	4821      	ldr	r0, [pc, #132]	; (8001b04 <main+0xcc>)
 8001a80:	f000 fd04 	bl	800248c <Moving_Average_Init>

  motor_init(&motor_rw);
 8001a84:	4820      	ldr	r0, [pc, #128]	; (8001b08 <main+0xd0>)
 8001a86:	f000 fbc3 	bl	8002210 <motor_init>
  motor_init(&motor_lw);
 8001a8a:	4820      	ldr	r0, [pc, #128]	; (8001b0c <main+0xd4>)
 8001a8c:	f000 fbc0 	bl	8002210 <motor_init>
  color_sensor_init(&color_sensor);
 8001a90:	481f      	ldr	r0, [pc, #124]	; (8001b10 <main+0xd8>)
 8001a92:	f7ff fb45 	bl	8001120 <color_sensor_init>



  line_sensor.hadc = &hadc1;
 8001a96:	4b1f      	ldr	r3, [pc, #124]	; (8001b14 <main+0xdc>)
 8001a98:	4a1f      	ldr	r2, [pc, #124]	; (8001b18 <main+0xe0>)
 8001a9a:	611a      	str	r2, [r3, #16]
  color_sensor.htim = &htim2;
 8001a9c:	4b1c      	ldr	r3, [pc, #112]	; (8001b10 <main+0xd8>)
 8001a9e:	4a1f      	ldr	r2, [pc, #124]	; (8001b1c <main+0xe4>)
 8001aa0:	619a      	str	r2, [r3, #24]


  PIDInit(&pid_lw,1.8,0.8,0.1,0.024,10,100,AUTOMATIC,DIRECT);
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	9304      	str	r3, [sp, #16]
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	9303      	str	r3, [sp, #12]
 8001aaa:	4b1d      	ldr	r3, [pc, #116]	; (8001b20 <main+0xe8>)
 8001aac:	9302      	str	r3, [sp, #8]
 8001aae:	4b1d      	ldr	r3, [pc, #116]	; (8001b24 <main+0xec>)
 8001ab0:	9301      	str	r3, [sp, #4]
 8001ab2:	4b1d      	ldr	r3, [pc, #116]	; (8001b28 <main+0xf0>)
 8001ab4:	9300      	str	r3, [sp, #0]
 8001ab6:	4b1d      	ldr	r3, [pc, #116]	; (8001b2c <main+0xf4>)
 8001ab8:	4a1d      	ldr	r2, [pc, #116]	; (8001b30 <main+0xf8>)
 8001aba:	491e      	ldr	r1, [pc, #120]	; (8001b34 <main+0xfc>)
 8001abc:	481e      	ldr	r0, [pc, #120]	; (8001b38 <main+0x100>)
 8001abe:	f000 fd39 	bl	8002534 <PIDInit>
  PIDInit(&pid_rw,1.3,0.35,0.08,0.024,10,100,AUTOMATIC,DIRECT); // NEED TUNING
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	9304      	str	r3, [sp, #16]
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	9303      	str	r3, [sp, #12]
 8001aca:	4b15      	ldr	r3, [pc, #84]	; (8001b20 <main+0xe8>)
 8001acc:	9302      	str	r3, [sp, #8]
 8001ace:	4b15      	ldr	r3, [pc, #84]	; (8001b24 <main+0xec>)
 8001ad0:	9301      	str	r3, [sp, #4]
 8001ad2:	4b15      	ldr	r3, [pc, #84]	; (8001b28 <main+0xf0>)
 8001ad4:	9300      	str	r3, [sp, #0]
 8001ad6:	4b19      	ldr	r3, [pc, #100]	; (8001b3c <main+0x104>)
 8001ad8:	4a19      	ldr	r2, [pc, #100]	; (8001b40 <main+0x108>)
 8001ada:	491a      	ldr	r1, [pc, #104]	; (8001b44 <main+0x10c>)
 8001adc:	481a      	ldr	r0, [pc, #104]	; (8001b48 <main+0x110>)
 8001ade:	f000 fd29 	bl	8002534 <PIDInit>

  motor_setMotorPWM(&motor_rw, 0);
 8001ae2:	2100      	movs	r1, #0
 8001ae4:	4808      	ldr	r0, [pc, #32]	; (8001b08 <main+0xd0>)
 8001ae6:	f000 fbc3 	bl	8002270 <motor_setMotorPWM>
  motor_setMotorPWM(&motor_lw, 0);
 8001aea:	2100      	movs	r1, #0
 8001aec:	4807      	ldr	r0, [pc, #28]	; (8001b0c <main+0xd4>)
 8001aee:	f000 fbbf 	bl	8002270 <motor_setMotorPWM>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001af2:	e7fe      	b.n	8001af2 <main+0xba>
 8001af4:	200001fc 	.word	0x200001fc
 8001af8:	2000028c 	.word	0x2000028c
 8001afc:	200002d4 	.word	0x200002d4
 8001b00:	2000031c 	.word	0x2000031c
 8001b04:	2000034c 	.word	0x2000034c
 8001b08:	20000000 	.word	0x20000000
 8001b0c:	2000002c 	.word	0x2000002c
 8001b10:	20000058 	.word	0x20000058
 8001b14:	20000080 	.word	0x20000080
 8001b18:	20000188 	.word	0x20000188
 8001b1c:	20000244 	.word	0x20000244
 8001b20:	42c80000 	.word	0x42c80000
 8001b24:	41200000 	.word	0x41200000
 8001b28:	3cc49ba6 	.word	0x3cc49ba6
 8001b2c:	3dcccccd 	.word	0x3dcccccd
 8001b30:	3f4ccccd 	.word	0x3f4ccccd
 8001b34:	3fe66666 	.word	0x3fe66666
 8001b38:	200000b8 	.word	0x200000b8
 8001b3c:	3da3d70a 	.word	0x3da3d70a
 8001b40:	3eb33333 	.word	0x3eb33333
 8001b44:	3fa66666 	.word	0x3fa66666
 8001b48:	200000f4 	.word	0x200000f4

08001b4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b094      	sub	sp, #80	; 0x50
 8001b50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b52:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b56:	2228      	movs	r2, #40	; 0x28
 8001b58:	2100      	movs	r1, #0
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f005 fd8a 	bl	8007674 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b60:	f107 0314 	add.w	r3, r7, #20
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
 8001b6a:	609a      	str	r2, [r3, #8]
 8001b6c:	60da      	str	r2, [r3, #12]
 8001b6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b70:	1d3b      	adds	r3, r7, #4
 8001b72:	2200      	movs	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	605a      	str	r2, [r3, #4]
 8001b78:	609a      	str	r2, [r3, #8]
 8001b7a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b84:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b86:	2300      	movs	r3, #0
 8001b88:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b8a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f002 fa9c 	bl	80040cc <HAL_RCC_OscConfig>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <SystemClock_Config+0x52>
  {
    Error_Handler();
 8001b9a:	f000 fae3 	bl	8002164 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b9e:	230f      	movs	r3, #15
 8001ba0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001baa:	2300      	movs	r3, #0
 8001bac:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001bb2:	f107 0314 	add.w	r3, r7, #20
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f002 fd09 	bl	80045d0 <HAL_RCC_ClockConfig>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8001bc4:	f000 face 	bl	8002164 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bd0:	1d3b      	adds	r3, r7, #4
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f002 fe58 	bl	8004888 <HAL_RCCEx_PeriphCLKConfig>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001bde:	f000 fac1 	bl	8002164 <Error_Handler>
  }
}
 8001be2:	bf00      	nop
 8001be4:	3750      	adds	r7, #80	; 0x50
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
	...

08001bec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001bf2:	1d3b      	adds	r3, r7, #4
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001bfc:	4b35      	ldr	r3, [pc, #212]	; (8001cd4 <MX_ADC1_Init+0xe8>)
 8001bfe:	4a36      	ldr	r2, [pc, #216]	; (8001cd8 <MX_ADC1_Init+0xec>)
 8001c00:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001c02:	4b34      	ldr	r3, [pc, #208]	; (8001cd4 <MX_ADC1_Init+0xe8>)
 8001c04:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c08:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001c0a:	4b32      	ldr	r3, [pc, #200]	; (8001cd4 <MX_ADC1_Init+0xe8>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c10:	4b30      	ldr	r3, [pc, #192]	; (8001cd4 <MX_ADC1_Init+0xe8>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c16:	4b2f      	ldr	r3, [pc, #188]	; (8001cd4 <MX_ADC1_Init+0xe8>)
 8001c18:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001c1c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c1e:	4b2d      	ldr	r3, [pc, #180]	; (8001cd4 <MX_ADC1_Init+0xe8>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 8001c24:	4b2b      	ldr	r3, [pc, #172]	; (8001cd4 <MX_ADC1_Init+0xe8>)
 8001c26:	2205      	movs	r2, #5
 8001c28:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c2a:	482a      	ldr	r0, [pc, #168]	; (8001cd4 <MX_ADC1_Init+0xe8>)
 8001c2c:	f001 f900 	bl	8002e30 <HAL_ADC_Init>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001c36:	f000 fa95 	bl	8002164 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001c42:	2307      	movs	r3, #7
 8001c44:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c46:	1d3b      	adds	r3, r7, #4
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4822      	ldr	r0, [pc, #136]	; (8001cd4 <MX_ADC1_Init+0xe8>)
 8001c4c:	f001 fb8a 	bl	8003364 <HAL_ADC_ConfigChannel>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001c56:	f000 fa85 	bl	8002164 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c62:	1d3b      	adds	r3, r7, #4
 8001c64:	4619      	mov	r1, r3
 8001c66:	481b      	ldr	r0, [pc, #108]	; (8001cd4 <MX_ADC1_Init+0xe8>)
 8001c68:	f001 fb7c 	bl	8003364 <HAL_ADC_ConfigChannel>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001c72:	f000 fa77 	bl	8002164 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001c76:	2303      	movs	r3, #3
 8001c78:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c7e:	1d3b      	adds	r3, r7, #4
 8001c80:	4619      	mov	r1, r3
 8001c82:	4814      	ldr	r0, [pc, #80]	; (8001cd4 <MX_ADC1_Init+0xe8>)
 8001c84:	f001 fb6e 	bl	8003364 <HAL_ADC_ConfigChannel>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001c8e:	f000 fa69 	bl	8002164 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001c92:	2304      	movs	r3, #4
 8001c94:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001c96:	2304      	movs	r3, #4
 8001c98:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c9a:	1d3b      	adds	r3, r7, #4
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	480d      	ldr	r0, [pc, #52]	; (8001cd4 <MX_ADC1_Init+0xe8>)
 8001ca0:	f001 fb60 	bl	8003364 <HAL_ADC_ConfigChannel>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8001caa:	f000 fa5b 	bl	8002164 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001cae:	2305      	movs	r3, #5
 8001cb0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001cb2:	2305      	movs	r3, #5
 8001cb4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cb6:	1d3b      	adds	r3, r7, #4
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4806      	ldr	r0, [pc, #24]	; (8001cd4 <MX_ADC1_Init+0xe8>)
 8001cbc:	f001 fb52 	bl	8003364 <HAL_ADC_ConfigChannel>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001cc6:	f000 fa4d 	bl	8002164 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001cca:	bf00      	nop
 8001ccc:	3710      	adds	r7, #16
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	20000188 	.word	0x20000188
 8001cd8:	40012400 	.word	0x40012400

08001cdc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b096      	sub	sp, #88	; 0x58
 8001ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ce2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	605a      	str	r2, [r3, #4]
 8001cec:	609a      	str	r2, [r3, #8]
 8001cee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cf0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cfe:	2200      	movs	r2, #0
 8001d00:	601a      	str	r2, [r3, #0]
 8001d02:	605a      	str	r2, [r3, #4]
 8001d04:	609a      	str	r2, [r3, #8]
 8001d06:	60da      	str	r2, [r3, #12]
 8001d08:	611a      	str	r2, [r3, #16]
 8001d0a:	615a      	str	r2, [r3, #20]
 8001d0c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d0e:	1d3b      	adds	r3, r7, #4
 8001d10:	2220      	movs	r2, #32
 8001d12:	2100      	movs	r1, #0
 8001d14:	4618      	mov	r0, r3
 8001d16:	f005 fcad 	bl	8007674 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d1a:	4b44      	ldr	r3, [pc, #272]	; (8001e2c <MX_TIM1_Init+0x150>)
 8001d1c:	4a44      	ldr	r2, [pc, #272]	; (8001e30 <MX_TIM1_Init+0x154>)
 8001d1e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 8001d20:	4b42      	ldr	r3, [pc, #264]	; (8001e2c <MX_TIM1_Init+0x150>)
 8001d22:	224f      	movs	r2, #79	; 0x4f
 8001d24:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d26:	4b41      	ldr	r3, [pc, #260]	; (8001e2c <MX_TIM1_Init+0x150>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200-1;
 8001d2c:	4b3f      	ldr	r3, [pc, #252]	; (8001e2c <MX_TIM1_Init+0x150>)
 8001d2e:	22c7      	movs	r2, #199	; 0xc7
 8001d30:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d32:	4b3e      	ldr	r3, [pc, #248]	; (8001e2c <MX_TIM1_Init+0x150>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d38:	4b3c      	ldr	r3, [pc, #240]	; (8001e2c <MX_TIM1_Init+0x150>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d3e:	4b3b      	ldr	r3, [pc, #236]	; (8001e2c <MX_TIM1_Init+0x150>)
 8001d40:	2280      	movs	r2, #128	; 0x80
 8001d42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d44:	4839      	ldr	r0, [pc, #228]	; (8001e2c <MX_TIM1_Init+0x150>)
 8001d46:	f002 fe55 	bl	80049f4 <HAL_TIM_Base_Init>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001d50:	f000 fa08 	bl	8002164 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d58:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d5a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4832      	ldr	r0, [pc, #200]	; (8001e2c <MX_TIM1_Init+0x150>)
 8001d62:	f003 fcfd 	bl	8005760 <HAL_TIM_ConfigClockSource>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001d6c:	f000 f9fa 	bl	8002164 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d70:	482e      	ldr	r0, [pc, #184]	; (8001e2c <MX_TIM1_Init+0x150>)
 8001d72:	f002 fee1 	bl	8004b38 <HAL_TIM_PWM_Init>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001d7c:	f000 f9f2 	bl	8002164 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d80:	2300      	movs	r3, #0
 8001d82:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d84:	2300      	movs	r3, #0
 8001d86:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d88:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	4827      	ldr	r0, [pc, #156]	; (8001e2c <MX_TIM1_Init+0x150>)
 8001d90:	f004 f9c0 	bl	8006114 <HAL_TIMEx_MasterConfigSynchronization>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001d9a:	f000 f9e3 	bl	8002164 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d9e:	2360      	movs	r3, #96	; 0x60
 8001da0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 250-1;
 8001da2:	23f9      	movs	r3, #249	; 0xf9
 8001da4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001da6:	2300      	movs	r3, #0
 8001da8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001daa:	2300      	movs	r3, #0
 8001dac:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dae:	2300      	movs	r3, #0
 8001db0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001db2:	2300      	movs	r3, #0
 8001db4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001db6:	2300      	movs	r3, #0
 8001db8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	481a      	ldr	r0, [pc, #104]	; (8001e2c <MX_TIM1_Init+0x150>)
 8001dc4:	f003 fc0a 	bl	80055dc <HAL_TIM_PWM_ConfigChannel>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001dce:	f000 f9c9 	bl	8002164 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001dd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dd6:	2204      	movs	r2, #4
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4814      	ldr	r0, [pc, #80]	; (8001e2c <MX_TIM1_Init+0x150>)
 8001ddc:	f003 fbfe 	bl	80055dc <HAL_TIM_PWM_ConfigChannel>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8001de6:	f000 f9bd 	bl	8002164 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001dea:	2300      	movs	r3, #0
 8001dec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001dee:	2300      	movs	r3, #0
 8001df0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001df2:	2300      	movs	r3, #0
 8001df4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001df6:	2300      	movs	r3, #0
 8001df8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001dfe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e02:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e04:	2300      	movs	r3, #0
 8001e06:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e08:	1d3b      	adds	r3, r7, #4
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	4807      	ldr	r0, [pc, #28]	; (8001e2c <MX_TIM1_Init+0x150>)
 8001e0e:	f004 f9df 	bl	80061d0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d001      	beq.n	8001e1c <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001e18:	f000 f9a4 	bl	8002164 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001e1c:	4803      	ldr	r0, [pc, #12]	; (8001e2c <MX_TIM1_Init+0x150>)
 8001e1e:	f000 fea7 	bl	8002b70 <HAL_TIM_MspPostInit>

}
 8001e22:	bf00      	nop
 8001e24:	3758      	adds	r7, #88	; 0x58
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	200001fc 	.word	0x200001fc
 8001e30:	40012c00 	.word	0x40012c00

08001e34 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b08a      	sub	sp, #40	; 0x28
 8001e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e3a:	f107 0318 	add.w	r3, r7, #24
 8001e3e:	2200      	movs	r2, #0
 8001e40:	601a      	str	r2, [r3, #0]
 8001e42:	605a      	str	r2, [r3, #4]
 8001e44:	609a      	str	r2, [r3, #8]
 8001e46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e48:	f107 0310 	add.w	r3, r7, #16
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001e52:	463b      	mov	r3, r7
 8001e54:	2200      	movs	r2, #0
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	605a      	str	r2, [r3, #4]
 8001e5a:	609a      	str	r2, [r3, #8]
 8001e5c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e5e:	4b2c      	ldr	r3, [pc, #176]	; (8001f10 <MX_TIM2_Init+0xdc>)
 8001e60:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e64:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8-1;
 8001e66:	4b2a      	ldr	r3, [pc, #168]	; (8001f10 <MX_TIM2_Init+0xdc>)
 8001e68:	2207      	movs	r2, #7
 8001e6a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e6c:	4b28      	ldr	r3, [pc, #160]	; (8001f10 <MX_TIM2_Init+0xdc>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001e72:	4b27      	ldr	r3, [pc, #156]	; (8001f10 <MX_TIM2_Init+0xdc>)
 8001e74:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e78:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e7a:	4b25      	ldr	r3, [pc, #148]	; (8001f10 <MX_TIM2_Init+0xdc>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e80:	4b23      	ldr	r3, [pc, #140]	; (8001f10 <MX_TIM2_Init+0xdc>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e86:	4822      	ldr	r0, [pc, #136]	; (8001f10 <MX_TIM2_Init+0xdc>)
 8001e88:	f002 fdb4 	bl	80049f4 <HAL_TIM_Base_Init>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8001e92:	f000 f967 	bl	8002164 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e9a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e9c:	f107 0318 	add.w	r3, r7, #24
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	481b      	ldr	r0, [pc, #108]	; (8001f10 <MX_TIM2_Init+0xdc>)
 8001ea4:	f003 fc5c 	bl	8005760 <HAL_TIM_ConfigClockSource>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001eae:	f000 f959 	bl	8002164 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001eb2:	4817      	ldr	r0, [pc, #92]	; (8001f10 <MX_TIM2_Init+0xdc>)
 8001eb4:	f002 ff3a 	bl	8004d2c <HAL_TIM_IC_Init>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001ebe:	f000 f951 	bl	8002164 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001eca:	f107 0310 	add.w	r3, r7, #16
 8001ece:	4619      	mov	r1, r3
 8001ed0:	480f      	ldr	r0, [pc, #60]	; (8001f10 <MX_TIM2_Init+0xdc>)
 8001ed2:	f004 f91f 	bl	8006114 <HAL_TIMEx_MasterConfigSynchronization>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001edc:	f000 f942 	bl	8002164 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001eec:	2300      	movs	r3, #0
 8001eee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001ef0:	463b      	mov	r3, r7
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	4806      	ldr	r0, [pc, #24]	; (8001f10 <MX_TIM2_Init+0xdc>)
 8001ef8:	f003 fad4 	bl	80054a4 <HAL_TIM_IC_ConfigChannel>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001f02:	f000 f92f 	bl	8002164 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f06:	bf00      	nop
 8001f08:	3728      	adds	r7, #40	; 0x28
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	20000244 	.word	0x20000244

08001f14 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b08c      	sub	sp, #48	; 0x30
 8001f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f1a:	f107 030c 	add.w	r3, r7, #12
 8001f1e:	2224      	movs	r2, #36	; 0x24
 8001f20:	2100      	movs	r1, #0
 8001f22:	4618      	mov	r0, r3
 8001f24:	f005 fba6 	bl	8007674 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f28:	1d3b      	adds	r3, r7, #4
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]
 8001f2e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f30:	4b20      	ldr	r3, [pc, #128]	; (8001fb4 <MX_TIM3_Init+0xa0>)
 8001f32:	4a21      	ldr	r2, [pc, #132]	; (8001fb8 <MX_TIM3_Init+0xa4>)
 8001f34:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001f36:	4b1f      	ldr	r3, [pc, #124]	; (8001fb4 <MX_TIM3_Init+0xa0>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f3c:	4b1d      	ldr	r3, [pc, #116]	; (8001fb4 <MX_TIM3_Init+0xa0>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001f42:	4b1c      	ldr	r3, [pc, #112]	; (8001fb4 <MX_TIM3_Init+0xa0>)
 8001f44:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f48:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f4a:	4b1a      	ldr	r3, [pc, #104]	; (8001fb4 <MX_TIM3_Init+0xa0>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f50:	4b18      	ldr	r3, [pc, #96]	; (8001fb4 <MX_TIM3_Init+0xa0>)
 8001f52:	2280      	movs	r2, #128	; 0x80
 8001f54:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001f56:	2303      	movs	r3, #3
 8001f58:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001f62:	2300      	movs	r3, #0
 8001f64:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001f66:	2300      	movs	r3, #0
 8001f68:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001f72:	2300      	movs	r3, #0
 8001f74:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001f76:	2300      	movs	r3, #0
 8001f78:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001f7a:	f107 030c 	add.w	r3, r7, #12
 8001f7e:	4619      	mov	r1, r3
 8001f80:	480c      	ldr	r0, [pc, #48]	; (8001fb4 <MX_TIM3_Init+0xa0>)
 8001f82:	f003 f837 	bl	8004ff4 <HAL_TIM_Encoder_Init>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001f8c:	f000 f8ea 	bl	8002164 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f90:	2300      	movs	r3, #0
 8001f92:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f94:	2300      	movs	r3, #0
 8001f96:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f98:	1d3b      	adds	r3, r7, #4
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	4805      	ldr	r0, [pc, #20]	; (8001fb4 <MX_TIM3_Init+0xa0>)
 8001f9e:	f004 f8b9 	bl	8006114 <HAL_TIMEx_MasterConfigSynchronization>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001fa8:	f000 f8dc 	bl	8002164 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001fac:	bf00      	nop
 8001fae:	3730      	adds	r7, #48	; 0x30
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	2000028c 	.word	0x2000028c
 8001fb8:	40000400 	.word	0x40000400

08001fbc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b08c      	sub	sp, #48	; 0x30
 8001fc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001fc2:	f107 030c 	add.w	r3, r7, #12
 8001fc6:	2224      	movs	r2, #36	; 0x24
 8001fc8:	2100      	movs	r1, #0
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f005 fb52 	bl	8007674 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fd0:	1d3b      	adds	r3, r7, #4
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001fd8:	4b20      	ldr	r3, [pc, #128]	; (800205c <MX_TIM4_Init+0xa0>)
 8001fda:	4a21      	ldr	r2, [pc, #132]	; (8002060 <MX_TIM4_Init+0xa4>)
 8001fdc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001fde:	4b1f      	ldr	r3, [pc, #124]	; (800205c <MX_TIM4_Init+0xa0>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fe4:	4b1d      	ldr	r3, [pc, #116]	; (800205c <MX_TIM4_Init+0xa0>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001fea:	4b1c      	ldr	r3, [pc, #112]	; (800205c <MX_TIM4_Init+0xa0>)
 8001fec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ff0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ff2:	4b1a      	ldr	r3, [pc, #104]	; (800205c <MX_TIM4_Init+0xa0>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ff8:	4b18      	ldr	r3, [pc, #96]	; (800205c <MX_TIM4_Init+0xa0>)
 8001ffa:	2280      	movs	r2, #128	; 0x80
 8001ffc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ffe:	2303      	movs	r3, #3
 8002000:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002002:	2300      	movs	r3, #0
 8002004:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002006:	2301      	movs	r3, #1
 8002008:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800200a:	2300      	movs	r3, #0
 800200c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800200e:	2300      	movs	r3, #0
 8002010:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002012:	2300      	movs	r3, #0
 8002014:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002016:	2301      	movs	r3, #1
 8002018:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800201a:	2300      	movs	r3, #0
 800201c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800201e:	2300      	movs	r3, #0
 8002020:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002022:	f107 030c 	add.w	r3, r7, #12
 8002026:	4619      	mov	r1, r3
 8002028:	480c      	ldr	r0, [pc, #48]	; (800205c <MX_TIM4_Init+0xa0>)
 800202a:	f002 ffe3 	bl	8004ff4 <HAL_TIM_Encoder_Init>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d001      	beq.n	8002038 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002034:	f000 f896 	bl	8002164 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002038:	2300      	movs	r3, #0
 800203a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800203c:	2300      	movs	r3, #0
 800203e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002040:	1d3b      	adds	r3, r7, #4
 8002042:	4619      	mov	r1, r3
 8002044:	4805      	ldr	r0, [pc, #20]	; (800205c <MX_TIM4_Init+0xa0>)
 8002046:	f004 f865 	bl	8006114 <HAL_TIMEx_MasterConfigSynchronization>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002050:	f000 f888 	bl	8002164 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002054:	bf00      	nop
 8002056:	3730      	adds	r7, #48	; 0x30
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	200002d4 	.word	0x200002d4
 8002060:	40000800 	.word	0x40000800

08002064 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800206a:	4b0c      	ldr	r3, [pc, #48]	; (800209c <MX_DMA_Init+0x38>)
 800206c:	695b      	ldr	r3, [r3, #20]
 800206e:	4a0b      	ldr	r2, [pc, #44]	; (800209c <MX_DMA_Init+0x38>)
 8002070:	f043 0301 	orr.w	r3, r3, #1
 8002074:	6153      	str	r3, [r2, #20]
 8002076:	4b09      	ldr	r3, [pc, #36]	; (800209c <MX_DMA_Init+0x38>)
 8002078:	695b      	ldr	r3, [r3, #20]
 800207a:	f003 0301 	and.w	r3, r3, #1
 800207e:	607b      	str	r3, [r7, #4]
 8002080:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002082:	2200      	movs	r2, #0
 8002084:	2100      	movs	r1, #0
 8002086:	200b      	movs	r0, #11
 8002088:	f001 fc45 	bl	8003916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800208c:	200b      	movs	r0, #11
 800208e:	f001 fc5e 	bl	800394e <HAL_NVIC_EnableIRQ>

}
 8002092:	bf00      	nop
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40021000 	.word	0x40021000

080020a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b088      	sub	sp, #32
 80020a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a6:	f107 0310 	add.w	r3, r7, #16
 80020aa:	2200      	movs	r2, #0
 80020ac:	601a      	str	r2, [r3, #0]
 80020ae:	605a      	str	r2, [r3, #4]
 80020b0:	609a      	str	r2, [r3, #8]
 80020b2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020b4:	4b28      	ldr	r3, [pc, #160]	; (8002158 <MX_GPIO_Init+0xb8>)
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	4a27      	ldr	r2, [pc, #156]	; (8002158 <MX_GPIO_Init+0xb8>)
 80020ba:	f043 0320 	orr.w	r3, r3, #32
 80020be:	6193      	str	r3, [r2, #24]
 80020c0:	4b25      	ldr	r3, [pc, #148]	; (8002158 <MX_GPIO_Init+0xb8>)
 80020c2:	699b      	ldr	r3, [r3, #24]
 80020c4:	f003 0320 	and.w	r3, r3, #32
 80020c8:	60fb      	str	r3, [r7, #12]
 80020ca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020cc:	4b22      	ldr	r3, [pc, #136]	; (8002158 <MX_GPIO_Init+0xb8>)
 80020ce:	699b      	ldr	r3, [r3, #24]
 80020d0:	4a21      	ldr	r2, [pc, #132]	; (8002158 <MX_GPIO_Init+0xb8>)
 80020d2:	f043 0304 	orr.w	r3, r3, #4
 80020d6:	6193      	str	r3, [r2, #24]
 80020d8:	4b1f      	ldr	r3, [pc, #124]	; (8002158 <MX_GPIO_Init+0xb8>)
 80020da:	699b      	ldr	r3, [r3, #24]
 80020dc:	f003 0304 	and.w	r3, r3, #4
 80020e0:	60bb      	str	r3, [r7, #8]
 80020e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020e4:	4b1c      	ldr	r3, [pc, #112]	; (8002158 <MX_GPIO_Init+0xb8>)
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	4a1b      	ldr	r2, [pc, #108]	; (8002158 <MX_GPIO_Init+0xb8>)
 80020ea:	f043 0308 	orr.w	r3, r3, #8
 80020ee:	6193      	str	r3, [r2, #24]
 80020f0:	4b19      	ldr	r3, [pc, #100]	; (8002158 <MX_GPIO_Init+0xb8>)
 80020f2:	699b      	ldr	r3, [r3, #24]
 80020f4:	f003 0308 	and.w	r3, r3, #8
 80020f8:	607b      	str	r3, [r7, #4]
 80020fa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80020fc:	2200      	movs	r2, #0
 80020fe:	f643 4138 	movw	r1, #15416	; 0x3c38
 8002102:	4816      	ldr	r0, [pc, #88]	; (800215c <MX_GPIO_Init+0xbc>)
 8002104:	f001 ffb0 	bl	8004068 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8002108:	2200      	movs	r2, #0
 800210a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800210e:	4814      	ldr	r0, [pc, #80]	; (8002160 <MX_GPIO_Init+0xc0>)
 8002110:	f001 ffaa 	bl	8004068 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8002114:	f643 4338 	movw	r3, #15416	; 0x3c38
 8002118:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800211a:	2301      	movs	r3, #1
 800211c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211e:	2300      	movs	r3, #0
 8002120:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002122:	2302      	movs	r3, #2
 8002124:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002126:	f107 0310 	add.w	r3, r7, #16
 800212a:	4619      	mov	r1, r3
 800212c:	480b      	ldr	r0, [pc, #44]	; (800215c <MX_GPIO_Init+0xbc>)
 800212e:	f001 fe17 	bl	8003d60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002132:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002136:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002138:	2301      	movs	r3, #1
 800213a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213c:	2300      	movs	r3, #0
 800213e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002140:	2302      	movs	r3, #2
 8002142:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002144:	f107 0310 	add.w	r3, r7, #16
 8002148:	4619      	mov	r1, r3
 800214a:	4805      	ldr	r0, [pc, #20]	; (8002160 <MX_GPIO_Init+0xc0>)
 800214c:	f001 fe08 	bl	8003d60 <HAL_GPIO_Init>

}
 8002150:	bf00      	nop
 8002152:	3720      	adds	r7, #32
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	40021000 	.word	0x40021000
 800215c:	40010c00 	.word	0x40010c00
 8002160:	40010800 	.word	0x40010800

08002164 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002168:	b672      	cpsid	i
}
 800216a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800216c:	e7fe      	b.n	800216c <Error_Handler+0x8>
	...

08002170 <motor_setDutyCycle>:
#include "motor.h"
#include "constants.h"
#include <stdlib.h>

//Motor
static void motor_setDutyCycle(motorParams_st* mp, uint32_t duty_cycle){
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	6039      	str	r1, [r7, #0]
	float pw_resolution = (((float)(*mp->htim).Init.Period + 1.0f) / 100.0f);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a1b      	ldr	r3, [r3, #32]
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	4618      	mov	r0, r3
 8002182:	f7fe fd69 	bl	8000c58 <__aeabi_ui2f>
 8002186:	4603      	mov	r3, r0
 8002188:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800218c:	4618      	mov	r0, r3
 800218e:	f7fe fcb3 	bl	8000af8 <__addsf3>
 8002192:	4603      	mov	r3, r0
 8002194:	491d      	ldr	r1, [pc, #116]	; (800220c <motor_setDutyCycle+0x9c>)
 8002196:	4618      	mov	r0, r3
 8002198:	f7fe fe6a 	bl	8000e70 <__aeabi_fdiv>
 800219c:	4603      	mov	r3, r0
 800219e:	60fb      	str	r3, [r7, #12]
	uint16_t pw_desired = pw_resolution * duty_cycle;
 80021a0:	6838      	ldr	r0, [r7, #0]
 80021a2:	f7fe fd59 	bl	8000c58 <__aeabi_ui2f>
 80021a6:	4603      	mov	r3, r0
 80021a8:	68f9      	ldr	r1, [r7, #12]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fe fdac 	bl	8000d08 <__aeabi_fmul>
 80021b0:	4603      	mov	r3, r0
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7fe ff94 	bl	80010e0 <__aeabi_f2uiz>
 80021b8:	4603      	mov	r3, r0
 80021ba:	817b      	strh	r3, [r7, #10]
	__HAL_TIM_SET_COMPARE(mp->htim, mp->pwm_channel, pw_desired);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	8a9b      	ldrh	r3, [r3, #20]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d105      	bne.n	80021d0 <motor_setDutyCycle+0x60>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6a1b      	ldr	r3, [r3, #32]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	897a      	ldrh	r2, [r7, #10]
 80021cc:	635a      	str	r2, [r3, #52]	; 0x34
}
 80021ce:	e018      	b.n	8002202 <motor_setDutyCycle+0x92>
	__HAL_TIM_SET_COMPARE(mp->htim, mp->pwm_channel, pw_desired);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	8a9b      	ldrh	r3, [r3, #20]
 80021d4:	2b04      	cmp	r3, #4
 80021d6:	d105      	bne.n	80021e4 <motor_setDutyCycle+0x74>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a1b      	ldr	r3, [r3, #32]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	897b      	ldrh	r3, [r7, #10]
 80021e0:	6393      	str	r3, [r2, #56]	; 0x38
}
 80021e2:	e00e      	b.n	8002202 <motor_setDutyCycle+0x92>
	__HAL_TIM_SET_COMPARE(mp->htim, mp->pwm_channel, pw_desired);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	8a9b      	ldrh	r3, [r3, #20]
 80021e8:	2b08      	cmp	r3, #8
 80021ea:	d105      	bne.n	80021f8 <motor_setDutyCycle+0x88>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a1b      	ldr	r3, [r3, #32]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	897b      	ldrh	r3, [r7, #10]
 80021f4:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80021f6:	e004      	b.n	8002202 <motor_setDutyCycle+0x92>
	__HAL_TIM_SET_COMPARE(mp->htim, mp->pwm_channel, pw_desired);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a1b      	ldr	r3, [r3, #32]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	897b      	ldrh	r3, [r7, #10]
 8002200:	6413      	str	r3, [r2, #64]	; 0x40
}
 8002202:	bf00      	nop
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	42c80000 	.word	0x42c80000

08002210 <motor_init>:

void motor_init(motorParams_st* mp){
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_WritePin(STBY_PORT, STBY_PIN, GPIO_PIN_SET); //Turn on driver
//	HAL_GPIO_WritePin(mp->in_port, mp->in1_pin, GPIO_PIN_RESET);
//	HAL_GPIO_WritePin(mp->in_port, mp->in2_pin, GPIO_PIN_SET);
	HAL_TIM_PWM_Start(mp->htim, mp->pwm_channel);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a1a      	ldr	r2, [r3, #32]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	8a9b      	ldrh	r3, [r3, #20]
 8002220:	4619      	mov	r1, r3
 8002222:	4610      	mov	r0, r2
 8002224:	f002 fce0 	bl	8004be8 <HAL_TIM_PWM_Start>
	motor_setDutyCycle(mp,0);
 8002228:	2100      	movs	r1, #0
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f7ff ffa0 	bl	8002170 <motor_setDutyCycle>
}
 8002230:	bf00      	nop
 8002232:	3708      	adds	r7, #8
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <motor_stopMotor>:

void motor_stopMotor(motorParams_st* mp){
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(mp->in_port, mp->in1_pin, GPIO_PIN_RESET);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	69d8      	ldr	r0, [r3, #28]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	8adb      	ldrh	r3, [r3, #22]
 8002248:	2200      	movs	r2, #0
 800224a:	4619      	mov	r1, r3
 800224c:	f001 ff0c 	bl	8004068 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(mp->in_port, mp->in2_pin, GPIO_PIN_RESET);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	69d8      	ldr	r0, [r3, #28]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	8b1b      	ldrh	r3, [r3, #24]
 8002258:	2200      	movs	r2, #0
 800225a:	4619      	mov	r1, r3
 800225c:	f001 ff04 	bl	8004068 <HAL_GPIO_WritePin>
	motor_setDutyCycle(mp,0);
 8002260:	2100      	movs	r1, #0
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f7ff ff84 	bl	8002170 <motor_setDutyCycle>
}
 8002268:	bf00      	nop
 800226a:	3708      	adds	r7, #8
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <motor_setMotorPWM>:

void motor_standByMode(void){
//	HAL_GPIO_WritePin(STBY_PORT, STBY_PIN, GPIO_PIN_RESET);
}

void motor_setMotorPWM(motorParams_st* mp, int16_t duty_cycle_percentage){
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	460b      	mov	r3, r1
 800227a:	807b      	strh	r3, [r7, #2]
// 100 means full speed forward; -100 means full speed backward
//	HAL_GPIO_WritePin(STBY_PORT, STBY_PIN, GPIO_PIN_SET);
	if(duty_cycle_percentage>0){
 800227c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002280:	2b00      	cmp	r3, #0
 8002282:	dd0c      	ble.n	800229e <motor_setMotorPWM+0x2e>
		if (duty_cycle_percentage>100){
 8002284:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002288:	2b64      	cmp	r3, #100	; 0x64
 800228a:	dd01      	ble.n	8002290 <motor_setMotorPWM+0x20>
			duty_cycle_percentage =100;
 800228c:	2364      	movs	r3, #100	; 0x64
 800228e:	807b      	strh	r3, [r7, #2]
		};
		motor_setDutyCycle(mp, duty_cycle_percentage);
 8002290:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002294:	4619      	mov	r1, r3
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	f7ff ff6a 	bl	8002170 <motor_setDutyCycle>
		};
		HAL_GPIO_WritePin(mp->in_port, mp->in1_pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(mp->in_port, mp->in2_pin, GPIO_PIN_RESET);
		motor_setDutyCycle(mp,-duty_cycle_percentage);
	}
}
 800229c:	e022      	b.n	80022e4 <motor_setMotorPWM+0x74>
	}else if (duty_cycle_percentage<0){
 800229e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	da1e      	bge.n	80022e4 <motor_setMotorPWM+0x74>
		if (duty_cycle_percentage<-100){
 80022a6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80022aa:	f113 0f64 	cmn.w	r3, #100	; 0x64
 80022ae:	da02      	bge.n	80022b6 <motor_setMotorPWM+0x46>
			duty_cycle_percentage=-100;
 80022b0:	f64f 739c 	movw	r3, #65436	; 0xff9c
 80022b4:	807b      	strh	r3, [r7, #2]
		HAL_GPIO_WritePin(mp->in_port, mp->in1_pin, GPIO_PIN_SET);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	69d8      	ldr	r0, [r3, #28]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	8adb      	ldrh	r3, [r3, #22]
 80022be:	2201      	movs	r2, #1
 80022c0:	4619      	mov	r1, r3
 80022c2:	f001 fed1 	bl	8004068 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(mp->in_port, mp->in2_pin, GPIO_PIN_RESET);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	69d8      	ldr	r0, [r3, #28]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	8b1b      	ldrh	r3, [r3, #24]
 80022ce:	2200      	movs	r2, #0
 80022d0:	4619      	mov	r1, r3
 80022d2:	f001 fec9 	bl	8004068 <HAL_GPIO_WritePin>
		motor_setDutyCycle(mp,-duty_cycle_percentage);
 80022d6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80022da:	425b      	negs	r3, r3
 80022dc:	4619      	mov	r1, r3
 80022de:	6878      	ldr	r0, [r7, #4]
 80022e0:	f7ff ff46 	bl	8002170 <motor_setDutyCycle>
}
 80022e4:	bf00      	nop
 80022e6:	3708      	adds	r7, #8
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}

080022ec <motor_readEncoder>:
void motor_readEncoder(motorParams_st* mp){
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
	mp->ucount = __HAL_TIM_GET_COUNTER(mp->enc_htim);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022fc:	b29a      	uxth	r2, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	805a      	strh	r2, [r3, #2]
	mp->scount = (int16_t)mp->ucount;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	885a      	ldrh	r2, [r3, #2]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	809a      	strh	r2, [r3, #4]
	mp->position = (uint16_t)(mp->ucount/4);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	885b      	ldrh	r3, [r3, #2]
 800230e:	089b      	lsrs	r3, r3, #2
 8002310:	b29a      	uxth	r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	80da      	strh	r2, [r3, #6]
}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	bc80      	pop	{r7}
 800231e:	4770      	bx	lr

08002320 <motor_calculateRPM>:

void motor_calculateRPM(motorParams_st* mp, int32_t current_time){
 8002320:	b590      	push	{r4, r7, lr}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
//	mp->prev_time = current_time;

// Pulse based implement

	uint16_t delta_pos;
	if(__HAL_TIM_IS_TIM_COUNTING_DOWN(mp->enc_htim)){
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0310 	and.w	r3, r3, #16
 8002336:	2b10      	cmp	r3, #16
 8002338:	d11b      	bne.n	8002372 <motor_calculateRPM+0x52>
		if(mp->position < mp->prev_pos){
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	88da      	ldrh	r2, [r3, #6]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	899b      	ldrh	r3, [r3, #12]
 8002342:	429a      	cmp	r2, r3
 8002344:	d206      	bcs.n	8002354 <motor_calculateRPM+0x34>
			delta_pos = mp->prev_pos - mp->position;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	899a      	ldrh	r2, [r3, #12]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	88db      	ldrh	r3, [r3, #6]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	81fb      	strh	r3, [r7, #14]
 8002352:	e029      	b.n	80023a8 <motor_calculateRPM+0x88>
		}else{
			delta_pos = (mp->enc_htim)->Init.Period + 1 - mp->position + mp->prev_pos;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	b29a      	uxth	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	88db      	ldrh	r3, [r3, #6]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	b29a      	uxth	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	899b      	ldrh	r3, [r3, #12]
 8002368:	4413      	add	r3, r2
 800236a:	b29b      	uxth	r3, r3
 800236c:	3301      	adds	r3, #1
 800236e:	81fb      	strh	r3, [r7, #14]
 8002370:	e01a      	b.n	80023a8 <motor_calculateRPM+0x88>
		}
	}else{
	if (mp->prev_pos > mp->position){
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	899a      	ldrh	r2, [r3, #12]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	88db      	ldrh	r3, [r3, #6]
 800237a:	429a      	cmp	r2, r3
 800237c:	d90e      	bls.n	800239c <motor_calculateRPM+0x7c>
		delta_pos = (mp->enc_htim)->Init.Period + 1 + mp->position - mp->prev_pos;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	b29a      	uxth	r2, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	88db      	ldrh	r3, [r3, #6]
 800238a:	4413      	add	r3, r2
 800238c:	b29a      	uxth	r2, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	899b      	ldrh	r3, [r3, #12]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	b29b      	uxth	r3, r3
 8002396:	3301      	adds	r3, #1
 8002398:	81fb      	strh	r3, [r7, #14]
 800239a:	e005      	b.n	80023a8 <motor_calculateRPM+0x88>
	}else{
		delta_pos = mp->position - mp->prev_pos;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	88da      	ldrh	r2, [r3, #6]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	899b      	ldrh	r3, [r3, #12]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	81fb      	strh	r3, [r7, #14]
	}
}
	mp->rpm = (float)(60.0f/24e-3) *((float)delta_pos/(float)mp->pulse_per_rev);
 80023a8:	89fb      	ldrh	r3, [r7, #14]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7fe fc54 	bl	8000c58 <__aeabi_ui2f>
 80023b0:	4604      	mov	r4, r0
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	881b      	ldrh	r3, [r3, #0]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7fe fc4e 	bl	8000c58 <__aeabi_ui2f>
 80023bc:	4603      	mov	r3, r0
 80023be:	4619      	mov	r1, r3
 80023c0:	4620      	mov	r0, r4
 80023c2:	f7fe fd55 	bl	8000e70 <__aeabi_fdiv>
 80023c6:	4603      	mov	r3, r0
 80023c8:	4907      	ldr	r1, [pc, #28]	; (80023e8 <motor_calculateRPM+0xc8>)
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7fe fc9c 	bl	8000d08 <__aeabi_fmul>
 80023d0:	4603      	mov	r3, r0
 80023d2:	461a      	mov	r2, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	611a      	str	r2, [r3, #16]
	mp->prev_pos = mp->position;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	88da      	ldrh	r2, [r3, #6]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	819a      	strh	r2, [r3, #12]
}
 80023e0:	bf00      	nop
 80023e2:	3714      	adds	r7, #20
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd90      	pop	{r4, r7, pc}
 80023e8:	451c4000 	.word	0x451c4000
 80023ec:	00000000 	.word	0x00000000

080023f0 <motor_odometry>:

void motor_odometry(motorParams_st* p){
 80023f0:	b590      	push	{r4, r7, lr}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
	// Don't worry about overflow, as calculated the car can move 27 meter before overflow (assume the wheels not slipped)
	float distance = ((float)p->position / p->pulse_per_rev)* WHEEL_RADIUS * 2 * PI;;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	88db      	ldrh	r3, [r3, #6]
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7fe fc2b 	bl	8000c58 <__aeabi_ui2f>
 8002402:	4604      	mov	r4, r0
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	881b      	ldrh	r3, [r3, #0]
 8002408:	4618      	mov	r0, r3
 800240a:	f7fe fc29 	bl	8000c60 <__aeabi_i2f>
 800240e:	4603      	mov	r3, r0
 8002410:	4619      	mov	r1, r3
 8002412:	4620      	mov	r0, r4
 8002414:	f7fe fd2c 	bl	8000e70 <__aeabi_fdiv>
 8002418:	4603      	mov	r3, r0
 800241a:	4618      	mov	r0, r3
 800241c:	f7fd fffc 	bl	8000418 <__aeabi_f2d>
 8002420:	a315      	add	r3, pc, #84	; (adr r3, 8002478 <motor_odometry+0x88>)
 8002422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002426:	f7fe f84f 	bl	80004c8 <__aeabi_dmul>
 800242a:	4602      	mov	r2, r0
 800242c:	460b      	mov	r3, r1
 800242e:	4610      	mov	r0, r2
 8002430:	4619      	mov	r1, r3
 8002432:	4602      	mov	r2, r0
 8002434:	460b      	mov	r3, r1
 8002436:	f7fd fe91 	bl	800015c <__adddf3>
 800243a:	4602      	mov	r2, r0
 800243c:	460b      	mov	r3, r1
 800243e:	4610      	mov	r0, r2
 8002440:	4619      	mov	r1, r3
 8002442:	a30f      	add	r3, pc, #60	; (adr r3, 8002480 <motor_odometry+0x90>)
 8002444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002448:	f7fe f83e 	bl	80004c8 <__aeabi_dmul>
 800244c:	4602      	mov	r2, r0
 800244e:	460b      	mov	r3, r1
 8002450:	4610      	mov	r0, r2
 8002452:	4619      	mov	r1, r3
 8002454:	f7fe fafa 	bl	8000a4c <__aeabi_d2f>
 8002458:	4603      	mov	r3, r0
 800245a:	60fb      	str	r3, [r7, #12]
	p->distance = distance * 1000; // To mm
 800245c:	490a      	ldr	r1, [pc, #40]	; (8002488 <motor_odometry+0x98>)
 800245e:	68f8      	ldr	r0, [r7, #12]
 8002460:	f7fe fc52 	bl	8000d08 <__aeabi_fmul>
 8002464:	4603      	mov	r3, r0
 8002466:	461a      	mov	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800246c:	bf00      	nop
 800246e:	3714      	adds	r7, #20
 8002470:	46bd      	mov	sp, r7
 8002472:	bd90      	pop	{r4, r7, pc}
 8002474:	f3af 8000 	nop.w
 8002478:	0a3d70a4 	.word	0x0a3d70a4
 800247c:	3fa0a3d7 	.word	0x3fa0a3d7
 8002480:	c083126f 	.word	0xc083126f
 8002484:	400921ca 	.word	0x400921ca
 8002488:	447a0000 	.word	0x447a0000

0800248c <Moving_Average_Init>:
  * @brief  This function initializes filter's data structure.
	* @param  filter_struct : Data structure
  * @retval None.
  */
void Moving_Average_Init(FilterTypeDef* filter_struct)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
	filter_struct->Sum = 0;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2200      	movs	r2, #0
 8002498:	629a      	str	r2, [r3, #40]	; 0x28
	filter_struct->WindowPointer = 0;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	62da      	str	r2, [r3, #44]	; 0x2c

	for(uint32_t i=0; i<WindowLength; i++)
 80024a0:	2300      	movs	r3, #0
 80024a2:	60fb      	str	r3, [r7, #12]
 80024a4:	e007      	b.n	80024b6 <Moving_Average_Init+0x2a>
	{
		filter_struct->History[i] = 0;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	68fa      	ldr	r2, [r7, #12]
 80024aa:	2100      	movs	r1, #0
 80024ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for(uint32_t i=0; i<WindowLength; i++)
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	3301      	adds	r3, #1
 80024b4:	60fb      	str	r3, [r7, #12]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	2b09      	cmp	r3, #9
 80024ba:	d9f4      	bls.n	80024a6 <Moving_Average_Init+0x1a>
	}
}
 80024bc:	bf00      	nop
 80024be:	bf00      	nop
 80024c0:	3714      	adds	r7, #20
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bc80      	pop	{r7}
 80024c6:	4770      	bx	lr

080024c8 <Moving_Average_Compute>:
	* @param  raw_data : input raw sensor data.
	* @param  filter_struct : Data structure
  * @retval Filtered value.
  */
uint32_t Moving_Average_Compute(uint32_t raw_data, FilterTypeDef* filter_struct)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
	filter_struct->Sum += raw_data;
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	441a      	add	r2, r3
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	629a      	str	r2, [r3, #40]	; 0x28
	filter_struct->Sum -= filter_struct->History[filter_struct->WindowPointer];
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80024ec:	1ad2      	subs	r2, r2, r3
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	629a      	str	r2, [r3, #40]	; 0x28
	filter_struct->History[filter_struct->WindowPointer] = raw_data;
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	6879      	ldr	r1, [r7, #4]
 80024fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	if(filter_struct->WindowPointer < WindowLength - 1)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002502:	2b08      	cmp	r3, #8
 8002504:	d805      	bhi.n	8002512 <Moving_Average_Compute+0x4a>
	{
		filter_struct->WindowPointer += 1;
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800250a:	1c5a      	adds	r2, r3, #1
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002510:	e002      	b.n	8002518 <Moving_Average_Compute+0x50>
	}
	else
	{
		filter_struct->WindowPointer = 0;
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	2200      	movs	r2, #0
 8002516:	62da      	str	r2, [r3, #44]	; 0x2c
	}
	return filter_struct->Sum/WindowLength;
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800251c:	4a04      	ldr	r2, [pc, #16]	; (8002530 <Moving_Average_Compute+0x68>)
 800251e:	fba2 2303 	umull	r2, r3, r2, r3
 8002522:	08db      	lsrs	r3, r3, #3
}
 8002524:	4618      	mov	r0, r3
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	bc80      	pop	{r7}
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	cccccccd 	.word	0xcccccccd

08002534 <PIDInit>:
// Functions
//*********************************************************************************
void PIDInit(PIDControl *pid, float kp, float ki, float kd,
             float sampleTimeSeconds, float minOutput, float maxOutput,
             PIDMode mode, PIDDirection controllerDirection)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	60b9      	str	r1, [r7, #8]
 800253e:	607a      	str	r2, [r7, #4]
 8002540:	603b      	str	r3, [r7, #0]
    pid->controllerDirection = controllerDirection;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8002548:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    pid->mode = mode;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002552:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    pid->iTerm = 0.0f;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	f04f 0200 	mov.w	r2, #0
 800255c:	625a      	str	r2, [r3, #36]	; 0x24
    pid->input = 0.0f;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	f04f 0200 	mov.w	r2, #0
 8002564:	601a      	str	r2, [r3, #0]
    pid->lastInput = 0.0f;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	f04f 0200 	mov.w	r2, #0
 800256c:	605a      	str	r2, [r3, #4]
    pid->output = 0.0f;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	f04f 0200 	mov.w	r2, #0
 8002574:	609a      	str	r2, [r3, #8]
    pid->setpoint = 0.0f;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	f04f 0200 	mov.w	r2, #0
 800257c:	635a      	str	r2, [r3, #52]	; 0x34

    if(sampleTimeSeconds > 0.0f)
 800257e:	f04f 0100 	mov.w	r1, #0
 8002582:	69b8      	ldr	r0, [r7, #24]
 8002584:	f7fe fd7c 	bl	8001080 <__aeabi_fcmpgt>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d003      	beq.n	8002596 <PIDInit+0x62>
    {
        pid->sampleTime = sampleTimeSeconds;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	629a      	str	r2, [r3, #40]	; 0x28
 8002594:	e003      	b.n	800259e <PIDInit+0x6a>
    }
    else
    {
        // If the passed parameter was incorrect, set to 1 second
        pid->sampleTime = 1.0f;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800259c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    PIDOutputLimitsSet(pid, minOutput, maxOutput);
 800259e:	6a3a      	ldr	r2, [r7, #32]
 80025a0:	69f9      	ldr	r1, [r7, #28]
 80025a2:	68f8      	ldr	r0, [r7, #12]
 80025a4:	f000 f8a2 	bl	80026ec <PIDOutputLimitsSet>
    PIDTuningsSet(pid, kp, ki, kd);
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	68b9      	ldr	r1, [r7, #8]
 80025ae:	68f8      	ldr	r0, [r7, #12]
 80025b0:	f000 f8ed 	bl	800278e <PIDTuningsSet>
}
 80025b4:	bf00      	nop
 80025b6:	3710      	adds	r7, #16
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}

080025bc <PIDCompute>:

bool
PIDCompute(PIDControl *pid)
{
 80025bc:	b590      	push	{r4, r7, lr}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
    float error, dInput;

    if(pid->mode == MANUAL)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d101      	bne.n	80025d2 <PIDCompute+0x16>
    {
        return false;
 80025ce:	2300      	movs	r3, #0
 80025d0:	e088      	b.n	80026e4 <PIDCompute+0x128>
    }

    // The classic PID error term
    error = (pid->setpoint) - (pid->input);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4619      	mov	r1, r3
 80025dc:	4610      	mov	r0, r2
 80025de:	f7fe fa89 	bl	8000af4 <__aeabi_fsub>
 80025e2:	4603      	mov	r3, r0
 80025e4:	60fb      	str	r3, [r7, #12]

    // Compute the integral term separately ahead of time
    pid->iTerm += (pid->alteredKi) * error;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	69db      	ldr	r3, [r3, #28]
 80025ee:	68f9      	ldr	r1, [r7, #12]
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7fe fb89 	bl	8000d08 <__aeabi_fmul>
 80025f6:	4603      	mov	r3, r0
 80025f8:	4619      	mov	r1, r3
 80025fa:	4620      	mov	r0, r4
 80025fc:	f7fe fa7c 	bl	8000af8 <__addsf3>
 8002600:	4603      	mov	r3, r0
 8002602:	461a      	mov	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	625a      	str	r2, [r3, #36]	; 0x24

    // Constrain the integrator to make sure it does not exceed output bounds
    pid->iTerm = CONSTRAIN( (pid->iTerm), (pid->outMin), (pid->outMax) );
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002610:	4619      	mov	r1, r3
 8002612:	4610      	mov	r0, r2
 8002614:	f7fe fd16 	bl	8001044 <__aeabi_fcmplt>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d002      	beq.n	8002624 <PIDCompute+0x68>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002622:	e00f      	b.n	8002644 <PIDCompute+0x88>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262c:	4619      	mov	r1, r3
 800262e:	4610      	mov	r0, r2
 8002630:	f7fe fd26 	bl	8001080 <__aeabi_fcmpgt>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d002      	beq.n	8002640 <PIDCompute+0x84>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800263e:	e001      	b.n	8002644 <PIDCompute+0x88>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	6253      	str	r3, [r2, #36]	; 0x24

    // Take the "derivative on measurement" instead of "derivative on error"
    dInput = (pid->input) - (pid->lastInput);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	4619      	mov	r1, r3
 8002652:	4610      	mov	r0, r2
 8002654:	f7fe fa4e 	bl	8000af4 <__aeabi_fsub>
 8002658:	4603      	mov	r3, r0
 800265a:	60bb      	str	r3, [r7, #8]

    // Run all the terms together to get the overall output
    pid->output = (pid->alteredKp) * error + (pid->iTerm) - (pid->alteredKd) * dInput;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	68f9      	ldr	r1, [r7, #12]
 8002662:	4618      	mov	r0, r3
 8002664:	f7fe fb50 	bl	8000d08 <__aeabi_fmul>
 8002668:	4603      	mov	r3, r0
 800266a:	461a      	mov	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002670:	4619      	mov	r1, r3
 8002672:	4610      	mov	r0, r2
 8002674:	f7fe fa40 	bl	8000af8 <__addsf3>
 8002678:	4603      	mov	r3, r0
 800267a:	461c      	mov	r4, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6a1b      	ldr	r3, [r3, #32]
 8002680:	68b9      	ldr	r1, [r7, #8]
 8002682:	4618      	mov	r0, r3
 8002684:	f7fe fb40 	bl	8000d08 <__aeabi_fmul>
 8002688:	4603      	mov	r3, r0
 800268a:	4619      	mov	r1, r3
 800268c:	4620      	mov	r0, r4
 800268e:	f7fe fa31 	bl	8000af4 <__aeabi_fsub>
 8002692:	4603      	mov	r3, r0
 8002694:	461a      	mov	r2, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	609a      	str	r2, [r3, #8]

    // Bound the output
    pid->output = CONSTRAIN( (pid->output), (pid->outMin), (pid->outMax) );
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	689a      	ldr	r2, [r3, #8]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026a2:	4619      	mov	r1, r3
 80026a4:	4610      	mov	r0, r2
 80026a6:	f7fe fccd 	bl	8001044 <__aeabi_fcmplt>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d002      	beq.n	80026b6 <PIDCompute+0xfa>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026b4:	e00f      	b.n	80026d6 <PIDCompute+0x11a>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	689a      	ldr	r2, [r3, #8]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026be:	4619      	mov	r1, r3
 80026c0:	4610      	mov	r0, r2
 80026c2:	f7fe fcdd 	bl	8001080 <__aeabi_fcmpgt>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d002      	beq.n	80026d2 <PIDCompute+0x116>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d0:	e001      	b.n	80026d6 <PIDCompute+0x11a>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	6093      	str	r3, [r2, #8]

    // Make the current input the former input
    pid->lastInput = pid->input;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	605a      	str	r2, [r3, #4]

    return true;
 80026e2:	2301      	movs	r3, #1
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd90      	pop	{r4, r7, pc}

080026ec <PIDOutputLimitsSet>:
    pid->mode = mode;
}

void
PIDOutputLimitsSet(PIDControl *pid, float min, float max)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
    // Check if the parameters are valid
    if(min >= max)
 80026f8:	6879      	ldr	r1, [r7, #4]
 80026fa:	68b8      	ldr	r0, [r7, #8]
 80026fc:	f7fe fcb6 	bl	800106c <__aeabi_fcmpge>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d13f      	bne.n	8002786 <PIDOutputLimitsSet+0x9a>
    {
        return;
    }

    // Save the parameters
    pid->outMin = min;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	68ba      	ldr	r2, [r7, #8]
 800270a:	62da      	str	r2, [r3, #44]	; 0x2c
    pid->outMax = max;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	631a      	str	r2, [r3, #48]	; 0x30

    // If in automatic, apply the new constraints
    if(pid->mode == AUTOMATIC)
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002718:	2b01      	cmp	r3, #1
 800271a:	d135      	bne.n	8002788 <PIDOutputLimitsSet+0x9c>
    {
        pid->output = CONSTRAIN(pid->output, min, max);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	689b      	ldr	r3, [r3, #8]
 8002720:	4619      	mov	r1, r3
 8002722:	68b8      	ldr	r0, [r7, #8]
 8002724:	f7fe fcac 	bl	8001080 <__aeabi_fcmpgt>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <PIDOutputLimitsSet+0x46>
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	e00c      	b.n	800274c <PIDOutputLimitsSet+0x60>
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	4619      	mov	r1, r3
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f7fe fc83 	bl	8001044 <__aeabi_fcmplt>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <PIDOutputLimitsSet+0x5c>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	e001      	b.n	800274c <PIDOutputLimitsSet+0x60>
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	68fa      	ldr	r2, [r7, #12]
 800274e:	6093      	str	r3, [r2, #8]
        pid->iTerm  = CONSTRAIN(pid->iTerm,  min, max);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002754:	4619      	mov	r1, r3
 8002756:	68b8      	ldr	r0, [r7, #8]
 8002758:	f7fe fc92 	bl	8001080 <__aeabi_fcmpgt>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <PIDOutputLimitsSet+0x7a>
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	e00c      	b.n	8002780 <PIDOutputLimitsSet+0x94>
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276a:	4619      	mov	r1, r3
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f7fe fc69 	bl	8001044 <__aeabi_fcmplt>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <PIDOutputLimitsSet+0x90>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	e001      	b.n	8002780 <PIDOutputLimitsSet+0x94>
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002780:	68fa      	ldr	r2, [r7, #12]
 8002782:	6253      	str	r3, [r2, #36]	; 0x24
 8002784:	e000      	b.n	8002788 <PIDOutputLimitsSet+0x9c>
        return;
 8002786:	bf00      	nop
    }
}
 8002788:	3710      	adds	r7, #16
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <PIDTuningsSet>:

void
PIDTuningsSet(PIDControl *pid, float kp, float ki, float kd)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b084      	sub	sp, #16
 8002792:	af00      	add	r7, sp, #0
 8002794:	60f8      	str	r0, [r7, #12]
 8002796:	60b9      	str	r1, [r7, #8]
 8002798:	607a      	str	r2, [r7, #4]
 800279a:	603b      	str	r3, [r7, #0]
    // Check if the parameters are valid
    if(kp < 0.0f || ki < 0.0f || kd < 0.0f)
 800279c:	f04f 0100 	mov.w	r1, #0
 80027a0:	68b8      	ldr	r0, [r7, #8]
 80027a2:	f7fe fc4f 	bl	8001044 <__aeabi_fcmplt>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d147      	bne.n	800283c <PIDTuningsSet+0xae>
 80027ac:	f04f 0100 	mov.w	r1, #0
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f7fe fc47 	bl	8001044 <__aeabi_fcmplt>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d13f      	bne.n	800283c <PIDTuningsSet+0xae>
 80027bc:	f04f 0100 	mov.w	r1, #0
 80027c0:	6838      	ldr	r0, [r7, #0]
 80027c2:	f7fe fc3f 	bl	8001044 <__aeabi_fcmplt>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d137      	bne.n	800283c <PIDTuningsSet+0xae>
    {
        return;
    }

    // Save the parameters for displaying purposes
    pid->dispKp = kp;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	68ba      	ldr	r2, [r7, #8]
 80027d0:	60da      	str	r2, [r3, #12]
    pid->dispKi = ki;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	611a      	str	r2, [r3, #16]
    pid->dispKd = kd;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	683a      	ldr	r2, [r7, #0]
 80027dc:	615a      	str	r2, [r3, #20]

    // Alter the parameters for PID
    pid->alteredKp = kp;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	68ba      	ldr	r2, [r7, #8]
 80027e2:	619a      	str	r2, [r3, #24]
    pid->alteredKi = ki * pid->sampleTime;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027e8:	6879      	ldr	r1, [r7, #4]
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7fe fa8c 	bl	8000d08 <__aeabi_fmul>
 80027f0:	4603      	mov	r3, r0
 80027f2:	461a      	mov	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	61da      	str	r2, [r3, #28]
    pid->alteredKd = kd / pid->sampleTime;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027fc:	4619      	mov	r1, r3
 80027fe:	6838      	ldr	r0, [r7, #0]
 8002800:	f7fe fb36 	bl	8000e70 <__aeabi_fdiv>
 8002804:	4603      	mov	r3, r0
 8002806:	461a      	mov	r2, r3
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	621a      	str	r2, [r3, #32]

    // Apply reverse direction to the altered values if necessary
    if(pid->controllerDirection == REVERSE)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002812:	2b01      	cmp	r3, #1
 8002814:	d113      	bne.n	800283e <PIDTuningsSet+0xb0>
    {
        pid->alteredKp = -(pid->alteredKp);
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	619a      	str	r2, [r3, #24]
        pid->alteredKi = -(pid->alteredKi);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	69db      	ldr	r3, [r3, #28]
 8002826:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	61da      	str	r2, [r3, #28]
        pid->alteredKd = -(pid->alteredKd);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6a1b      	ldr	r3, [r3, #32]
 8002832:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	621a      	str	r2, [r3, #32]
 800283a:	e000      	b.n	800283e <PIDTuningsSet+0xb0>
        return;
 800283c:	bf00      	nop
    }
}
 800283e:	3710      	adds	r7, #16
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}

08002844 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002844:	b480      	push	{r7}
 8002846:	b085      	sub	sp, #20
 8002848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800284a:	4b15      	ldr	r3, [pc, #84]	; (80028a0 <HAL_MspInit+0x5c>)
 800284c:	699b      	ldr	r3, [r3, #24]
 800284e:	4a14      	ldr	r2, [pc, #80]	; (80028a0 <HAL_MspInit+0x5c>)
 8002850:	f043 0301 	orr.w	r3, r3, #1
 8002854:	6193      	str	r3, [r2, #24]
 8002856:	4b12      	ldr	r3, [pc, #72]	; (80028a0 <HAL_MspInit+0x5c>)
 8002858:	699b      	ldr	r3, [r3, #24]
 800285a:	f003 0301 	and.w	r3, r3, #1
 800285e:	60bb      	str	r3, [r7, #8]
 8002860:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002862:	4b0f      	ldr	r3, [pc, #60]	; (80028a0 <HAL_MspInit+0x5c>)
 8002864:	69db      	ldr	r3, [r3, #28]
 8002866:	4a0e      	ldr	r2, [pc, #56]	; (80028a0 <HAL_MspInit+0x5c>)
 8002868:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800286c:	61d3      	str	r3, [r2, #28]
 800286e:	4b0c      	ldr	r3, [pc, #48]	; (80028a0 <HAL_MspInit+0x5c>)
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002876:	607b      	str	r3, [r7, #4]
 8002878:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800287a:	4b0a      	ldr	r3, [pc, #40]	; (80028a4 <HAL_MspInit+0x60>)
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	60fb      	str	r3, [r7, #12]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002886:	60fb      	str	r3, [r7, #12]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	4a04      	ldr	r2, [pc, #16]	; (80028a4 <HAL_MspInit+0x60>)
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002896:	bf00      	nop
 8002898:	3714      	adds	r7, #20
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr
 80028a0:	40021000 	.word	0x40021000
 80028a4:	40010000 	.word	0x40010000

080028a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b088      	sub	sp, #32
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b0:	f107 0310 	add.w	r3, r7, #16
 80028b4:	2200      	movs	r2, #0
 80028b6:	601a      	str	r2, [r3, #0]
 80028b8:	605a      	str	r2, [r3, #4]
 80028ba:	609a      	str	r2, [r3, #8]
 80028bc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a2c      	ldr	r2, [pc, #176]	; (8002974 <HAL_ADC_MspInit+0xcc>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d151      	bne.n	800296c <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80028c8:	4b2b      	ldr	r3, [pc, #172]	; (8002978 <HAL_ADC_MspInit+0xd0>)
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	4a2a      	ldr	r2, [pc, #168]	; (8002978 <HAL_ADC_MspInit+0xd0>)
 80028ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028d2:	6193      	str	r3, [r2, #24]
 80028d4:	4b28      	ldr	r3, [pc, #160]	; (8002978 <HAL_ADC_MspInit+0xd0>)
 80028d6:	699b      	ldr	r3, [r3, #24]
 80028d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028dc:	60fb      	str	r3, [r7, #12]
 80028de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028e0:	4b25      	ldr	r3, [pc, #148]	; (8002978 <HAL_ADC_MspInit+0xd0>)
 80028e2:	699b      	ldr	r3, [r3, #24]
 80028e4:	4a24      	ldr	r2, [pc, #144]	; (8002978 <HAL_ADC_MspInit+0xd0>)
 80028e6:	f043 0304 	orr.w	r3, r3, #4
 80028ea:	6193      	str	r3, [r2, #24]
 80028ec:	4b22      	ldr	r3, [pc, #136]	; (8002978 <HAL_ADC_MspInit+0xd0>)
 80028ee:	699b      	ldr	r3, [r3, #24]
 80028f0:	f003 0304 	and.w	r3, r3, #4
 80028f4:	60bb      	str	r3, [r7, #8]
 80028f6:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 80028f8:	233e      	movs	r3, #62	; 0x3e
 80028fa:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80028fc:	2303      	movs	r3, #3
 80028fe:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002900:	f107 0310 	add.w	r3, r7, #16
 8002904:	4619      	mov	r1, r3
 8002906:	481d      	ldr	r0, [pc, #116]	; (800297c <HAL_ADC_MspInit+0xd4>)
 8002908:	f001 fa2a 	bl	8003d60 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800290c:	4b1c      	ldr	r3, [pc, #112]	; (8002980 <HAL_ADC_MspInit+0xd8>)
 800290e:	4a1d      	ldr	r2, [pc, #116]	; (8002984 <HAL_ADC_MspInit+0xdc>)
 8002910:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002912:	4b1b      	ldr	r3, [pc, #108]	; (8002980 <HAL_ADC_MspInit+0xd8>)
 8002914:	2200      	movs	r2, #0
 8002916:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002918:	4b19      	ldr	r3, [pc, #100]	; (8002980 <HAL_ADC_MspInit+0xd8>)
 800291a:	2200      	movs	r2, #0
 800291c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800291e:	4b18      	ldr	r3, [pc, #96]	; (8002980 <HAL_ADC_MspInit+0xd8>)
 8002920:	2280      	movs	r2, #128	; 0x80
 8002922:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002924:	4b16      	ldr	r3, [pc, #88]	; (8002980 <HAL_ADC_MspInit+0xd8>)
 8002926:	f44f 7280 	mov.w	r2, #256	; 0x100
 800292a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800292c:	4b14      	ldr	r3, [pc, #80]	; (8002980 <HAL_ADC_MspInit+0xd8>)
 800292e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002932:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002934:	4b12      	ldr	r3, [pc, #72]	; (8002980 <HAL_ADC_MspInit+0xd8>)
 8002936:	2220      	movs	r2, #32
 8002938:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800293a:	4b11      	ldr	r3, [pc, #68]	; (8002980 <HAL_ADC_MspInit+0xd8>)
 800293c:	2200      	movs	r2, #0
 800293e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002940:	480f      	ldr	r0, [pc, #60]	; (8002980 <HAL_ADC_MspInit+0xd8>)
 8002942:	f001 f81f 	bl	8003984 <HAL_DMA_Init>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 800294c:	f7ff fc0a 	bl	8002164 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	4a0b      	ldr	r2, [pc, #44]	; (8002980 <HAL_ADC_MspInit+0xd8>)
 8002954:	621a      	str	r2, [r3, #32]
 8002956:	4a0a      	ldr	r2, [pc, #40]	; (8002980 <HAL_ADC_MspInit+0xd8>)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800295c:	2200      	movs	r2, #0
 800295e:	2100      	movs	r1, #0
 8002960:	2012      	movs	r0, #18
 8002962:	f000 ffd8 	bl	8003916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002966:	2012      	movs	r0, #18
 8002968:	f000 fff1 	bl	800394e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800296c:	bf00      	nop
 800296e:	3720      	adds	r7, #32
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	40012400 	.word	0x40012400
 8002978:	40021000 	.word	0x40021000
 800297c:	40010800 	.word	0x40010800
 8002980:	200001b8 	.word	0x200001b8
 8002984:	40020008 	.word	0x40020008

08002988 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b08a      	sub	sp, #40	; 0x28
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002990:	f107 0318 	add.w	r3, r7, #24
 8002994:	2200      	movs	r2, #0
 8002996:	601a      	str	r2, [r3, #0]
 8002998:	605a      	str	r2, [r3, #4]
 800299a:	609a      	str	r2, [r3, #8]
 800299c:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a32      	ldr	r2, [pc, #200]	; (8002a6c <HAL_TIM_Base_MspInit+0xe4>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d12c      	bne.n	8002a02 <HAL_TIM_Base_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80029a8:	4b31      	ldr	r3, [pc, #196]	; (8002a70 <HAL_TIM_Base_MspInit+0xe8>)
 80029aa:	699b      	ldr	r3, [r3, #24]
 80029ac:	4a30      	ldr	r2, [pc, #192]	; (8002a70 <HAL_TIM_Base_MspInit+0xe8>)
 80029ae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80029b2:	6193      	str	r3, [r2, #24]
 80029b4:	4b2e      	ldr	r3, [pc, #184]	; (8002a70 <HAL_TIM_Base_MspInit+0xe8>)
 80029b6:	699b      	ldr	r3, [r3, #24]
 80029b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80029bc:	617b      	str	r3, [r7, #20]
 80029be:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 80029c0:	2200      	movs	r2, #0
 80029c2:	2100      	movs	r1, #0
 80029c4:	2018      	movs	r0, #24
 80029c6:	f000 ffa6 	bl	8003916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 80029ca:	2018      	movs	r0, #24
 80029cc:	f000 ffbf 	bl	800394e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80029d0:	2200      	movs	r2, #0
 80029d2:	2100      	movs	r1, #0
 80029d4:	2019      	movs	r0, #25
 80029d6:	f000 ff9e 	bl	8003916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80029da:	2019      	movs	r0, #25
 80029dc:	f000 ffb7 	bl	800394e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 80029e0:	2200      	movs	r2, #0
 80029e2:	2100      	movs	r1, #0
 80029e4:	201a      	movs	r0, #26
 80029e6:	f000 ff96 	bl	8003916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 80029ea:	201a      	movs	r0, #26
 80029ec:	f000 ffaf 	bl	800394e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80029f0:	2200      	movs	r2, #0
 80029f2:	2100      	movs	r1, #0
 80029f4:	201b      	movs	r0, #27
 80029f6:	f000 ff8e 	bl	8003916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80029fa:	201b      	movs	r0, #27
 80029fc:	f000 ffa7 	bl	800394e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002a00:	e030      	b.n	8002a64 <HAL_TIM_Base_MspInit+0xdc>
  else if(htim_base->Instance==TIM2)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a0a:	d12b      	bne.n	8002a64 <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a0c:	4b18      	ldr	r3, [pc, #96]	; (8002a70 <HAL_TIM_Base_MspInit+0xe8>)
 8002a0e:	69db      	ldr	r3, [r3, #28]
 8002a10:	4a17      	ldr	r2, [pc, #92]	; (8002a70 <HAL_TIM_Base_MspInit+0xe8>)
 8002a12:	f043 0301 	orr.w	r3, r3, #1
 8002a16:	61d3      	str	r3, [r2, #28]
 8002a18:	4b15      	ldr	r3, [pc, #84]	; (8002a70 <HAL_TIM_Base_MspInit+0xe8>)
 8002a1a:	69db      	ldr	r3, [r3, #28]
 8002a1c:	f003 0301 	and.w	r3, r3, #1
 8002a20:	613b      	str	r3, [r7, #16]
 8002a22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a24:	4b12      	ldr	r3, [pc, #72]	; (8002a70 <HAL_TIM_Base_MspInit+0xe8>)
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	4a11      	ldr	r2, [pc, #68]	; (8002a70 <HAL_TIM_Base_MspInit+0xe8>)
 8002a2a:	f043 0304 	orr.w	r3, r3, #4
 8002a2e:	6193      	str	r3, [r2, #24]
 8002a30:	4b0f      	ldr	r3, [pc, #60]	; (8002a70 <HAL_TIM_Base_MspInit+0xe8>)
 8002a32:	699b      	ldr	r3, [r3, #24]
 8002a34:	f003 0304 	and.w	r3, r3, #4
 8002a38:	60fb      	str	r3, [r7, #12]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a40:	2300      	movs	r3, #0
 8002a42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a44:	2300      	movs	r3, #0
 8002a46:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a48:	f107 0318 	add.w	r3, r7, #24
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	4809      	ldr	r0, [pc, #36]	; (8002a74 <HAL_TIM_Base_MspInit+0xec>)
 8002a50:	f001 f986 	bl	8003d60 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002a54:	2200      	movs	r2, #0
 8002a56:	2100      	movs	r1, #0
 8002a58:	201c      	movs	r0, #28
 8002a5a:	f000 ff5c 	bl	8003916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002a5e:	201c      	movs	r0, #28
 8002a60:	f000 ff75 	bl	800394e <HAL_NVIC_EnableIRQ>
}
 8002a64:	bf00      	nop
 8002a66:	3728      	adds	r7, #40	; 0x28
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	40012c00 	.word	0x40012c00
 8002a70:	40021000 	.word	0x40021000
 8002a74:	40010800 	.word	0x40010800

08002a78 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b08a      	sub	sp, #40	; 0x28
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a80:	f107 0318 	add.w	r3, r7, #24
 8002a84:	2200      	movs	r2, #0
 8002a86:	601a      	str	r2, [r3, #0]
 8002a88:	605a      	str	r2, [r3, #4]
 8002a8a:	609a      	str	r2, [r3, #8]
 8002a8c:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a32      	ldr	r2, [pc, #200]	; (8002b5c <HAL_TIM_Encoder_MspInit+0xe4>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d12c      	bne.n	8002af2 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a98:	4b31      	ldr	r3, [pc, #196]	; (8002b60 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002a9a:	69db      	ldr	r3, [r3, #28]
 8002a9c:	4a30      	ldr	r2, [pc, #192]	; (8002b60 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002a9e:	f043 0302 	orr.w	r3, r3, #2
 8002aa2:	61d3      	str	r3, [r2, #28]
 8002aa4:	4b2e      	ldr	r3, [pc, #184]	; (8002b60 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002aa6:	69db      	ldr	r3, [r3, #28]
 8002aa8:	f003 0302 	and.w	r3, r3, #2
 8002aac:	617b      	str	r3, [r7, #20]
 8002aae:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ab0:	4b2b      	ldr	r3, [pc, #172]	; (8002b60 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002ab2:	699b      	ldr	r3, [r3, #24]
 8002ab4:	4a2a      	ldr	r2, [pc, #168]	; (8002b60 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002ab6:	f043 0304 	orr.w	r3, r3, #4
 8002aba:	6193      	str	r3, [r2, #24]
 8002abc:	4b28      	ldr	r3, [pc, #160]	; (8002b60 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002abe:	699b      	ldr	r3, [r3, #24]
 8002ac0:	f003 0304 	and.w	r3, r3, #4
 8002ac4:	613b      	str	r3, [r7, #16]
 8002ac6:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ac8:	23c0      	movs	r3, #192	; 0xc0
 8002aca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002acc:	2300      	movs	r3, #0
 8002ace:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ad4:	f107 0318 	add.w	r3, r7, #24
 8002ad8:	4619      	mov	r1, r3
 8002ada:	4822      	ldr	r0, [pc, #136]	; (8002b64 <HAL_TIM_Encoder_MspInit+0xec>)
 8002adc:	f001 f940 	bl	8003d60 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	2100      	movs	r1, #0
 8002ae4:	201d      	movs	r0, #29
 8002ae6:	f000 ff16 	bl	8003916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002aea:	201d      	movs	r0, #29
 8002aec:	f000 ff2f 	bl	800394e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002af0:	e030      	b.n	8002b54 <HAL_TIM_Encoder_MspInit+0xdc>
  else if(htim_encoder->Instance==TIM4)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a1c      	ldr	r2, [pc, #112]	; (8002b68 <HAL_TIM_Encoder_MspInit+0xf0>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d12b      	bne.n	8002b54 <HAL_TIM_Encoder_MspInit+0xdc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002afc:	4b18      	ldr	r3, [pc, #96]	; (8002b60 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002afe:	69db      	ldr	r3, [r3, #28]
 8002b00:	4a17      	ldr	r2, [pc, #92]	; (8002b60 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002b02:	f043 0304 	orr.w	r3, r3, #4
 8002b06:	61d3      	str	r3, [r2, #28]
 8002b08:	4b15      	ldr	r3, [pc, #84]	; (8002b60 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002b0a:	69db      	ldr	r3, [r3, #28]
 8002b0c:	f003 0304 	and.w	r3, r3, #4
 8002b10:	60fb      	str	r3, [r7, #12]
 8002b12:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b14:	4b12      	ldr	r3, [pc, #72]	; (8002b60 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	4a11      	ldr	r2, [pc, #68]	; (8002b60 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002b1a:	f043 0308 	orr.w	r3, r3, #8
 8002b1e:	6193      	str	r3, [r2, #24]
 8002b20:	4b0f      	ldr	r3, [pc, #60]	; (8002b60 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002b22:	699b      	ldr	r3, [r3, #24]
 8002b24:	f003 0308 	and.w	r3, r3, #8
 8002b28:	60bb      	str	r3, [r7, #8]
 8002b2a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b2c:	23c0      	movs	r3, #192	; 0xc0
 8002b2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b30:	2300      	movs	r3, #0
 8002b32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b34:	2300      	movs	r3, #0
 8002b36:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b38:	f107 0318 	add.w	r3, r7, #24
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	480b      	ldr	r0, [pc, #44]	; (8002b6c <HAL_TIM_Encoder_MspInit+0xf4>)
 8002b40:	f001 f90e 	bl	8003d60 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002b44:	2200      	movs	r2, #0
 8002b46:	2100      	movs	r1, #0
 8002b48:	201e      	movs	r0, #30
 8002b4a:	f000 fee4 	bl	8003916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002b4e:	201e      	movs	r0, #30
 8002b50:	f000 fefd 	bl	800394e <HAL_NVIC_EnableIRQ>
}
 8002b54:	bf00      	nop
 8002b56:	3728      	adds	r7, #40	; 0x28
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	40000400 	.word	0x40000400
 8002b60:	40021000 	.word	0x40021000
 8002b64:	40010800 	.word	0x40010800
 8002b68:	40000800 	.word	0x40000800
 8002b6c:	40010c00 	.word	0x40010c00

08002b70 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b088      	sub	sp, #32
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b78:	f107 0310 	add.w	r3, r7, #16
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	601a      	str	r2, [r3, #0]
 8002b80:	605a      	str	r2, [r3, #4]
 8002b82:	609a      	str	r2, [r3, #8]
 8002b84:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a10      	ldr	r2, [pc, #64]	; (8002bcc <HAL_TIM_MspPostInit+0x5c>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d118      	bne.n	8002bc2 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b90:	4b0f      	ldr	r3, [pc, #60]	; (8002bd0 <HAL_TIM_MspPostInit+0x60>)
 8002b92:	699b      	ldr	r3, [r3, #24]
 8002b94:	4a0e      	ldr	r2, [pc, #56]	; (8002bd0 <HAL_TIM_MspPostInit+0x60>)
 8002b96:	f043 0304 	orr.w	r3, r3, #4
 8002b9a:	6193      	str	r3, [r2, #24]
 8002b9c:	4b0c      	ldr	r3, [pc, #48]	; (8002bd0 <HAL_TIM_MspPostInit+0x60>)
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	f003 0304 	and.w	r3, r3, #4
 8002ba4:	60fb      	str	r3, [r7, #12]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002ba8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002bac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bae:	2302      	movs	r3, #2
 8002bb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb2:	2302      	movs	r3, #2
 8002bb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb6:	f107 0310 	add.w	r3, r7, #16
 8002bba:	4619      	mov	r1, r3
 8002bbc:	4805      	ldr	r0, [pc, #20]	; (8002bd4 <HAL_TIM_MspPostInit+0x64>)
 8002bbe:	f001 f8cf 	bl	8003d60 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002bc2:	bf00      	nop
 8002bc4:	3720      	adds	r7, #32
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	40012c00 	.word	0x40012c00
 8002bd0:	40021000 	.word	0x40021000
 8002bd4:	40010800 	.word	0x40010800

08002bd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002bdc:	e7fe      	b.n	8002bdc <NMI_Handler+0x4>

08002bde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bde:	b480      	push	{r7}
 8002be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002be2:	e7fe      	b.n	8002be2 <HardFault_Handler+0x4>

08002be4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002be8:	e7fe      	b.n	8002be8 <MemManage_Handler+0x4>

08002bea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bea:	b480      	push	{r7}
 8002bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bee:	e7fe      	b.n	8002bee <BusFault_Handler+0x4>

08002bf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bf4:	e7fe      	b.n	8002bf4 <UsageFault_Handler+0x4>

08002bf6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002bf6:	b480      	push	{r7}
 8002bf8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bfa:	bf00      	nop
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bc80      	pop	{r7}
 8002c00:	4770      	bx	lr

08002c02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c02:	b480      	push	{r7}
 8002c04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c06:	bf00      	nop
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bc80      	pop	{r7}
 8002c0c:	4770      	bx	lr

08002c0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c0e:	b480      	push	{r7}
 8002c10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c12:	bf00      	nop
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bc80      	pop	{r7}
 8002c18:	4770      	bx	lr

08002c1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c1e:	f000 f8eb 	bl	8002df8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c22:	bf00      	nop
 8002c24:	bd80      	pop	{r7, pc}
	...

08002c28 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002c2c:	4802      	ldr	r0, [pc, #8]	; (8002c38 <DMA1_Channel1_IRQHandler+0x10>)
 8002c2e:	f000 ff63 	bl	8003af8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002c32:	bf00      	nop
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	200001b8 	.word	0x200001b8

08002c3c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002c40:	4802      	ldr	r0, [pc, #8]	; (8002c4c <ADC1_2_IRQHandler+0x10>)
 8002c42:	f000 faab 	bl	800319c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002c46:	bf00      	nop
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	20000188 	.word	0x20000188

08002c50 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c54:	4802      	ldr	r0, [pc, #8]	; (8002c60 <TIM1_BRK_IRQHandler+0x10>)
 8002c56:	f002 fb1d 	bl	8005294 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8002c5a:	bf00      	nop
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	200001fc 	.word	0x200001fc

08002c64 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c68:	4802      	ldr	r0, [pc, #8]	; (8002c74 <TIM1_UP_IRQHandler+0x10>)
 8002c6a:	f002 fb13 	bl	8005294 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002c6e:	bf00      	nop
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	200001fc 	.word	0x200001fc

08002c78 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c7c:	4802      	ldr	r0, [pc, #8]	; (8002c88 <TIM1_TRG_COM_IRQHandler+0x10>)
 8002c7e:	f002 fb09 	bl	8005294 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8002c82:	bf00      	nop
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	200001fc 	.word	0x200001fc

08002c8c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002c90:	4802      	ldr	r0, [pc, #8]	; (8002c9c <TIM1_CC_IRQHandler+0x10>)
 8002c92:	f002 faff 	bl	8005294 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002c96:	bf00      	nop
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	200001fc 	.word	0x200001fc

08002ca0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002ca4:	4802      	ldr	r0, [pc, #8]	; (8002cb0 <TIM2_IRQHandler+0x10>)
 8002ca6:	f002 faf5 	bl	8005294 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002caa:	bf00      	nop
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	20000244 	.word	0x20000244

08002cb4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002cb8:	4802      	ldr	r0, [pc, #8]	; (8002cc4 <TIM3_IRQHandler+0x10>)
 8002cba:	f002 faeb 	bl	8005294 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002cbe:	bf00      	nop
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	2000028c 	.word	0x2000028c

08002cc8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002ccc:	4802      	ldr	r0, [pc, #8]	; (8002cd8 <TIM4_IRQHandler+0x10>)
 8002cce:	f002 fae1 	bl	8005294 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002cd2:	bf00      	nop
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	200002d4 	.word	0x200002d4

08002cdc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ce0:	bf00      	nop
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bc80      	pop	{r7}
 8002ce6:	4770      	bx	lr

08002ce8 <utils_radPerSecToRPM>:
#include "utils.h"


float utils_radPerSecToRPM(float omega){
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
	return omega * (60 / (2 * PI));
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f7fd fb91 	bl	8000418 <__aeabi_f2d>
 8002cf6:	a308      	add	r3, pc, #32	; (adr r3, 8002d18 <utils_radPerSecToRPM+0x30>)
 8002cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cfc:	f7fd fbe4 	bl	80004c8 <__aeabi_dmul>
 8002d00:	4602      	mov	r2, r0
 8002d02:	460b      	mov	r3, r1
 8002d04:	4610      	mov	r0, r2
 8002d06:	4619      	mov	r1, r3
 8002d08:	f7fd fea0 	bl	8000a4c <__aeabi_d2f>
 8002d0c:	4603      	mov	r3, r0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	513ec9b0 	.word	0x513ec9b0
 8002d1c:	40231962 	.word	0x40231962

08002d20 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d20:	f7ff ffdc 	bl	8002cdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d24:	480b      	ldr	r0, [pc, #44]	; (8002d54 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002d26:	490c      	ldr	r1, [pc, #48]	; (8002d58 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002d28:	4a0c      	ldr	r2, [pc, #48]	; (8002d5c <LoopFillZerobss+0x16>)
  movs r3, #0
 8002d2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d2c:	e002      	b.n	8002d34 <LoopCopyDataInit>

08002d2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d32:	3304      	adds	r3, #4

08002d34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d38:	d3f9      	bcc.n	8002d2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d3a:	4a09      	ldr	r2, [pc, #36]	; (8002d60 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002d3c:	4c09      	ldr	r4, [pc, #36]	; (8002d64 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d40:	e001      	b.n	8002d46 <LoopFillZerobss>

08002d42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d44:	3204      	adds	r2, #4

08002d46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d48:	d3fb      	bcc.n	8002d42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d4a:	f004 fc6f 	bl	800762c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d4e:	f7fe fe73 	bl	8001a38 <main>
  bx lr
 8002d52:	4770      	bx	lr
  ldr r0, =_sdata
 8002d54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d58:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 8002d5c:	080078e8 	.word	0x080078e8
  ldr r2, =_sbss
 8002d60:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 8002d64:	2000038c 	.word	0x2000038c

08002d68 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d68:	e7fe      	b.n	8002d68 <CAN1_RX1_IRQHandler>
	...

08002d6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d70:	4b08      	ldr	r3, [pc, #32]	; (8002d94 <HAL_Init+0x28>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a07      	ldr	r2, [pc, #28]	; (8002d94 <HAL_Init+0x28>)
 8002d76:	f043 0310 	orr.w	r3, r3, #16
 8002d7a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d7c:	2003      	movs	r0, #3
 8002d7e:	f000 fdbf 	bl	8003900 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d82:	200f      	movs	r0, #15
 8002d84:	f000 f808 	bl	8002d98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d88:	f7ff fd5c 	bl	8002844 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	40022000 	.word	0x40022000

08002d98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002da0:	4b12      	ldr	r3, [pc, #72]	; (8002dec <HAL_InitTick+0x54>)
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	4b12      	ldr	r3, [pc, #72]	; (8002df0 <HAL_InitTick+0x58>)
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	4619      	mov	r1, r3
 8002daa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dae:	fbb3 f3f1 	udiv	r3, r3, r1
 8002db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002db6:	4618      	mov	r0, r3
 8002db8:	f000 fdd7 	bl	800396a <HAL_SYSTICK_Config>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e00e      	b.n	8002de4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2b0f      	cmp	r3, #15
 8002dca:	d80a      	bhi.n	8002de2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002dcc:	2200      	movs	r2, #0
 8002dce:	6879      	ldr	r1, [r7, #4]
 8002dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8002dd4:	f000 fd9f 	bl	8003916 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002dd8:	4a06      	ldr	r2, [pc, #24]	; (8002df4 <HAL_InitTick+0x5c>)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002dde:	2300      	movs	r3, #0
 8002de0:	e000      	b.n	8002de4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	3708      	adds	r7, #8
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	2000015c 	.word	0x2000015c
 8002df0:	20000164 	.word	0x20000164
 8002df4:	20000160 	.word	0x20000160

08002df8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002dfc:	4b05      	ldr	r3, [pc, #20]	; (8002e14 <HAL_IncTick+0x1c>)
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	461a      	mov	r2, r3
 8002e02:	4b05      	ldr	r3, [pc, #20]	; (8002e18 <HAL_IncTick+0x20>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4413      	add	r3, r2
 8002e08:	4a03      	ldr	r2, [pc, #12]	; (8002e18 <HAL_IncTick+0x20>)
 8002e0a:	6013      	str	r3, [r2, #0]
}
 8002e0c:	bf00      	nop
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bc80      	pop	{r7}
 8002e12:	4770      	bx	lr
 8002e14:	20000164 	.word	0x20000164
 8002e18:	20000388 	.word	0x20000388

08002e1c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e20:	4b02      	ldr	r3, [pc, #8]	; (8002e2c <HAL_GetTick+0x10>)
 8002e22:	681b      	ldr	r3, [r3, #0]
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bc80      	pop	{r7}
 8002e2a:	4770      	bx	lr
 8002e2c:	20000388 	.word	0x20000388

08002e30 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002e40:	2300      	movs	r3, #0
 8002e42:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002e44:	2300      	movs	r3, #0
 8002e46:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d101      	bne.n	8002e52 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e0be      	b.n	8002fd0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d109      	bne.n	8002e74 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f7ff fd1a 	bl	80028a8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f000 fbc7 	bl	8003608 <ADC_ConversionStop_Disable>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e82:	f003 0310 	and.w	r3, r3, #16
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	f040 8099 	bne.w	8002fbe <HAL_ADC_Init+0x18e>
 8002e8c:	7dfb      	ldrb	r3, [r7, #23]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	f040 8095 	bne.w	8002fbe <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e98:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e9c:	f023 0302 	bic.w	r3, r3, #2
 8002ea0:	f043 0202 	orr.w	r2, r3, #2
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002eb0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	7b1b      	ldrb	r3, [r3, #12]
 8002eb6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002eb8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002eba:	68ba      	ldr	r2, [r7, #8]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ec8:	d003      	beq.n	8002ed2 <HAL_ADC_Init+0xa2>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d102      	bne.n	8002ed8 <HAL_ADC_Init+0xa8>
 8002ed2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ed6:	e000      	b.n	8002eda <HAL_ADC_Init+0xaa>
 8002ed8:	2300      	movs	r3, #0
 8002eda:	693a      	ldr	r2, [r7, #16]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	7d1b      	ldrb	r3, [r3, #20]
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	d119      	bne.n	8002f1c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	7b1b      	ldrb	r3, [r3, #12]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d109      	bne.n	8002f04 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	699b      	ldr	r3, [r3, #24]
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	035a      	lsls	r2, r3, #13
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f00:	613b      	str	r3, [r7, #16]
 8002f02:	e00b      	b.n	8002f1c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f08:	f043 0220 	orr.w	r2, r3, #32
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f14:	f043 0201 	orr.w	r2, r3, #1
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	693a      	ldr	r2, [r7, #16]
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	689a      	ldr	r2, [r3, #8]
 8002f36:	4b28      	ldr	r3, [pc, #160]	; (8002fd8 <HAL_ADC_Init+0x1a8>)
 8002f38:	4013      	ands	r3, r2
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	6812      	ldr	r2, [r2, #0]
 8002f3e:	68b9      	ldr	r1, [r7, #8]
 8002f40:	430b      	orrs	r3, r1
 8002f42:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f4c:	d003      	beq.n	8002f56 <HAL_ADC_Init+0x126>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d104      	bne.n	8002f60 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	691b      	ldr	r3, [r3, #16]
 8002f5a:	3b01      	subs	r3, #1
 8002f5c:	051b      	lsls	r3, r3, #20
 8002f5e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f66:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	68fa      	ldr	r2, [r7, #12]
 8002f70:	430a      	orrs	r2, r1
 8002f72:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	689a      	ldr	r2, [r3, #8]
 8002f7a:	4b18      	ldr	r3, [pc, #96]	; (8002fdc <HAL_ADC_Init+0x1ac>)
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	68ba      	ldr	r2, [r7, #8]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d10b      	bne.n	8002f9c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2200      	movs	r2, #0
 8002f88:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f8e:	f023 0303 	bic.w	r3, r3, #3
 8002f92:	f043 0201 	orr.w	r2, r3, #1
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002f9a:	e018      	b.n	8002fce <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa0:	f023 0312 	bic.w	r3, r3, #18
 8002fa4:	f043 0210 	orr.w	r2, r3, #16
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb0:	f043 0201 	orr.w	r2, r3, #1
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002fbc:	e007      	b.n	8002fce <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc2:	f043 0210 	orr.w	r2, r3, #16
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002fce:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3718      	adds	r7, #24
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	ffe1f7fd 	.word	0xffe1f7fd
 8002fdc:	ff1f0efe 	.word	0xff1f0efe

08002fe0 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b086      	sub	sp, #24
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fec:	2300      	movs	r3, #0
 8002fee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a64      	ldr	r2, [pc, #400]	; (8003188 <HAL_ADC_Start_DMA+0x1a8>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d004      	beq.n	8003004 <HAL_ADC_Start_DMA+0x24>
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a63      	ldr	r2, [pc, #396]	; (800318c <HAL_ADC_Start_DMA+0x1ac>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d106      	bne.n	8003012 <HAL_ADC_Start_DMA+0x32>
 8003004:	4b60      	ldr	r3, [pc, #384]	; (8003188 <HAL_ADC_Start_DMA+0x1a8>)
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800300c:	2b00      	cmp	r3, #0
 800300e:	f040 80b3 	bne.w	8003178 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003018:	2b01      	cmp	r3, #1
 800301a:	d101      	bne.n	8003020 <HAL_ADC_Start_DMA+0x40>
 800301c:	2302      	movs	r3, #2
 800301e:	e0ae      	b.n	800317e <HAL_ADC_Start_DMA+0x19e>
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f000 fa93 	bl	8003554 <ADC_Enable>
 800302e:	4603      	mov	r3, r0
 8003030:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003032:	7dfb      	ldrb	r3, [r7, #23]
 8003034:	2b00      	cmp	r3, #0
 8003036:	f040 809a 	bne.w	800316e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800303e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003042:	f023 0301 	bic.w	r3, r3, #1
 8003046:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a4e      	ldr	r2, [pc, #312]	; (800318c <HAL_ADC_Start_DMA+0x1ac>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d105      	bne.n	8003064 <HAL_ADC_Start_DMA+0x84>
 8003058:	4b4b      	ldr	r3, [pc, #300]	; (8003188 <HAL_ADC_Start_DMA+0x1a8>)
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d115      	bne.n	8003090 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003068:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800307a:	2b00      	cmp	r3, #0
 800307c:	d026      	beq.n	80030cc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003082:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003086:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800308e:	e01d      	b.n	80030cc <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003094:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a39      	ldr	r2, [pc, #228]	; (8003188 <HAL_ADC_Start_DMA+0x1a8>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d004      	beq.n	80030b0 <HAL_ADC_Start_DMA+0xd0>
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a38      	ldr	r2, [pc, #224]	; (800318c <HAL_ADC_Start_DMA+0x1ac>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d10d      	bne.n	80030cc <HAL_ADC_Start_DMA+0xec>
 80030b0:	4b35      	ldr	r3, [pc, #212]	; (8003188 <HAL_ADC_Start_DMA+0x1a8>)
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d007      	beq.n	80030cc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030c0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030c4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d006      	beq.n	80030e6 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030dc:	f023 0206 	bic.w	r2, r3, #6
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80030e4:	e002      	b.n	80030ec <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2200      	movs	r2, #0
 80030ea:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6a1b      	ldr	r3, [r3, #32]
 80030f8:	4a25      	ldr	r2, [pc, #148]	; (8003190 <HAL_ADC_Start_DMA+0x1b0>)
 80030fa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6a1b      	ldr	r3, [r3, #32]
 8003100:	4a24      	ldr	r2, [pc, #144]	; (8003194 <HAL_ADC_Start_DMA+0x1b4>)
 8003102:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6a1b      	ldr	r3, [r3, #32]
 8003108:	4a23      	ldr	r2, [pc, #140]	; (8003198 <HAL_ADC_Start_DMA+0x1b8>)
 800310a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f06f 0202 	mvn.w	r2, #2
 8003114:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689a      	ldr	r2, [r3, #8]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003124:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6a18      	ldr	r0, [r3, #32]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	334c      	adds	r3, #76	; 0x4c
 8003130:	4619      	mov	r1, r3
 8003132:	68ba      	ldr	r2, [r7, #8]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f000 fc7f 	bl	8003a38 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003144:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003148:	d108      	bne.n	800315c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	689a      	ldr	r2, [r3, #8]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003158:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800315a:	e00f      	b.n	800317c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	689a      	ldr	r2, [r3, #8]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800316a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800316c:	e006      	b.n	800317c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8003176:	e001      	b.n	800317c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800317c:	7dfb      	ldrb	r3, [r7, #23]
}
 800317e:	4618      	mov	r0, r3
 8003180:	3718      	adds	r7, #24
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	40012400 	.word	0x40012400
 800318c:	40012800 	.word	0x40012800
 8003190:	0800368b 	.word	0x0800368b
 8003194:	08003707 	.word	0x08003707
 8003198:	08003723 	.word	0x08003723

0800319c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	f003 0320 	and.w	r3, r3, #32
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d03e      	beq.n	800323c <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	f003 0302 	and.w	r3, r3, #2
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d039      	beq.n	800323c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031cc:	f003 0310 	and.w	r3, r3, #16
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d105      	bne.n	80031e0 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031d8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80031ea:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80031ee:	d11d      	bne.n	800322c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d119      	bne.n	800322c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	685a      	ldr	r2, [r3, #4]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f022 0220 	bic.w	r2, r2, #32
 8003206:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800320c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003218:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d105      	bne.n	800322c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003224:	f043 0201 	orr.w	r2, r3, #1
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800322c:	6878      	ldr	r0, [r7, #4]
 800322e:	f000 f874 	bl	800331a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f06f 0212 	mvn.w	r2, #18
 800323a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003242:	2b00      	cmp	r3, #0
 8003244:	d04d      	beq.n	80032e2 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f003 0304 	and.w	r3, r3, #4
 800324c:	2b00      	cmp	r3, #0
 800324e:	d048      	beq.n	80032e2 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003254:	f003 0310 	and.w	r3, r3, #16
 8003258:	2b00      	cmp	r3, #0
 800325a:	d105      	bne.n	8003268 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003260:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8003272:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003276:	d012      	beq.n	800329e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003282:	2b00      	cmp	r3, #0
 8003284:	d125      	bne.n	80032d2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003290:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003294:	d11d      	bne.n	80032d2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800329a:	2b00      	cmp	r3, #0
 800329c:	d119      	bne.n	80032d2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	685a      	ldr	r2, [r3, #4]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032ac:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d105      	bne.n	80032d2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ca:	f043 0201 	orr.w	r2, r3, #1
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 fa3f 	bl	8003756 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f06f 020c 	mvn.w	r2, #12
 80032e0:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d012      	beq.n	8003312 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f003 0301 	and.w	r3, r3, #1
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00d      	beq.n	8003312 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032fa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 f81b 	bl	800333e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f06f 0201 	mvn.w	r2, #1
 8003310:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003312:	bf00      	nop
 8003314:	3710      	adds	r7, #16
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}

0800331a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800331a:	b480      	push	{r7}
 800331c:	b083      	sub	sp, #12
 800331e:	af00      	add	r7, sp, #0
 8003320:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003322:	bf00      	nop
 8003324:	370c      	adds	r7, #12
 8003326:	46bd      	mov	sp, r7
 8003328:	bc80      	pop	{r7}
 800332a:	4770      	bx	lr

0800332c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003334:	bf00      	nop
 8003336:	370c      	adds	r7, #12
 8003338:	46bd      	mov	sp, r7
 800333a:	bc80      	pop	{r7}
 800333c:	4770      	bx	lr

0800333e <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800333e:	b480      	push	{r7}
 8003340:	b083      	sub	sp, #12
 8003342:	af00      	add	r7, sp, #0
 8003344:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003346:	bf00      	nop
 8003348:	370c      	adds	r7, #12
 800334a:	46bd      	mov	sp, r7
 800334c:	bc80      	pop	{r7}
 800334e:	4770      	bx	lr

08003350 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003350:	b480      	push	{r7}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003358:	bf00      	nop
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	bc80      	pop	{r7}
 8003360:	4770      	bx	lr
	...

08003364 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003364:	b480      	push	{r7}
 8003366:	b085      	sub	sp, #20
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800336e:	2300      	movs	r3, #0
 8003370:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003372:	2300      	movs	r3, #0
 8003374:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800337c:	2b01      	cmp	r3, #1
 800337e:	d101      	bne.n	8003384 <HAL_ADC_ConfigChannel+0x20>
 8003380:	2302      	movs	r3, #2
 8003382:	e0dc      	b.n	800353e <HAL_ADC_ConfigChannel+0x1da>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	2b06      	cmp	r3, #6
 8003392:	d81c      	bhi.n	80033ce <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	685a      	ldr	r2, [r3, #4]
 800339e:	4613      	mov	r3, r2
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	4413      	add	r3, r2
 80033a4:	3b05      	subs	r3, #5
 80033a6:	221f      	movs	r2, #31
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	43db      	mvns	r3, r3
 80033ae:	4019      	ands	r1, r3
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	6818      	ldr	r0, [r3, #0]
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	685a      	ldr	r2, [r3, #4]
 80033b8:	4613      	mov	r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	4413      	add	r3, r2
 80033be:	3b05      	subs	r3, #5
 80033c0:	fa00 f203 	lsl.w	r2, r0, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	430a      	orrs	r2, r1
 80033ca:	635a      	str	r2, [r3, #52]	; 0x34
 80033cc:	e03c      	b.n	8003448 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	2b0c      	cmp	r3, #12
 80033d4:	d81c      	bhi.n	8003410 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	685a      	ldr	r2, [r3, #4]
 80033e0:	4613      	mov	r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	4413      	add	r3, r2
 80033e6:	3b23      	subs	r3, #35	; 0x23
 80033e8:	221f      	movs	r2, #31
 80033ea:	fa02 f303 	lsl.w	r3, r2, r3
 80033ee:	43db      	mvns	r3, r3
 80033f0:	4019      	ands	r1, r3
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	6818      	ldr	r0, [r3, #0]
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	685a      	ldr	r2, [r3, #4]
 80033fa:	4613      	mov	r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	4413      	add	r3, r2
 8003400:	3b23      	subs	r3, #35	; 0x23
 8003402:	fa00 f203 	lsl.w	r2, r0, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	430a      	orrs	r2, r1
 800340c:	631a      	str	r2, [r3, #48]	; 0x30
 800340e:	e01b      	b.n	8003448 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	685a      	ldr	r2, [r3, #4]
 800341a:	4613      	mov	r3, r2
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	4413      	add	r3, r2
 8003420:	3b41      	subs	r3, #65	; 0x41
 8003422:	221f      	movs	r2, #31
 8003424:	fa02 f303 	lsl.w	r3, r2, r3
 8003428:	43db      	mvns	r3, r3
 800342a:	4019      	ands	r1, r3
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	6818      	ldr	r0, [r3, #0]
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	4613      	mov	r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	4413      	add	r3, r2
 800343a:	3b41      	subs	r3, #65	; 0x41
 800343c:	fa00 f203 	lsl.w	r2, r0, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	430a      	orrs	r2, r1
 8003446:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	2b09      	cmp	r3, #9
 800344e:	d91c      	bls.n	800348a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68d9      	ldr	r1, [r3, #12]
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	4613      	mov	r3, r2
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	4413      	add	r3, r2
 8003460:	3b1e      	subs	r3, #30
 8003462:	2207      	movs	r2, #7
 8003464:	fa02 f303 	lsl.w	r3, r2, r3
 8003468:	43db      	mvns	r3, r3
 800346a:	4019      	ands	r1, r3
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	6898      	ldr	r0, [r3, #8]
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	4613      	mov	r3, r2
 8003476:	005b      	lsls	r3, r3, #1
 8003478:	4413      	add	r3, r2
 800347a:	3b1e      	subs	r3, #30
 800347c:	fa00 f203 	lsl.w	r2, r0, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	430a      	orrs	r2, r1
 8003486:	60da      	str	r2, [r3, #12]
 8003488:	e019      	b.n	80034be <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	6919      	ldr	r1, [r3, #16]
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	4613      	mov	r3, r2
 8003496:	005b      	lsls	r3, r3, #1
 8003498:	4413      	add	r3, r2
 800349a:	2207      	movs	r2, #7
 800349c:	fa02 f303 	lsl.w	r3, r2, r3
 80034a0:	43db      	mvns	r3, r3
 80034a2:	4019      	ands	r1, r3
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	6898      	ldr	r0, [r3, #8]
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	4613      	mov	r3, r2
 80034ae:	005b      	lsls	r3, r3, #1
 80034b0:	4413      	add	r3, r2
 80034b2:	fa00 f203 	lsl.w	r2, r0, r3
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	430a      	orrs	r2, r1
 80034bc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2b10      	cmp	r3, #16
 80034c4:	d003      	beq.n	80034ce <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80034ca:	2b11      	cmp	r3, #17
 80034cc:	d132      	bne.n	8003534 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a1d      	ldr	r2, [pc, #116]	; (8003548 <HAL_ADC_ConfigChannel+0x1e4>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d125      	bne.n	8003524 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d126      	bne.n	8003534 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	689a      	ldr	r2, [r3, #8]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80034f4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2b10      	cmp	r3, #16
 80034fc:	d11a      	bne.n	8003534 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034fe:	4b13      	ldr	r3, [pc, #76]	; (800354c <HAL_ADC_ConfigChannel+0x1e8>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a13      	ldr	r2, [pc, #76]	; (8003550 <HAL_ADC_ConfigChannel+0x1ec>)
 8003504:	fba2 2303 	umull	r2, r3, r2, r3
 8003508:	0c9a      	lsrs	r2, r3, #18
 800350a:	4613      	mov	r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	4413      	add	r3, r2
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003514:	e002      	b.n	800351c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	3b01      	subs	r3, #1
 800351a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d1f9      	bne.n	8003516 <HAL_ADC_ConfigChannel+0x1b2>
 8003522:	e007      	b.n	8003534 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003528:	f043 0220 	orr.w	r2, r3, #32
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800353c:	7bfb      	ldrb	r3, [r7, #15]
}
 800353e:	4618      	mov	r0, r3
 8003540:	3714      	adds	r7, #20
 8003542:	46bd      	mov	sp, r7
 8003544:	bc80      	pop	{r7}
 8003546:	4770      	bx	lr
 8003548:	40012400 	.word	0x40012400
 800354c:	2000015c 	.word	0x2000015c
 8003550:	431bde83 	.word	0x431bde83

08003554 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800355c:	2300      	movs	r3, #0
 800355e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003560:	2300      	movs	r3, #0
 8003562:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	2b01      	cmp	r3, #1
 8003570:	d040      	beq.n	80035f4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	689a      	ldr	r2, [r3, #8]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f042 0201 	orr.w	r2, r2, #1
 8003580:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003582:	4b1f      	ldr	r3, [pc, #124]	; (8003600 <ADC_Enable+0xac>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a1f      	ldr	r2, [pc, #124]	; (8003604 <ADC_Enable+0xb0>)
 8003588:	fba2 2303 	umull	r2, r3, r2, r3
 800358c:	0c9b      	lsrs	r3, r3, #18
 800358e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003590:	e002      	b.n	8003598 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	3b01      	subs	r3, #1
 8003596:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1f9      	bne.n	8003592 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800359e:	f7ff fc3d 	bl	8002e1c <HAL_GetTick>
 80035a2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80035a4:	e01f      	b.n	80035e6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035a6:	f7ff fc39 	bl	8002e1c <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	2b02      	cmp	r3, #2
 80035b2:	d918      	bls.n	80035e6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	f003 0301 	and.w	r3, r3, #1
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d011      	beq.n	80035e6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c6:	f043 0210 	orr.w	r2, r3, #16
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d2:	f043 0201 	orr.w	r2, r3, #1
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e007      	b.n	80035f6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	f003 0301 	and.w	r3, r3, #1
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d1d8      	bne.n	80035a6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3710      	adds	r7, #16
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	2000015c 	.word	0x2000015c
 8003604:	431bde83 	.word	0x431bde83

08003608 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003610:	2300      	movs	r3, #0
 8003612:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f003 0301 	and.w	r3, r3, #1
 800361e:	2b01      	cmp	r3, #1
 8003620:	d12e      	bne.n	8003680 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f022 0201 	bic.w	r2, r2, #1
 8003630:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003632:	f7ff fbf3 	bl	8002e1c <HAL_GetTick>
 8003636:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003638:	e01b      	b.n	8003672 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800363a:	f7ff fbef 	bl	8002e1c <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	2b02      	cmp	r3, #2
 8003646:	d914      	bls.n	8003672 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	f003 0301 	and.w	r3, r3, #1
 8003652:	2b01      	cmp	r3, #1
 8003654:	d10d      	bne.n	8003672 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800365a:	f043 0210 	orr.w	r2, r3, #16
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003666:	f043 0201 	orr.w	r2, r3, #1
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	e007      	b.n	8003682 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	2b01      	cmp	r3, #1
 800367e:	d0dc      	beq.n	800363a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003680:	2300      	movs	r3, #0
}
 8003682:	4618      	mov	r0, r3
 8003684:	3710      	adds	r7, #16
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}

0800368a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800368a:	b580      	push	{r7, lr}
 800368c:	b084      	sub	sp, #16
 800368e:	af00      	add	r7, sp, #0
 8003690:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003696:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800369c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d127      	bne.n	80036f4 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80036ba:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80036be:	d115      	bne.n	80036ec <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d111      	bne.n	80036ec <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036cc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d105      	bne.n	80036ec <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036e4:	f043 0201 	orr.w	r2, r3, #1
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80036ec:	68f8      	ldr	r0, [r7, #12]
 80036ee:	f7ff fe14 	bl	800331a <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80036f2:	e004      	b.n	80036fe <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6a1b      	ldr	r3, [r3, #32]
 80036f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	4798      	blx	r3
}
 80036fe:	bf00      	nop
 8003700:	3710      	adds	r7, #16
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}

08003706 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003706:	b580      	push	{r7, lr}
 8003708:	b084      	sub	sp, #16
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003712:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003714:	68f8      	ldr	r0, [r7, #12]
 8003716:	f7ff fe09 	bl	800332c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800371a:	bf00      	nop
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003722:	b580      	push	{r7, lr}
 8003724:	b084      	sub	sp, #16
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800372e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003734:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003740:	f043 0204 	orr.w	r2, r3, #4
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003748:	68f8      	ldr	r0, [r7, #12]
 800374a:	f7ff fe01 	bl	8003350 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800374e:	bf00      	nop
 8003750:	3710      	adds	r7, #16
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}

08003756 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003756:	b480      	push	{r7}
 8003758:	b083      	sub	sp, #12
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800375e:	bf00      	nop
 8003760:	370c      	adds	r7, #12
 8003762:	46bd      	mov	sp, r7
 8003764:	bc80      	pop	{r7}
 8003766:	4770      	bx	lr

08003768 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003768:	b480      	push	{r7}
 800376a:	b085      	sub	sp, #20
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f003 0307 	and.w	r3, r3, #7
 8003776:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003778:	4b0c      	ldr	r3, [pc, #48]	; (80037ac <__NVIC_SetPriorityGrouping+0x44>)
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800377e:	68ba      	ldr	r2, [r7, #8]
 8003780:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003784:	4013      	ands	r3, r2
 8003786:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003790:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003794:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003798:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800379a:	4a04      	ldr	r2, [pc, #16]	; (80037ac <__NVIC_SetPriorityGrouping+0x44>)
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	60d3      	str	r3, [r2, #12]
}
 80037a0:	bf00      	nop
 80037a2:	3714      	adds	r7, #20
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bc80      	pop	{r7}
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	e000ed00 	.word	0xe000ed00

080037b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037b4:	4b04      	ldr	r3, [pc, #16]	; (80037c8 <__NVIC_GetPriorityGrouping+0x18>)
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	0a1b      	lsrs	r3, r3, #8
 80037ba:	f003 0307 	and.w	r3, r3, #7
}
 80037be:	4618      	mov	r0, r3
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bc80      	pop	{r7}
 80037c4:	4770      	bx	lr
 80037c6:	bf00      	nop
 80037c8:	e000ed00 	.word	0xe000ed00

080037cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	4603      	mov	r3, r0
 80037d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	db0b      	blt.n	80037f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037de:	79fb      	ldrb	r3, [r7, #7]
 80037e0:	f003 021f 	and.w	r2, r3, #31
 80037e4:	4906      	ldr	r1, [pc, #24]	; (8003800 <__NVIC_EnableIRQ+0x34>)
 80037e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ea:	095b      	lsrs	r3, r3, #5
 80037ec:	2001      	movs	r0, #1
 80037ee:	fa00 f202 	lsl.w	r2, r0, r2
 80037f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037f6:	bf00      	nop
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bc80      	pop	{r7}
 80037fe:	4770      	bx	lr
 8003800:	e000e100 	.word	0xe000e100

08003804 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	4603      	mov	r3, r0
 800380c:	6039      	str	r1, [r7, #0]
 800380e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003814:	2b00      	cmp	r3, #0
 8003816:	db0a      	blt.n	800382e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	b2da      	uxtb	r2, r3
 800381c:	490c      	ldr	r1, [pc, #48]	; (8003850 <__NVIC_SetPriority+0x4c>)
 800381e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003822:	0112      	lsls	r2, r2, #4
 8003824:	b2d2      	uxtb	r2, r2
 8003826:	440b      	add	r3, r1
 8003828:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800382c:	e00a      	b.n	8003844 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	b2da      	uxtb	r2, r3
 8003832:	4908      	ldr	r1, [pc, #32]	; (8003854 <__NVIC_SetPriority+0x50>)
 8003834:	79fb      	ldrb	r3, [r7, #7]
 8003836:	f003 030f 	and.w	r3, r3, #15
 800383a:	3b04      	subs	r3, #4
 800383c:	0112      	lsls	r2, r2, #4
 800383e:	b2d2      	uxtb	r2, r2
 8003840:	440b      	add	r3, r1
 8003842:	761a      	strb	r2, [r3, #24]
}
 8003844:	bf00      	nop
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	bc80      	pop	{r7}
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	e000e100 	.word	0xe000e100
 8003854:	e000ed00 	.word	0xe000ed00

08003858 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003858:	b480      	push	{r7}
 800385a:	b089      	sub	sp, #36	; 0x24
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f003 0307 	and.w	r3, r3, #7
 800386a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	f1c3 0307 	rsb	r3, r3, #7
 8003872:	2b04      	cmp	r3, #4
 8003874:	bf28      	it	cs
 8003876:	2304      	movcs	r3, #4
 8003878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	3304      	adds	r3, #4
 800387e:	2b06      	cmp	r3, #6
 8003880:	d902      	bls.n	8003888 <NVIC_EncodePriority+0x30>
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	3b03      	subs	r3, #3
 8003886:	e000      	b.n	800388a <NVIC_EncodePriority+0x32>
 8003888:	2300      	movs	r3, #0
 800388a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800388c:	f04f 32ff 	mov.w	r2, #4294967295
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	fa02 f303 	lsl.w	r3, r2, r3
 8003896:	43da      	mvns	r2, r3
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	401a      	ands	r2, r3
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038a0:	f04f 31ff 	mov.w	r1, #4294967295
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	fa01 f303 	lsl.w	r3, r1, r3
 80038aa:	43d9      	mvns	r1, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038b0:	4313      	orrs	r3, r2
         );
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3724      	adds	r7, #36	; 0x24
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bc80      	pop	{r7}
 80038ba:	4770      	bx	lr

080038bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	3b01      	subs	r3, #1
 80038c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038cc:	d301      	bcc.n	80038d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038ce:	2301      	movs	r3, #1
 80038d0:	e00f      	b.n	80038f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038d2:	4a0a      	ldr	r2, [pc, #40]	; (80038fc <SysTick_Config+0x40>)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	3b01      	subs	r3, #1
 80038d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038da:	210f      	movs	r1, #15
 80038dc:	f04f 30ff 	mov.w	r0, #4294967295
 80038e0:	f7ff ff90 	bl	8003804 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038e4:	4b05      	ldr	r3, [pc, #20]	; (80038fc <SysTick_Config+0x40>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038ea:	4b04      	ldr	r3, [pc, #16]	; (80038fc <SysTick_Config+0x40>)
 80038ec:	2207      	movs	r2, #7
 80038ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3708      	adds	r7, #8
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	e000e010 	.word	0xe000e010

08003900 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f7ff ff2d 	bl	8003768 <__NVIC_SetPriorityGrouping>
}
 800390e:	bf00      	nop
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}

08003916 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003916:	b580      	push	{r7, lr}
 8003918:	b086      	sub	sp, #24
 800391a:	af00      	add	r7, sp, #0
 800391c:	4603      	mov	r3, r0
 800391e:	60b9      	str	r1, [r7, #8]
 8003920:	607a      	str	r2, [r7, #4]
 8003922:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003924:	2300      	movs	r3, #0
 8003926:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003928:	f7ff ff42 	bl	80037b0 <__NVIC_GetPriorityGrouping>
 800392c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	68b9      	ldr	r1, [r7, #8]
 8003932:	6978      	ldr	r0, [r7, #20]
 8003934:	f7ff ff90 	bl	8003858 <NVIC_EncodePriority>
 8003938:	4602      	mov	r2, r0
 800393a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800393e:	4611      	mov	r1, r2
 8003940:	4618      	mov	r0, r3
 8003942:	f7ff ff5f 	bl	8003804 <__NVIC_SetPriority>
}
 8003946:	bf00      	nop
 8003948:	3718      	adds	r7, #24
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}

0800394e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800394e:	b580      	push	{r7, lr}
 8003950:	b082      	sub	sp, #8
 8003952:	af00      	add	r7, sp, #0
 8003954:	4603      	mov	r3, r0
 8003956:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800395c:	4618      	mov	r0, r3
 800395e:	f7ff ff35 	bl	80037cc <__NVIC_EnableIRQ>
}
 8003962:	bf00      	nop
 8003964:	3708      	adds	r7, #8
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}

0800396a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800396a:	b580      	push	{r7, lr}
 800396c:	b082      	sub	sp, #8
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f7ff ffa2 	bl	80038bc <SysTick_Config>
 8003978:	4603      	mov	r3, r0
}
 800397a:	4618      	mov	r0, r3
 800397c:	3708      	adds	r7, #8
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
	...

08003984 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003984:	b480      	push	{r7}
 8003986:	b085      	sub	sp, #20
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800398c:	2300      	movs	r3, #0
 800398e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d101      	bne.n	800399a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e043      	b.n	8003a22 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	461a      	mov	r2, r3
 80039a0:	4b22      	ldr	r3, [pc, #136]	; (8003a2c <HAL_DMA_Init+0xa8>)
 80039a2:	4413      	add	r3, r2
 80039a4:	4a22      	ldr	r2, [pc, #136]	; (8003a30 <HAL_DMA_Init+0xac>)
 80039a6:	fba2 2303 	umull	r2, r3, r2, r3
 80039aa:	091b      	lsrs	r3, r3, #4
 80039ac:	009a      	lsls	r2, r3, #2
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a1f      	ldr	r2, [pc, #124]	; (8003a34 <HAL_DMA_Init+0xb0>)
 80039b6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2202      	movs	r2, #2
 80039bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80039ce:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80039d2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80039dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	695b      	ldr	r3, [r3, #20]
 80039ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	69db      	ldr	r3, [r3, #28]
 80039fa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80039fc:	68fa      	ldr	r2, [r7, #12]
 80039fe:	4313      	orrs	r3, r2
 8003a00:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	68fa      	ldr	r2, [r7, #12]
 8003a08:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003a20:	2300      	movs	r3, #0
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3714      	adds	r7, #20
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bc80      	pop	{r7}
 8003a2a:	4770      	bx	lr
 8003a2c:	bffdfff8 	.word	0xbffdfff8
 8003a30:	cccccccd 	.word	0xcccccccd
 8003a34:	40020000 	.word	0x40020000

08003a38 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]
 8003a44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a46:	2300      	movs	r3, #0
 8003a48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d101      	bne.n	8003a58 <HAL_DMA_Start_IT+0x20>
 8003a54:	2302      	movs	r3, #2
 8003a56:	e04b      	b.n	8003af0 <HAL_DMA_Start_IT+0xb8>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d13a      	bne.n	8003ae2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2202      	movs	r2, #2
 8003a70:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2200      	movs	r2, #0
 8003a78:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f022 0201 	bic.w	r2, r2, #1
 8003a88:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	687a      	ldr	r2, [r7, #4]
 8003a8e:	68b9      	ldr	r1, [r7, #8]
 8003a90:	68f8      	ldr	r0, [r7, #12]
 8003a92:	f000 f937 	bl	8003d04 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d008      	beq.n	8003ab0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f042 020e 	orr.w	r2, r2, #14
 8003aac:	601a      	str	r2, [r3, #0]
 8003aae:	e00f      	b.n	8003ad0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f022 0204 	bic.w	r2, r2, #4
 8003abe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f042 020a 	orr.w	r2, r2, #10
 8003ace:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f042 0201 	orr.w	r2, r2, #1
 8003ade:	601a      	str	r2, [r3, #0]
 8003ae0:	e005      	b.n	8003aee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003aea:	2302      	movs	r3, #2
 8003aec:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003aee:	7dfb      	ldrb	r3, [r7, #23]
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3718      	adds	r7, #24
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}

08003af8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b14:	2204      	movs	r2, #4
 8003b16:	409a      	lsls	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d04f      	beq.n	8003bc0 <HAL_DMA_IRQHandler+0xc8>
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	f003 0304 	and.w	r3, r3, #4
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d04a      	beq.n	8003bc0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 0320 	and.w	r3, r3, #32
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d107      	bne.n	8003b48 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f022 0204 	bic.w	r2, r2, #4
 8003b46:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a66      	ldr	r2, [pc, #408]	; (8003ce8 <HAL_DMA_IRQHandler+0x1f0>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d029      	beq.n	8003ba6 <HAL_DMA_IRQHandler+0xae>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a65      	ldr	r2, [pc, #404]	; (8003cec <HAL_DMA_IRQHandler+0x1f4>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d022      	beq.n	8003ba2 <HAL_DMA_IRQHandler+0xaa>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a63      	ldr	r2, [pc, #396]	; (8003cf0 <HAL_DMA_IRQHandler+0x1f8>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d01a      	beq.n	8003b9c <HAL_DMA_IRQHandler+0xa4>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a62      	ldr	r2, [pc, #392]	; (8003cf4 <HAL_DMA_IRQHandler+0x1fc>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d012      	beq.n	8003b96 <HAL_DMA_IRQHandler+0x9e>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a60      	ldr	r2, [pc, #384]	; (8003cf8 <HAL_DMA_IRQHandler+0x200>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d00a      	beq.n	8003b90 <HAL_DMA_IRQHandler+0x98>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a5f      	ldr	r2, [pc, #380]	; (8003cfc <HAL_DMA_IRQHandler+0x204>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d102      	bne.n	8003b8a <HAL_DMA_IRQHandler+0x92>
 8003b84:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003b88:	e00e      	b.n	8003ba8 <HAL_DMA_IRQHandler+0xb0>
 8003b8a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003b8e:	e00b      	b.n	8003ba8 <HAL_DMA_IRQHandler+0xb0>
 8003b90:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003b94:	e008      	b.n	8003ba8 <HAL_DMA_IRQHandler+0xb0>
 8003b96:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003b9a:	e005      	b.n	8003ba8 <HAL_DMA_IRQHandler+0xb0>
 8003b9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ba0:	e002      	b.n	8003ba8 <HAL_DMA_IRQHandler+0xb0>
 8003ba2:	2340      	movs	r3, #64	; 0x40
 8003ba4:	e000      	b.n	8003ba8 <HAL_DMA_IRQHandler+0xb0>
 8003ba6:	2304      	movs	r3, #4
 8003ba8:	4a55      	ldr	r2, [pc, #340]	; (8003d00 <HAL_DMA_IRQHandler+0x208>)
 8003baa:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	f000 8094 	beq.w	8003cde <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003bbe:	e08e      	b.n	8003cde <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc4:	2202      	movs	r2, #2
 8003bc6:	409a      	lsls	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	4013      	ands	r3, r2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d056      	beq.n	8003c7e <HAL_DMA_IRQHandler+0x186>
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	f003 0302 	and.w	r3, r3, #2
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d051      	beq.n	8003c7e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0320 	and.w	r3, r3, #32
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d10b      	bne.n	8003c00 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f022 020a 	bic.w	r2, r2, #10
 8003bf6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a38      	ldr	r2, [pc, #224]	; (8003ce8 <HAL_DMA_IRQHandler+0x1f0>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d029      	beq.n	8003c5e <HAL_DMA_IRQHandler+0x166>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a37      	ldr	r2, [pc, #220]	; (8003cec <HAL_DMA_IRQHandler+0x1f4>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d022      	beq.n	8003c5a <HAL_DMA_IRQHandler+0x162>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a35      	ldr	r2, [pc, #212]	; (8003cf0 <HAL_DMA_IRQHandler+0x1f8>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d01a      	beq.n	8003c54 <HAL_DMA_IRQHandler+0x15c>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a34      	ldr	r2, [pc, #208]	; (8003cf4 <HAL_DMA_IRQHandler+0x1fc>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d012      	beq.n	8003c4e <HAL_DMA_IRQHandler+0x156>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a32      	ldr	r2, [pc, #200]	; (8003cf8 <HAL_DMA_IRQHandler+0x200>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d00a      	beq.n	8003c48 <HAL_DMA_IRQHandler+0x150>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a31      	ldr	r2, [pc, #196]	; (8003cfc <HAL_DMA_IRQHandler+0x204>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d102      	bne.n	8003c42 <HAL_DMA_IRQHandler+0x14a>
 8003c3c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003c40:	e00e      	b.n	8003c60 <HAL_DMA_IRQHandler+0x168>
 8003c42:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c46:	e00b      	b.n	8003c60 <HAL_DMA_IRQHandler+0x168>
 8003c48:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c4c:	e008      	b.n	8003c60 <HAL_DMA_IRQHandler+0x168>
 8003c4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c52:	e005      	b.n	8003c60 <HAL_DMA_IRQHandler+0x168>
 8003c54:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c58:	e002      	b.n	8003c60 <HAL_DMA_IRQHandler+0x168>
 8003c5a:	2320      	movs	r3, #32
 8003c5c:	e000      	b.n	8003c60 <HAL_DMA_IRQHandler+0x168>
 8003c5e:	2302      	movs	r3, #2
 8003c60:	4a27      	ldr	r2, [pc, #156]	; (8003d00 <HAL_DMA_IRQHandler+0x208>)
 8003c62:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d034      	beq.n	8003cde <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003c7c:	e02f      	b.n	8003cde <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c82:	2208      	movs	r2, #8
 8003c84:	409a      	lsls	r2, r3
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	4013      	ands	r3, r2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d028      	beq.n	8003ce0 <HAL_DMA_IRQHandler+0x1e8>
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	f003 0308 	and.w	r3, r3, #8
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d023      	beq.n	8003ce0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f022 020e 	bic.w	r2, r2, #14
 8003ca6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cb0:	2101      	movs	r1, #1
 8003cb2:	fa01 f202 	lsl.w	r2, r1, r2
 8003cb6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d004      	beq.n	8003ce0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	4798      	blx	r3
    }
  }
  return;
 8003cde:	bf00      	nop
 8003ce0:	bf00      	nop
}
 8003ce2:	3710      	adds	r7, #16
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	40020008 	.word	0x40020008
 8003cec:	4002001c 	.word	0x4002001c
 8003cf0:	40020030 	.word	0x40020030
 8003cf4:	40020044 	.word	0x40020044
 8003cf8:	40020058 	.word	0x40020058
 8003cfc:	4002006c 	.word	0x4002006c
 8003d00:	40020000 	.word	0x40020000

08003d04 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b085      	sub	sp, #20
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	60f8      	str	r0, [r7, #12]
 8003d0c:	60b9      	str	r1, [r7, #8]
 8003d0e:	607a      	str	r2, [r7, #4]
 8003d10:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d1a:	2101      	movs	r1, #1
 8003d1c:	fa01 f202 	lsl.w	r2, r1, r2
 8003d20:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	683a      	ldr	r2, [r7, #0]
 8003d28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	2b10      	cmp	r3, #16
 8003d30:	d108      	bne.n	8003d44 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	68ba      	ldr	r2, [r7, #8]
 8003d40:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003d42:	e007      	b.n	8003d54 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	68ba      	ldr	r2, [r7, #8]
 8003d4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	60da      	str	r2, [r3, #12]
}
 8003d54:	bf00      	nop
 8003d56:	3714      	adds	r7, #20
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bc80      	pop	{r7}
 8003d5c:	4770      	bx	lr
	...

08003d60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b08b      	sub	sp, #44	; 0x2c
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d72:	e169      	b.n	8004048 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003d74:	2201      	movs	r2, #1
 8003d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d78:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	69fa      	ldr	r2, [r7, #28]
 8003d84:	4013      	ands	r3, r2
 8003d86:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003d88:	69ba      	ldr	r2, [r7, #24]
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	f040 8158 	bne.w	8004042 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	4a9a      	ldr	r2, [pc, #616]	; (8004000 <HAL_GPIO_Init+0x2a0>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d05e      	beq.n	8003e5a <HAL_GPIO_Init+0xfa>
 8003d9c:	4a98      	ldr	r2, [pc, #608]	; (8004000 <HAL_GPIO_Init+0x2a0>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d875      	bhi.n	8003e8e <HAL_GPIO_Init+0x12e>
 8003da2:	4a98      	ldr	r2, [pc, #608]	; (8004004 <HAL_GPIO_Init+0x2a4>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d058      	beq.n	8003e5a <HAL_GPIO_Init+0xfa>
 8003da8:	4a96      	ldr	r2, [pc, #600]	; (8004004 <HAL_GPIO_Init+0x2a4>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d86f      	bhi.n	8003e8e <HAL_GPIO_Init+0x12e>
 8003dae:	4a96      	ldr	r2, [pc, #600]	; (8004008 <HAL_GPIO_Init+0x2a8>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d052      	beq.n	8003e5a <HAL_GPIO_Init+0xfa>
 8003db4:	4a94      	ldr	r2, [pc, #592]	; (8004008 <HAL_GPIO_Init+0x2a8>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d869      	bhi.n	8003e8e <HAL_GPIO_Init+0x12e>
 8003dba:	4a94      	ldr	r2, [pc, #592]	; (800400c <HAL_GPIO_Init+0x2ac>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d04c      	beq.n	8003e5a <HAL_GPIO_Init+0xfa>
 8003dc0:	4a92      	ldr	r2, [pc, #584]	; (800400c <HAL_GPIO_Init+0x2ac>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d863      	bhi.n	8003e8e <HAL_GPIO_Init+0x12e>
 8003dc6:	4a92      	ldr	r2, [pc, #584]	; (8004010 <HAL_GPIO_Init+0x2b0>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d046      	beq.n	8003e5a <HAL_GPIO_Init+0xfa>
 8003dcc:	4a90      	ldr	r2, [pc, #576]	; (8004010 <HAL_GPIO_Init+0x2b0>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d85d      	bhi.n	8003e8e <HAL_GPIO_Init+0x12e>
 8003dd2:	2b12      	cmp	r3, #18
 8003dd4:	d82a      	bhi.n	8003e2c <HAL_GPIO_Init+0xcc>
 8003dd6:	2b12      	cmp	r3, #18
 8003dd8:	d859      	bhi.n	8003e8e <HAL_GPIO_Init+0x12e>
 8003dda:	a201      	add	r2, pc, #4	; (adr r2, 8003de0 <HAL_GPIO_Init+0x80>)
 8003ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003de0:	08003e5b 	.word	0x08003e5b
 8003de4:	08003e35 	.word	0x08003e35
 8003de8:	08003e47 	.word	0x08003e47
 8003dec:	08003e89 	.word	0x08003e89
 8003df0:	08003e8f 	.word	0x08003e8f
 8003df4:	08003e8f 	.word	0x08003e8f
 8003df8:	08003e8f 	.word	0x08003e8f
 8003dfc:	08003e8f 	.word	0x08003e8f
 8003e00:	08003e8f 	.word	0x08003e8f
 8003e04:	08003e8f 	.word	0x08003e8f
 8003e08:	08003e8f 	.word	0x08003e8f
 8003e0c:	08003e8f 	.word	0x08003e8f
 8003e10:	08003e8f 	.word	0x08003e8f
 8003e14:	08003e8f 	.word	0x08003e8f
 8003e18:	08003e8f 	.word	0x08003e8f
 8003e1c:	08003e8f 	.word	0x08003e8f
 8003e20:	08003e8f 	.word	0x08003e8f
 8003e24:	08003e3d 	.word	0x08003e3d
 8003e28:	08003e51 	.word	0x08003e51
 8003e2c:	4a79      	ldr	r2, [pc, #484]	; (8004014 <HAL_GPIO_Init+0x2b4>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d013      	beq.n	8003e5a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003e32:	e02c      	b.n	8003e8e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	623b      	str	r3, [r7, #32]
          break;
 8003e3a:	e029      	b.n	8003e90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	3304      	adds	r3, #4
 8003e42:	623b      	str	r3, [r7, #32]
          break;
 8003e44:	e024      	b.n	8003e90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	3308      	adds	r3, #8
 8003e4c:	623b      	str	r3, [r7, #32]
          break;
 8003e4e:	e01f      	b.n	8003e90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	330c      	adds	r3, #12
 8003e56:	623b      	str	r3, [r7, #32]
          break;
 8003e58:	e01a      	b.n	8003e90 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d102      	bne.n	8003e68 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003e62:	2304      	movs	r3, #4
 8003e64:	623b      	str	r3, [r7, #32]
          break;
 8003e66:	e013      	b.n	8003e90 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	d105      	bne.n	8003e7c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e70:	2308      	movs	r3, #8
 8003e72:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	69fa      	ldr	r2, [r7, #28]
 8003e78:	611a      	str	r2, [r3, #16]
          break;
 8003e7a:	e009      	b.n	8003e90 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e7c:	2308      	movs	r3, #8
 8003e7e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	69fa      	ldr	r2, [r7, #28]
 8003e84:	615a      	str	r2, [r3, #20]
          break;
 8003e86:	e003      	b.n	8003e90 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	623b      	str	r3, [r7, #32]
          break;
 8003e8c:	e000      	b.n	8003e90 <HAL_GPIO_Init+0x130>
          break;
 8003e8e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003e90:	69bb      	ldr	r3, [r7, #24]
 8003e92:	2bff      	cmp	r3, #255	; 0xff
 8003e94:	d801      	bhi.n	8003e9a <HAL_GPIO_Init+0x13a>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	e001      	b.n	8003e9e <HAL_GPIO_Init+0x13e>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	3304      	adds	r3, #4
 8003e9e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	2bff      	cmp	r3, #255	; 0xff
 8003ea4:	d802      	bhi.n	8003eac <HAL_GPIO_Init+0x14c>
 8003ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	e002      	b.n	8003eb2 <HAL_GPIO_Init+0x152>
 8003eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eae:	3b08      	subs	r3, #8
 8003eb0:	009b      	lsls	r3, r3, #2
 8003eb2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	210f      	movs	r1, #15
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8003ec0:	43db      	mvns	r3, r3
 8003ec2:	401a      	ands	r2, r3
 8003ec4:	6a39      	ldr	r1, [r7, #32]
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	fa01 f303 	lsl.w	r3, r1, r3
 8003ecc:	431a      	orrs	r2, r3
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	f000 80b1 	beq.w	8004042 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003ee0:	4b4d      	ldr	r3, [pc, #308]	; (8004018 <HAL_GPIO_Init+0x2b8>)
 8003ee2:	699b      	ldr	r3, [r3, #24]
 8003ee4:	4a4c      	ldr	r2, [pc, #304]	; (8004018 <HAL_GPIO_Init+0x2b8>)
 8003ee6:	f043 0301 	orr.w	r3, r3, #1
 8003eea:	6193      	str	r3, [r2, #24]
 8003eec:	4b4a      	ldr	r3, [pc, #296]	; (8004018 <HAL_GPIO_Init+0x2b8>)
 8003eee:	699b      	ldr	r3, [r3, #24]
 8003ef0:	f003 0301 	and.w	r3, r3, #1
 8003ef4:	60bb      	str	r3, [r7, #8]
 8003ef6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003ef8:	4a48      	ldr	r2, [pc, #288]	; (800401c <HAL_GPIO_Init+0x2bc>)
 8003efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003efc:	089b      	lsrs	r3, r3, #2
 8003efe:	3302      	adds	r3, #2
 8003f00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f04:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f08:	f003 0303 	and.w	r3, r3, #3
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	220f      	movs	r2, #15
 8003f10:	fa02 f303 	lsl.w	r3, r2, r3
 8003f14:	43db      	mvns	r3, r3
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	4013      	ands	r3, r2
 8003f1a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	4a40      	ldr	r2, [pc, #256]	; (8004020 <HAL_GPIO_Init+0x2c0>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d013      	beq.n	8003f4c <HAL_GPIO_Init+0x1ec>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	4a3f      	ldr	r2, [pc, #252]	; (8004024 <HAL_GPIO_Init+0x2c4>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d00d      	beq.n	8003f48 <HAL_GPIO_Init+0x1e8>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	4a3e      	ldr	r2, [pc, #248]	; (8004028 <HAL_GPIO_Init+0x2c8>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d007      	beq.n	8003f44 <HAL_GPIO_Init+0x1e4>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	4a3d      	ldr	r2, [pc, #244]	; (800402c <HAL_GPIO_Init+0x2cc>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d101      	bne.n	8003f40 <HAL_GPIO_Init+0x1e0>
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e006      	b.n	8003f4e <HAL_GPIO_Init+0x1ee>
 8003f40:	2304      	movs	r3, #4
 8003f42:	e004      	b.n	8003f4e <HAL_GPIO_Init+0x1ee>
 8003f44:	2302      	movs	r3, #2
 8003f46:	e002      	b.n	8003f4e <HAL_GPIO_Init+0x1ee>
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e000      	b.n	8003f4e <HAL_GPIO_Init+0x1ee>
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f50:	f002 0203 	and.w	r2, r2, #3
 8003f54:	0092      	lsls	r2, r2, #2
 8003f56:	4093      	lsls	r3, r2
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003f5e:	492f      	ldr	r1, [pc, #188]	; (800401c <HAL_GPIO_Init+0x2bc>)
 8003f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f62:	089b      	lsrs	r3, r3, #2
 8003f64:	3302      	adds	r3, #2
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d006      	beq.n	8003f86 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003f78:	4b2d      	ldr	r3, [pc, #180]	; (8004030 <HAL_GPIO_Init+0x2d0>)
 8003f7a:	689a      	ldr	r2, [r3, #8]
 8003f7c:	492c      	ldr	r1, [pc, #176]	; (8004030 <HAL_GPIO_Init+0x2d0>)
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	4313      	orrs	r3, r2
 8003f82:	608b      	str	r3, [r1, #8]
 8003f84:	e006      	b.n	8003f94 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003f86:	4b2a      	ldr	r3, [pc, #168]	; (8004030 <HAL_GPIO_Init+0x2d0>)
 8003f88:	689a      	ldr	r2, [r3, #8]
 8003f8a:	69bb      	ldr	r3, [r7, #24]
 8003f8c:	43db      	mvns	r3, r3
 8003f8e:	4928      	ldr	r1, [pc, #160]	; (8004030 <HAL_GPIO_Init+0x2d0>)
 8003f90:	4013      	ands	r3, r2
 8003f92:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d006      	beq.n	8003fae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003fa0:	4b23      	ldr	r3, [pc, #140]	; (8004030 <HAL_GPIO_Init+0x2d0>)
 8003fa2:	68da      	ldr	r2, [r3, #12]
 8003fa4:	4922      	ldr	r1, [pc, #136]	; (8004030 <HAL_GPIO_Init+0x2d0>)
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	60cb      	str	r3, [r1, #12]
 8003fac:	e006      	b.n	8003fbc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003fae:	4b20      	ldr	r3, [pc, #128]	; (8004030 <HAL_GPIO_Init+0x2d0>)
 8003fb0:	68da      	ldr	r2, [r3, #12]
 8003fb2:	69bb      	ldr	r3, [r7, #24]
 8003fb4:	43db      	mvns	r3, r3
 8003fb6:	491e      	ldr	r1, [pc, #120]	; (8004030 <HAL_GPIO_Init+0x2d0>)
 8003fb8:	4013      	ands	r3, r2
 8003fba:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d006      	beq.n	8003fd6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003fc8:	4b19      	ldr	r3, [pc, #100]	; (8004030 <HAL_GPIO_Init+0x2d0>)
 8003fca:	685a      	ldr	r2, [r3, #4]
 8003fcc:	4918      	ldr	r1, [pc, #96]	; (8004030 <HAL_GPIO_Init+0x2d0>)
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	604b      	str	r3, [r1, #4]
 8003fd4:	e006      	b.n	8003fe4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003fd6:	4b16      	ldr	r3, [pc, #88]	; (8004030 <HAL_GPIO_Init+0x2d0>)
 8003fd8:	685a      	ldr	r2, [r3, #4]
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	43db      	mvns	r3, r3
 8003fde:	4914      	ldr	r1, [pc, #80]	; (8004030 <HAL_GPIO_Init+0x2d0>)
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d021      	beq.n	8004034 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003ff0:	4b0f      	ldr	r3, [pc, #60]	; (8004030 <HAL_GPIO_Init+0x2d0>)
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	490e      	ldr	r1, [pc, #56]	; (8004030 <HAL_GPIO_Init+0x2d0>)
 8003ff6:	69bb      	ldr	r3, [r7, #24]
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	600b      	str	r3, [r1, #0]
 8003ffc:	e021      	b.n	8004042 <HAL_GPIO_Init+0x2e2>
 8003ffe:	bf00      	nop
 8004000:	10320000 	.word	0x10320000
 8004004:	10310000 	.word	0x10310000
 8004008:	10220000 	.word	0x10220000
 800400c:	10210000 	.word	0x10210000
 8004010:	10120000 	.word	0x10120000
 8004014:	10110000 	.word	0x10110000
 8004018:	40021000 	.word	0x40021000
 800401c:	40010000 	.word	0x40010000
 8004020:	40010800 	.word	0x40010800
 8004024:	40010c00 	.word	0x40010c00
 8004028:	40011000 	.word	0x40011000
 800402c:	40011400 	.word	0x40011400
 8004030:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004034:	4b0b      	ldr	r3, [pc, #44]	; (8004064 <HAL_GPIO_Init+0x304>)
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	69bb      	ldr	r3, [r7, #24]
 800403a:	43db      	mvns	r3, r3
 800403c:	4909      	ldr	r1, [pc, #36]	; (8004064 <HAL_GPIO_Init+0x304>)
 800403e:	4013      	ands	r3, r2
 8004040:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004044:	3301      	adds	r3, #1
 8004046:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800404e:	fa22 f303 	lsr.w	r3, r2, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	f47f ae8e 	bne.w	8003d74 <HAL_GPIO_Init+0x14>
  }
}
 8004058:	bf00      	nop
 800405a:	bf00      	nop
 800405c:	372c      	adds	r7, #44	; 0x2c
 800405e:	46bd      	mov	sp, r7
 8004060:	bc80      	pop	{r7}
 8004062:	4770      	bx	lr
 8004064:	40010400 	.word	0x40010400

08004068 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	460b      	mov	r3, r1
 8004072:	807b      	strh	r3, [r7, #2]
 8004074:	4613      	mov	r3, r2
 8004076:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004078:	787b      	ldrb	r3, [r7, #1]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d003      	beq.n	8004086 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800407e:	887a      	ldrh	r2, [r7, #2]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004084:	e003      	b.n	800408e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004086:	887b      	ldrh	r3, [r7, #2]
 8004088:	041a      	lsls	r2, r3, #16
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	611a      	str	r2, [r3, #16]
}
 800408e:	bf00      	nop
 8004090:	370c      	adds	r7, #12
 8004092:	46bd      	mov	sp, r7
 8004094:	bc80      	pop	{r7}
 8004096:	4770      	bx	lr

08004098 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004098:	b480      	push	{r7}
 800409a:	b085      	sub	sp, #20
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	460b      	mov	r3, r1
 80040a2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80040aa:	887a      	ldrh	r2, [r7, #2]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	4013      	ands	r3, r2
 80040b0:	041a      	lsls	r2, r3, #16
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	43d9      	mvns	r1, r3
 80040b6:	887b      	ldrh	r3, [r7, #2]
 80040b8:	400b      	ands	r3, r1
 80040ba:	431a      	orrs	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	611a      	str	r2, [r3, #16]
}
 80040c0:	bf00      	nop
 80040c2:	3714      	adds	r7, #20
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bc80      	pop	{r7}
 80040c8:	4770      	bx	lr
	...

080040cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b086      	sub	sp, #24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d101      	bne.n	80040de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e272      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	f000 8087 	beq.w	80041fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80040ec:	4b92      	ldr	r3, [pc, #584]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f003 030c 	and.w	r3, r3, #12
 80040f4:	2b04      	cmp	r3, #4
 80040f6:	d00c      	beq.n	8004112 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80040f8:	4b8f      	ldr	r3, [pc, #572]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f003 030c 	and.w	r3, r3, #12
 8004100:	2b08      	cmp	r3, #8
 8004102:	d112      	bne.n	800412a <HAL_RCC_OscConfig+0x5e>
 8004104:	4b8c      	ldr	r3, [pc, #560]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800410c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004110:	d10b      	bne.n	800412a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004112:	4b89      	ldr	r3, [pc, #548]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800411a:	2b00      	cmp	r3, #0
 800411c:	d06c      	beq.n	80041f8 <HAL_RCC_OscConfig+0x12c>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d168      	bne.n	80041f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e24c      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004132:	d106      	bne.n	8004142 <HAL_RCC_OscConfig+0x76>
 8004134:	4b80      	ldr	r3, [pc, #512]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a7f      	ldr	r2, [pc, #508]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 800413a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800413e:	6013      	str	r3, [r2, #0]
 8004140:	e02e      	b.n	80041a0 <HAL_RCC_OscConfig+0xd4>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d10c      	bne.n	8004164 <HAL_RCC_OscConfig+0x98>
 800414a:	4b7b      	ldr	r3, [pc, #492]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a7a      	ldr	r2, [pc, #488]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 8004150:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004154:	6013      	str	r3, [r2, #0]
 8004156:	4b78      	ldr	r3, [pc, #480]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a77      	ldr	r2, [pc, #476]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 800415c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004160:	6013      	str	r3, [r2, #0]
 8004162:	e01d      	b.n	80041a0 <HAL_RCC_OscConfig+0xd4>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800416c:	d10c      	bne.n	8004188 <HAL_RCC_OscConfig+0xbc>
 800416e:	4b72      	ldr	r3, [pc, #456]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a71      	ldr	r2, [pc, #452]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 8004174:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004178:	6013      	str	r3, [r2, #0]
 800417a:	4b6f      	ldr	r3, [pc, #444]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a6e      	ldr	r2, [pc, #440]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 8004180:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004184:	6013      	str	r3, [r2, #0]
 8004186:	e00b      	b.n	80041a0 <HAL_RCC_OscConfig+0xd4>
 8004188:	4b6b      	ldr	r3, [pc, #428]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a6a      	ldr	r2, [pc, #424]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 800418e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004192:	6013      	str	r3, [r2, #0]
 8004194:	4b68      	ldr	r3, [pc, #416]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a67      	ldr	r2, [pc, #412]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 800419a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800419e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d013      	beq.n	80041d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041a8:	f7fe fe38 	bl	8002e1c <HAL_GetTick>
 80041ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041ae:	e008      	b.n	80041c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041b0:	f7fe fe34 	bl	8002e1c <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	2b64      	cmp	r3, #100	; 0x64
 80041bc:	d901      	bls.n	80041c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	e200      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041c2:	4b5d      	ldr	r3, [pc, #372]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d0f0      	beq.n	80041b0 <HAL_RCC_OscConfig+0xe4>
 80041ce:	e014      	b.n	80041fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041d0:	f7fe fe24 	bl	8002e1c <HAL_GetTick>
 80041d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041d6:	e008      	b.n	80041ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041d8:	f7fe fe20 	bl	8002e1c <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	2b64      	cmp	r3, #100	; 0x64
 80041e4:	d901      	bls.n	80041ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80041e6:	2303      	movs	r3, #3
 80041e8:	e1ec      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041ea:	4b53      	ldr	r3, [pc, #332]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d1f0      	bne.n	80041d8 <HAL_RCC_OscConfig+0x10c>
 80041f6:	e000      	b.n	80041fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0302 	and.w	r3, r3, #2
 8004202:	2b00      	cmp	r3, #0
 8004204:	d063      	beq.n	80042ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004206:	4b4c      	ldr	r3, [pc, #304]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	f003 030c 	and.w	r3, r3, #12
 800420e:	2b00      	cmp	r3, #0
 8004210:	d00b      	beq.n	800422a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004212:	4b49      	ldr	r3, [pc, #292]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	f003 030c 	and.w	r3, r3, #12
 800421a:	2b08      	cmp	r3, #8
 800421c:	d11c      	bne.n	8004258 <HAL_RCC_OscConfig+0x18c>
 800421e:	4b46      	ldr	r3, [pc, #280]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d116      	bne.n	8004258 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800422a:	4b43      	ldr	r3, [pc, #268]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d005      	beq.n	8004242 <HAL_RCC_OscConfig+0x176>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	2b01      	cmp	r3, #1
 800423c:	d001      	beq.n	8004242 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e1c0      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004242:	4b3d      	ldr	r3, [pc, #244]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	695b      	ldr	r3, [r3, #20]
 800424e:	00db      	lsls	r3, r3, #3
 8004250:	4939      	ldr	r1, [pc, #228]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 8004252:	4313      	orrs	r3, r2
 8004254:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004256:	e03a      	b.n	80042ce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d020      	beq.n	80042a2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004260:	4b36      	ldr	r3, [pc, #216]	; (800433c <HAL_RCC_OscConfig+0x270>)
 8004262:	2201      	movs	r2, #1
 8004264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004266:	f7fe fdd9 	bl	8002e1c <HAL_GetTick>
 800426a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800426c:	e008      	b.n	8004280 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800426e:	f7fe fdd5 	bl	8002e1c <HAL_GetTick>
 8004272:	4602      	mov	r2, r0
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	1ad3      	subs	r3, r2, r3
 8004278:	2b02      	cmp	r3, #2
 800427a:	d901      	bls.n	8004280 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800427c:	2303      	movs	r3, #3
 800427e:	e1a1      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004280:	4b2d      	ldr	r3, [pc, #180]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0302 	and.w	r3, r3, #2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d0f0      	beq.n	800426e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800428c:	4b2a      	ldr	r3, [pc, #168]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	695b      	ldr	r3, [r3, #20]
 8004298:	00db      	lsls	r3, r3, #3
 800429a:	4927      	ldr	r1, [pc, #156]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 800429c:	4313      	orrs	r3, r2
 800429e:	600b      	str	r3, [r1, #0]
 80042a0:	e015      	b.n	80042ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042a2:	4b26      	ldr	r3, [pc, #152]	; (800433c <HAL_RCC_OscConfig+0x270>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042a8:	f7fe fdb8 	bl	8002e1c <HAL_GetTick>
 80042ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042ae:	e008      	b.n	80042c2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042b0:	f7fe fdb4 	bl	8002e1c <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d901      	bls.n	80042c2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e180      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042c2:	4b1d      	ldr	r3, [pc, #116]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d1f0      	bne.n	80042b0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0308 	and.w	r3, r3, #8
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d03a      	beq.n	8004350 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	699b      	ldr	r3, [r3, #24]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d019      	beq.n	8004316 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042e2:	4b17      	ldr	r3, [pc, #92]	; (8004340 <HAL_RCC_OscConfig+0x274>)
 80042e4:	2201      	movs	r2, #1
 80042e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042e8:	f7fe fd98 	bl	8002e1c <HAL_GetTick>
 80042ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042ee:	e008      	b.n	8004302 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042f0:	f7fe fd94 	bl	8002e1c <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d901      	bls.n	8004302 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e160      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004302:	4b0d      	ldr	r3, [pc, #52]	; (8004338 <HAL_RCC_OscConfig+0x26c>)
 8004304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	2b00      	cmp	r3, #0
 800430c:	d0f0      	beq.n	80042f0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800430e:	2001      	movs	r0, #1
 8004310:	f000 fa9c 	bl	800484c <RCC_Delay>
 8004314:	e01c      	b.n	8004350 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004316:	4b0a      	ldr	r3, [pc, #40]	; (8004340 <HAL_RCC_OscConfig+0x274>)
 8004318:	2200      	movs	r2, #0
 800431a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800431c:	f7fe fd7e 	bl	8002e1c <HAL_GetTick>
 8004320:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004322:	e00f      	b.n	8004344 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004324:	f7fe fd7a 	bl	8002e1c <HAL_GetTick>
 8004328:	4602      	mov	r2, r0
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	1ad3      	subs	r3, r2, r3
 800432e:	2b02      	cmp	r3, #2
 8004330:	d908      	bls.n	8004344 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004332:	2303      	movs	r3, #3
 8004334:	e146      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
 8004336:	bf00      	nop
 8004338:	40021000 	.word	0x40021000
 800433c:	42420000 	.word	0x42420000
 8004340:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004344:	4b92      	ldr	r3, [pc, #584]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 8004346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004348:	f003 0302 	and.w	r3, r3, #2
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1e9      	bne.n	8004324 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0304 	and.w	r3, r3, #4
 8004358:	2b00      	cmp	r3, #0
 800435a:	f000 80a6 	beq.w	80044aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800435e:	2300      	movs	r3, #0
 8004360:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004362:	4b8b      	ldr	r3, [pc, #556]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 8004364:	69db      	ldr	r3, [r3, #28]
 8004366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d10d      	bne.n	800438a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800436e:	4b88      	ldr	r3, [pc, #544]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 8004370:	69db      	ldr	r3, [r3, #28]
 8004372:	4a87      	ldr	r2, [pc, #540]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 8004374:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004378:	61d3      	str	r3, [r2, #28]
 800437a:	4b85      	ldr	r3, [pc, #532]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 800437c:	69db      	ldr	r3, [r3, #28]
 800437e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004382:	60bb      	str	r3, [r7, #8]
 8004384:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004386:	2301      	movs	r3, #1
 8004388:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800438a:	4b82      	ldr	r3, [pc, #520]	; (8004594 <HAL_RCC_OscConfig+0x4c8>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004392:	2b00      	cmp	r3, #0
 8004394:	d118      	bne.n	80043c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004396:	4b7f      	ldr	r3, [pc, #508]	; (8004594 <HAL_RCC_OscConfig+0x4c8>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a7e      	ldr	r2, [pc, #504]	; (8004594 <HAL_RCC_OscConfig+0x4c8>)
 800439c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043a2:	f7fe fd3b 	bl	8002e1c <HAL_GetTick>
 80043a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043a8:	e008      	b.n	80043bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043aa:	f7fe fd37 	bl	8002e1c <HAL_GetTick>
 80043ae:	4602      	mov	r2, r0
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	2b64      	cmp	r3, #100	; 0x64
 80043b6:	d901      	bls.n	80043bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80043b8:	2303      	movs	r3, #3
 80043ba:	e103      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043bc:	4b75      	ldr	r3, [pc, #468]	; (8004594 <HAL_RCC_OscConfig+0x4c8>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d0f0      	beq.n	80043aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d106      	bne.n	80043de <HAL_RCC_OscConfig+0x312>
 80043d0:	4b6f      	ldr	r3, [pc, #444]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 80043d2:	6a1b      	ldr	r3, [r3, #32]
 80043d4:	4a6e      	ldr	r2, [pc, #440]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 80043d6:	f043 0301 	orr.w	r3, r3, #1
 80043da:	6213      	str	r3, [r2, #32]
 80043dc:	e02d      	b.n	800443a <HAL_RCC_OscConfig+0x36e>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d10c      	bne.n	8004400 <HAL_RCC_OscConfig+0x334>
 80043e6:	4b6a      	ldr	r3, [pc, #424]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 80043e8:	6a1b      	ldr	r3, [r3, #32]
 80043ea:	4a69      	ldr	r2, [pc, #420]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 80043ec:	f023 0301 	bic.w	r3, r3, #1
 80043f0:	6213      	str	r3, [r2, #32]
 80043f2:	4b67      	ldr	r3, [pc, #412]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 80043f4:	6a1b      	ldr	r3, [r3, #32]
 80043f6:	4a66      	ldr	r2, [pc, #408]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 80043f8:	f023 0304 	bic.w	r3, r3, #4
 80043fc:	6213      	str	r3, [r2, #32]
 80043fe:	e01c      	b.n	800443a <HAL_RCC_OscConfig+0x36e>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	2b05      	cmp	r3, #5
 8004406:	d10c      	bne.n	8004422 <HAL_RCC_OscConfig+0x356>
 8004408:	4b61      	ldr	r3, [pc, #388]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 800440a:	6a1b      	ldr	r3, [r3, #32]
 800440c:	4a60      	ldr	r2, [pc, #384]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 800440e:	f043 0304 	orr.w	r3, r3, #4
 8004412:	6213      	str	r3, [r2, #32]
 8004414:	4b5e      	ldr	r3, [pc, #376]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 8004416:	6a1b      	ldr	r3, [r3, #32]
 8004418:	4a5d      	ldr	r2, [pc, #372]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 800441a:	f043 0301 	orr.w	r3, r3, #1
 800441e:	6213      	str	r3, [r2, #32]
 8004420:	e00b      	b.n	800443a <HAL_RCC_OscConfig+0x36e>
 8004422:	4b5b      	ldr	r3, [pc, #364]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 8004424:	6a1b      	ldr	r3, [r3, #32]
 8004426:	4a5a      	ldr	r2, [pc, #360]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 8004428:	f023 0301 	bic.w	r3, r3, #1
 800442c:	6213      	str	r3, [r2, #32]
 800442e:	4b58      	ldr	r3, [pc, #352]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 8004430:	6a1b      	ldr	r3, [r3, #32]
 8004432:	4a57      	ldr	r2, [pc, #348]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 8004434:	f023 0304 	bic.w	r3, r3, #4
 8004438:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d015      	beq.n	800446e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004442:	f7fe fceb 	bl	8002e1c <HAL_GetTick>
 8004446:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004448:	e00a      	b.n	8004460 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800444a:	f7fe fce7 	bl	8002e1c <HAL_GetTick>
 800444e:	4602      	mov	r2, r0
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	1ad3      	subs	r3, r2, r3
 8004454:	f241 3288 	movw	r2, #5000	; 0x1388
 8004458:	4293      	cmp	r3, r2
 800445a:	d901      	bls.n	8004460 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800445c:	2303      	movs	r3, #3
 800445e:	e0b1      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004460:	4b4b      	ldr	r3, [pc, #300]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 8004462:	6a1b      	ldr	r3, [r3, #32]
 8004464:	f003 0302 	and.w	r3, r3, #2
 8004468:	2b00      	cmp	r3, #0
 800446a:	d0ee      	beq.n	800444a <HAL_RCC_OscConfig+0x37e>
 800446c:	e014      	b.n	8004498 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800446e:	f7fe fcd5 	bl	8002e1c <HAL_GetTick>
 8004472:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004474:	e00a      	b.n	800448c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004476:	f7fe fcd1 	bl	8002e1c <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	f241 3288 	movw	r2, #5000	; 0x1388
 8004484:	4293      	cmp	r3, r2
 8004486:	d901      	bls.n	800448c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e09b      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800448c:	4b40      	ldr	r3, [pc, #256]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 800448e:	6a1b      	ldr	r3, [r3, #32]
 8004490:	f003 0302 	and.w	r3, r3, #2
 8004494:	2b00      	cmp	r3, #0
 8004496:	d1ee      	bne.n	8004476 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004498:	7dfb      	ldrb	r3, [r7, #23]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d105      	bne.n	80044aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800449e:	4b3c      	ldr	r3, [pc, #240]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 80044a0:	69db      	ldr	r3, [r3, #28]
 80044a2:	4a3b      	ldr	r2, [pc, #236]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 80044a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	69db      	ldr	r3, [r3, #28]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	f000 8087 	beq.w	80045c2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044b4:	4b36      	ldr	r3, [pc, #216]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	f003 030c 	and.w	r3, r3, #12
 80044bc:	2b08      	cmp	r3, #8
 80044be:	d061      	beq.n	8004584 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	69db      	ldr	r3, [r3, #28]
 80044c4:	2b02      	cmp	r3, #2
 80044c6:	d146      	bne.n	8004556 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044c8:	4b33      	ldr	r3, [pc, #204]	; (8004598 <HAL_RCC_OscConfig+0x4cc>)
 80044ca:	2200      	movs	r2, #0
 80044cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044ce:	f7fe fca5 	bl	8002e1c <HAL_GetTick>
 80044d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044d4:	e008      	b.n	80044e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044d6:	f7fe fca1 	bl	8002e1c <HAL_GetTick>
 80044da:	4602      	mov	r2, r0
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	2b02      	cmp	r3, #2
 80044e2:	d901      	bls.n	80044e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80044e4:	2303      	movs	r3, #3
 80044e6:	e06d      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044e8:	4b29      	ldr	r3, [pc, #164]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d1f0      	bne.n	80044d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a1b      	ldr	r3, [r3, #32]
 80044f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044fc:	d108      	bne.n	8004510 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80044fe:	4b24      	ldr	r3, [pc, #144]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	4921      	ldr	r1, [pc, #132]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 800450c:	4313      	orrs	r3, r2
 800450e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004510:	4b1f      	ldr	r3, [pc, #124]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6a19      	ldr	r1, [r3, #32]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004520:	430b      	orrs	r3, r1
 8004522:	491b      	ldr	r1, [pc, #108]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 8004524:	4313      	orrs	r3, r2
 8004526:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004528:	4b1b      	ldr	r3, [pc, #108]	; (8004598 <HAL_RCC_OscConfig+0x4cc>)
 800452a:	2201      	movs	r2, #1
 800452c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800452e:	f7fe fc75 	bl	8002e1c <HAL_GetTick>
 8004532:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004534:	e008      	b.n	8004548 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004536:	f7fe fc71 	bl	8002e1c <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	2b02      	cmp	r3, #2
 8004542:	d901      	bls.n	8004548 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004544:	2303      	movs	r3, #3
 8004546:	e03d      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004548:	4b11      	ldr	r3, [pc, #68]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004550:	2b00      	cmp	r3, #0
 8004552:	d0f0      	beq.n	8004536 <HAL_RCC_OscConfig+0x46a>
 8004554:	e035      	b.n	80045c2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004556:	4b10      	ldr	r3, [pc, #64]	; (8004598 <HAL_RCC_OscConfig+0x4cc>)
 8004558:	2200      	movs	r2, #0
 800455a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800455c:	f7fe fc5e 	bl	8002e1c <HAL_GetTick>
 8004560:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004562:	e008      	b.n	8004576 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004564:	f7fe fc5a 	bl	8002e1c <HAL_GetTick>
 8004568:	4602      	mov	r2, r0
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	2b02      	cmp	r3, #2
 8004570:	d901      	bls.n	8004576 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004572:	2303      	movs	r3, #3
 8004574:	e026      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004576:	4b06      	ldr	r3, [pc, #24]	; (8004590 <HAL_RCC_OscConfig+0x4c4>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800457e:	2b00      	cmp	r3, #0
 8004580:	d1f0      	bne.n	8004564 <HAL_RCC_OscConfig+0x498>
 8004582:	e01e      	b.n	80045c2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	69db      	ldr	r3, [r3, #28]
 8004588:	2b01      	cmp	r3, #1
 800458a:	d107      	bne.n	800459c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e019      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
 8004590:	40021000 	.word	0x40021000
 8004594:	40007000 	.word	0x40007000
 8004598:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800459c:	4b0b      	ldr	r3, [pc, #44]	; (80045cc <HAL_RCC_OscConfig+0x500>)
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6a1b      	ldr	r3, [r3, #32]
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d106      	bne.n	80045be <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d001      	beq.n	80045c2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e000      	b.n	80045c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80045c2:	2300      	movs	r3, #0
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3718      	adds	r7, #24
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	40021000 	.word	0x40021000

080045d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b084      	sub	sp, #16
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d101      	bne.n	80045e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e0d0      	b.n	8004786 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045e4:	4b6a      	ldr	r3, [pc, #424]	; (8004790 <HAL_RCC_ClockConfig+0x1c0>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 0307 	and.w	r3, r3, #7
 80045ec:	683a      	ldr	r2, [r7, #0]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d910      	bls.n	8004614 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045f2:	4b67      	ldr	r3, [pc, #412]	; (8004790 <HAL_RCC_ClockConfig+0x1c0>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f023 0207 	bic.w	r2, r3, #7
 80045fa:	4965      	ldr	r1, [pc, #404]	; (8004790 <HAL_RCC_ClockConfig+0x1c0>)
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	4313      	orrs	r3, r2
 8004600:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004602:	4b63      	ldr	r3, [pc, #396]	; (8004790 <HAL_RCC_ClockConfig+0x1c0>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 0307 	and.w	r3, r3, #7
 800460a:	683a      	ldr	r2, [r7, #0]
 800460c:	429a      	cmp	r2, r3
 800460e:	d001      	beq.n	8004614 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	e0b8      	b.n	8004786 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 0302 	and.w	r3, r3, #2
 800461c:	2b00      	cmp	r3, #0
 800461e:	d020      	beq.n	8004662 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0304 	and.w	r3, r3, #4
 8004628:	2b00      	cmp	r3, #0
 800462a:	d005      	beq.n	8004638 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800462c:	4b59      	ldr	r3, [pc, #356]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	4a58      	ldr	r2, [pc, #352]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 8004632:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004636:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0308 	and.w	r3, r3, #8
 8004640:	2b00      	cmp	r3, #0
 8004642:	d005      	beq.n	8004650 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004644:	4b53      	ldr	r3, [pc, #332]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	4a52      	ldr	r2, [pc, #328]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 800464a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800464e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004650:	4b50      	ldr	r3, [pc, #320]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	494d      	ldr	r1, [pc, #308]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 800465e:	4313      	orrs	r3, r2
 8004660:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f003 0301 	and.w	r3, r3, #1
 800466a:	2b00      	cmp	r3, #0
 800466c:	d040      	beq.n	80046f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	2b01      	cmp	r3, #1
 8004674:	d107      	bne.n	8004686 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004676:	4b47      	ldr	r3, [pc, #284]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d115      	bne.n	80046ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e07f      	b.n	8004786 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	2b02      	cmp	r3, #2
 800468c:	d107      	bne.n	800469e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800468e:	4b41      	ldr	r3, [pc, #260]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d109      	bne.n	80046ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e073      	b.n	8004786 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800469e:	4b3d      	ldr	r3, [pc, #244]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d101      	bne.n	80046ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e06b      	b.n	8004786 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046ae:	4b39      	ldr	r3, [pc, #228]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f023 0203 	bic.w	r2, r3, #3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	4936      	ldr	r1, [pc, #216]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 80046bc:	4313      	orrs	r3, r2
 80046be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046c0:	f7fe fbac 	bl	8002e1c <HAL_GetTick>
 80046c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046c6:	e00a      	b.n	80046de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046c8:	f7fe fba8 	bl	8002e1c <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d901      	bls.n	80046de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e053      	b.n	8004786 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046de:	4b2d      	ldr	r3, [pc, #180]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	f003 020c 	and.w	r2, r3, #12
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d1eb      	bne.n	80046c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046f0:	4b27      	ldr	r3, [pc, #156]	; (8004790 <HAL_RCC_ClockConfig+0x1c0>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 0307 	and.w	r3, r3, #7
 80046f8:	683a      	ldr	r2, [r7, #0]
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d210      	bcs.n	8004720 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046fe:	4b24      	ldr	r3, [pc, #144]	; (8004790 <HAL_RCC_ClockConfig+0x1c0>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f023 0207 	bic.w	r2, r3, #7
 8004706:	4922      	ldr	r1, [pc, #136]	; (8004790 <HAL_RCC_ClockConfig+0x1c0>)
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	4313      	orrs	r3, r2
 800470c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800470e:	4b20      	ldr	r3, [pc, #128]	; (8004790 <HAL_RCC_ClockConfig+0x1c0>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 0307 	and.w	r3, r3, #7
 8004716:	683a      	ldr	r2, [r7, #0]
 8004718:	429a      	cmp	r2, r3
 800471a:	d001      	beq.n	8004720 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	e032      	b.n	8004786 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0304 	and.w	r3, r3, #4
 8004728:	2b00      	cmp	r3, #0
 800472a:	d008      	beq.n	800473e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800472c:	4b19      	ldr	r3, [pc, #100]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	4916      	ldr	r1, [pc, #88]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 800473a:	4313      	orrs	r3, r2
 800473c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 0308 	and.w	r3, r3, #8
 8004746:	2b00      	cmp	r3, #0
 8004748:	d009      	beq.n	800475e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800474a:	4b12      	ldr	r3, [pc, #72]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	691b      	ldr	r3, [r3, #16]
 8004756:	00db      	lsls	r3, r3, #3
 8004758:	490e      	ldr	r1, [pc, #56]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 800475a:	4313      	orrs	r3, r2
 800475c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800475e:	f000 f821 	bl	80047a4 <HAL_RCC_GetSysClockFreq>
 8004762:	4602      	mov	r2, r0
 8004764:	4b0b      	ldr	r3, [pc, #44]	; (8004794 <HAL_RCC_ClockConfig+0x1c4>)
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	091b      	lsrs	r3, r3, #4
 800476a:	f003 030f 	and.w	r3, r3, #15
 800476e:	490a      	ldr	r1, [pc, #40]	; (8004798 <HAL_RCC_ClockConfig+0x1c8>)
 8004770:	5ccb      	ldrb	r3, [r1, r3]
 8004772:	fa22 f303 	lsr.w	r3, r2, r3
 8004776:	4a09      	ldr	r2, [pc, #36]	; (800479c <HAL_RCC_ClockConfig+0x1cc>)
 8004778:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800477a:	4b09      	ldr	r3, [pc, #36]	; (80047a0 <HAL_RCC_ClockConfig+0x1d0>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4618      	mov	r0, r3
 8004780:	f7fe fb0a 	bl	8002d98 <HAL_InitTick>

  return HAL_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3710      	adds	r7, #16
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	40022000 	.word	0x40022000
 8004794:	40021000 	.word	0x40021000
 8004798:	080076a0 	.word	0x080076a0
 800479c:	2000015c 	.word	0x2000015c
 80047a0:	20000160 	.word	0x20000160

080047a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b087      	sub	sp, #28
 80047a8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80047aa:	2300      	movs	r3, #0
 80047ac:	60fb      	str	r3, [r7, #12]
 80047ae:	2300      	movs	r3, #0
 80047b0:	60bb      	str	r3, [r7, #8]
 80047b2:	2300      	movs	r3, #0
 80047b4:	617b      	str	r3, [r7, #20]
 80047b6:	2300      	movs	r3, #0
 80047b8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80047ba:	2300      	movs	r3, #0
 80047bc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80047be:	4b1e      	ldr	r3, [pc, #120]	; (8004838 <HAL_RCC_GetSysClockFreq+0x94>)
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f003 030c 	and.w	r3, r3, #12
 80047ca:	2b04      	cmp	r3, #4
 80047cc:	d002      	beq.n	80047d4 <HAL_RCC_GetSysClockFreq+0x30>
 80047ce:	2b08      	cmp	r3, #8
 80047d0:	d003      	beq.n	80047da <HAL_RCC_GetSysClockFreq+0x36>
 80047d2:	e027      	b.n	8004824 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80047d4:	4b19      	ldr	r3, [pc, #100]	; (800483c <HAL_RCC_GetSysClockFreq+0x98>)
 80047d6:	613b      	str	r3, [r7, #16]
      break;
 80047d8:	e027      	b.n	800482a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	0c9b      	lsrs	r3, r3, #18
 80047de:	f003 030f 	and.w	r3, r3, #15
 80047e2:	4a17      	ldr	r2, [pc, #92]	; (8004840 <HAL_RCC_GetSysClockFreq+0x9c>)
 80047e4:	5cd3      	ldrb	r3, [r2, r3]
 80047e6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d010      	beq.n	8004814 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80047f2:	4b11      	ldr	r3, [pc, #68]	; (8004838 <HAL_RCC_GetSysClockFreq+0x94>)
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	0c5b      	lsrs	r3, r3, #17
 80047f8:	f003 0301 	and.w	r3, r3, #1
 80047fc:	4a11      	ldr	r2, [pc, #68]	; (8004844 <HAL_RCC_GetSysClockFreq+0xa0>)
 80047fe:	5cd3      	ldrb	r3, [r2, r3]
 8004800:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	4a0d      	ldr	r2, [pc, #52]	; (800483c <HAL_RCC_GetSysClockFreq+0x98>)
 8004806:	fb03 f202 	mul.w	r2, r3, r2
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004810:	617b      	str	r3, [r7, #20]
 8004812:	e004      	b.n	800481e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	4a0c      	ldr	r2, [pc, #48]	; (8004848 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004818:	fb02 f303 	mul.w	r3, r2, r3
 800481c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	613b      	str	r3, [r7, #16]
      break;
 8004822:	e002      	b.n	800482a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004824:	4b05      	ldr	r3, [pc, #20]	; (800483c <HAL_RCC_GetSysClockFreq+0x98>)
 8004826:	613b      	str	r3, [r7, #16]
      break;
 8004828:	bf00      	nop
    }
  }
  return sysclockfreq;
 800482a:	693b      	ldr	r3, [r7, #16]
}
 800482c:	4618      	mov	r0, r3
 800482e:	371c      	adds	r7, #28
 8004830:	46bd      	mov	sp, r7
 8004832:	bc80      	pop	{r7}
 8004834:	4770      	bx	lr
 8004836:	bf00      	nop
 8004838:	40021000 	.word	0x40021000
 800483c:	007a1200 	.word	0x007a1200
 8004840:	080076b0 	.word	0x080076b0
 8004844:	080076c0 	.word	0x080076c0
 8004848:	003d0900 	.word	0x003d0900

0800484c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800484c:	b480      	push	{r7}
 800484e:	b085      	sub	sp, #20
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004854:	4b0a      	ldr	r3, [pc, #40]	; (8004880 <RCC_Delay+0x34>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a0a      	ldr	r2, [pc, #40]	; (8004884 <RCC_Delay+0x38>)
 800485a:	fba2 2303 	umull	r2, r3, r2, r3
 800485e:	0a5b      	lsrs	r3, r3, #9
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	fb02 f303 	mul.w	r3, r2, r3
 8004866:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004868:	bf00      	nop
  }
  while (Delay --);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	1e5a      	subs	r2, r3, #1
 800486e:	60fa      	str	r2, [r7, #12]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d1f9      	bne.n	8004868 <RCC_Delay+0x1c>
}
 8004874:	bf00      	nop
 8004876:	bf00      	nop
 8004878:	3714      	adds	r7, #20
 800487a:	46bd      	mov	sp, r7
 800487c:	bc80      	pop	{r7}
 800487e:	4770      	bx	lr
 8004880:	2000015c 	.word	0x2000015c
 8004884:	10624dd3 	.word	0x10624dd3

08004888 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b086      	sub	sp, #24
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004890:	2300      	movs	r3, #0
 8004892:	613b      	str	r3, [r7, #16]
 8004894:	2300      	movs	r3, #0
 8004896:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 0301 	and.w	r3, r3, #1
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d07d      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80048a4:	2300      	movs	r3, #0
 80048a6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048a8:	4b4f      	ldr	r3, [pc, #316]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048aa:	69db      	ldr	r3, [r3, #28]
 80048ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d10d      	bne.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048b4:	4b4c      	ldr	r3, [pc, #304]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048b6:	69db      	ldr	r3, [r3, #28]
 80048b8:	4a4b      	ldr	r2, [pc, #300]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048be:	61d3      	str	r3, [r2, #28]
 80048c0:	4b49      	ldr	r3, [pc, #292]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048c2:	69db      	ldr	r3, [r3, #28]
 80048c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048c8:	60bb      	str	r3, [r7, #8]
 80048ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048cc:	2301      	movs	r3, #1
 80048ce:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048d0:	4b46      	ldr	r3, [pc, #280]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d118      	bne.n	800490e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048dc:	4b43      	ldr	r3, [pc, #268]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a42      	ldr	r2, [pc, #264]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048e8:	f7fe fa98 	bl	8002e1c <HAL_GetTick>
 80048ec:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048ee:	e008      	b.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048f0:	f7fe fa94 	bl	8002e1c <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	2b64      	cmp	r3, #100	; 0x64
 80048fc:	d901      	bls.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e06d      	b.n	80049de <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004902:	4b3a      	ldr	r3, [pc, #232]	; (80049ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800490a:	2b00      	cmp	r3, #0
 800490c:	d0f0      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800490e:	4b36      	ldr	r3, [pc, #216]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004910:	6a1b      	ldr	r3, [r3, #32]
 8004912:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004916:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d02e      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004926:	68fa      	ldr	r2, [r7, #12]
 8004928:	429a      	cmp	r2, r3
 800492a:	d027      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800492c:	4b2e      	ldr	r3, [pc, #184]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004934:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004936:	4b2e      	ldr	r3, [pc, #184]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004938:	2201      	movs	r2, #1
 800493a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800493c:	4b2c      	ldr	r3, [pc, #176]	; (80049f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800493e:	2200      	movs	r2, #0
 8004940:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004942:	4a29      	ldr	r2, [pc, #164]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f003 0301 	and.w	r3, r3, #1
 800494e:	2b00      	cmp	r3, #0
 8004950:	d014      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004952:	f7fe fa63 	bl	8002e1c <HAL_GetTick>
 8004956:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004958:	e00a      	b.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800495a:	f7fe fa5f 	bl	8002e1c <HAL_GetTick>
 800495e:	4602      	mov	r2, r0
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	f241 3288 	movw	r2, #5000	; 0x1388
 8004968:	4293      	cmp	r3, r2
 800496a:	d901      	bls.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800496c:	2303      	movs	r3, #3
 800496e:	e036      	b.n	80049de <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004970:	4b1d      	ldr	r3, [pc, #116]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004972:	6a1b      	ldr	r3, [r3, #32]
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b00      	cmp	r3, #0
 800497a:	d0ee      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800497c:	4b1a      	ldr	r3, [pc, #104]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800497e:	6a1b      	ldr	r3, [r3, #32]
 8004980:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	4917      	ldr	r1, [pc, #92]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800498a:	4313      	orrs	r3, r2
 800498c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800498e:	7dfb      	ldrb	r3, [r7, #23]
 8004990:	2b01      	cmp	r3, #1
 8004992:	d105      	bne.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004994:	4b14      	ldr	r3, [pc, #80]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004996:	69db      	ldr	r3, [r3, #28]
 8004998:	4a13      	ldr	r2, [pc, #76]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800499a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800499e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0302 	and.w	r3, r3, #2
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d008      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80049ac:	4b0e      	ldr	r3, [pc, #56]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	490b      	ldr	r1, [pc, #44]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0310 	and.w	r3, r3, #16
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d008      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049ca:	4b07      	ldr	r3, [pc, #28]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	68db      	ldr	r3, [r3, #12]
 80049d6:	4904      	ldr	r1, [pc, #16]	; (80049e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049d8:	4313      	orrs	r3, r2
 80049da:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80049dc:	2300      	movs	r3, #0
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3718      	adds	r7, #24
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	40021000 	.word	0x40021000
 80049ec:	40007000 	.word	0x40007000
 80049f0:	42420440 	.word	0x42420440

080049f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b082      	sub	sp, #8
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d101      	bne.n	8004a06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e041      	b.n	8004a8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d106      	bne.n	8004a20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f7fd ffb4 	bl	8002988 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2202      	movs	r2, #2
 8004a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	3304      	adds	r3, #4
 8004a30:	4619      	mov	r1, r3
 8004a32:	4610      	mov	r0, r2
 8004a34:	f000 ffbc 	bl	80059b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a88:	2300      	movs	r3, #0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3708      	adds	r7, #8
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
	...

08004a94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b085      	sub	sp, #20
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d001      	beq.n	8004aac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e03a      	b.n	8004b22 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2202      	movs	r2, #2
 8004ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68da      	ldr	r2, [r3, #12]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f042 0201 	orr.w	r2, r2, #1
 8004ac2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a18      	ldr	r2, [pc, #96]	; (8004b2c <HAL_TIM_Base_Start_IT+0x98>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d00e      	beq.n	8004aec <HAL_TIM_Base_Start_IT+0x58>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ad6:	d009      	beq.n	8004aec <HAL_TIM_Base_Start_IT+0x58>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	4a14      	ldr	r2, [pc, #80]	; (8004b30 <HAL_TIM_Base_Start_IT+0x9c>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d004      	beq.n	8004aec <HAL_TIM_Base_Start_IT+0x58>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a13      	ldr	r2, [pc, #76]	; (8004b34 <HAL_TIM_Base_Start_IT+0xa0>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d111      	bne.n	8004b10 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	f003 0307 	and.w	r3, r3, #7
 8004af6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2b06      	cmp	r3, #6
 8004afc:	d010      	beq.n	8004b20 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f042 0201 	orr.w	r2, r2, #1
 8004b0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b0e:	e007      	b.n	8004b20 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f042 0201 	orr.w	r2, r2, #1
 8004b1e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b20:	2300      	movs	r3, #0
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3714      	adds	r7, #20
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bc80      	pop	{r7}
 8004b2a:	4770      	bx	lr
 8004b2c:	40012c00 	.word	0x40012c00
 8004b30:	40000400 	.word	0x40000400
 8004b34:	40000800 	.word	0x40000800

08004b38 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b082      	sub	sp, #8
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d101      	bne.n	8004b4a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e041      	b.n	8004bce <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d106      	bne.n	8004b64 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f000 f839 	bl	8004bd6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2202      	movs	r2, #2
 8004b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	3304      	adds	r3, #4
 8004b74:	4619      	mov	r1, r3
 8004b76:	4610      	mov	r0, r2
 8004b78:	f000 ff1a 	bl	80059b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3708      	adds	r7, #8
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}

08004bd6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004bd6:	b480      	push	{r7}
 8004bd8:	b083      	sub	sp, #12
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004bde:	bf00      	nop
 8004be0:	370c      	adds	r7, #12
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bc80      	pop	{r7}
 8004be6:	4770      	bx	lr

08004be8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d109      	bne.n	8004c0c <HAL_TIM_PWM_Start+0x24>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	bf14      	ite	ne
 8004c04:	2301      	movne	r3, #1
 8004c06:	2300      	moveq	r3, #0
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	e022      	b.n	8004c52 <HAL_TIM_PWM_Start+0x6a>
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	2b04      	cmp	r3, #4
 8004c10:	d109      	bne.n	8004c26 <HAL_TIM_PWM_Start+0x3e>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	bf14      	ite	ne
 8004c1e:	2301      	movne	r3, #1
 8004c20:	2300      	moveq	r3, #0
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	e015      	b.n	8004c52 <HAL_TIM_PWM_Start+0x6a>
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	2b08      	cmp	r3, #8
 8004c2a:	d109      	bne.n	8004c40 <HAL_TIM_PWM_Start+0x58>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	bf14      	ite	ne
 8004c38:	2301      	movne	r3, #1
 8004c3a:	2300      	moveq	r3, #0
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	e008      	b.n	8004c52 <HAL_TIM_PWM_Start+0x6a>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	bf14      	ite	ne
 8004c4c:	2301      	movne	r3, #1
 8004c4e:	2300      	moveq	r3, #0
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d001      	beq.n	8004c5a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e05e      	b.n	8004d18 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d104      	bne.n	8004c6a <HAL_TIM_PWM_Start+0x82>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2202      	movs	r2, #2
 8004c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c68:	e013      	b.n	8004c92 <HAL_TIM_PWM_Start+0xaa>
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	2b04      	cmp	r3, #4
 8004c6e:	d104      	bne.n	8004c7a <HAL_TIM_PWM_Start+0x92>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c78:	e00b      	b.n	8004c92 <HAL_TIM_PWM_Start+0xaa>
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	2b08      	cmp	r3, #8
 8004c7e:	d104      	bne.n	8004c8a <HAL_TIM_PWM_Start+0xa2>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2202      	movs	r2, #2
 8004c84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c88:	e003      	b.n	8004c92 <HAL_TIM_PWM_Start+0xaa>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2202      	movs	r2, #2
 8004c8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2201      	movs	r2, #1
 8004c98:	6839      	ldr	r1, [r7, #0]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f001 fa15 	bl	80060ca <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a1e      	ldr	r2, [pc, #120]	; (8004d20 <HAL_TIM_PWM_Start+0x138>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d107      	bne.n	8004cba <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004cb8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a18      	ldr	r2, [pc, #96]	; (8004d20 <HAL_TIM_PWM_Start+0x138>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d00e      	beq.n	8004ce2 <HAL_TIM_PWM_Start+0xfa>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ccc:	d009      	beq.n	8004ce2 <HAL_TIM_PWM_Start+0xfa>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a14      	ldr	r2, [pc, #80]	; (8004d24 <HAL_TIM_PWM_Start+0x13c>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d004      	beq.n	8004ce2 <HAL_TIM_PWM_Start+0xfa>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a12      	ldr	r2, [pc, #72]	; (8004d28 <HAL_TIM_PWM_Start+0x140>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d111      	bne.n	8004d06 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	f003 0307 	and.w	r3, r3, #7
 8004cec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2b06      	cmp	r3, #6
 8004cf2:	d010      	beq.n	8004d16 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f042 0201 	orr.w	r2, r2, #1
 8004d02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d04:	e007      	b.n	8004d16 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f042 0201 	orr.w	r2, r2, #1
 8004d14:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d16:	2300      	movs	r3, #0
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3710      	adds	r7, #16
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	40012c00 	.word	0x40012c00
 8004d24:	40000400 	.word	0x40000400
 8004d28:	40000800 	.word	0x40000800

08004d2c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b082      	sub	sp, #8
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d101      	bne.n	8004d3e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e041      	b.n	8004dc2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d106      	bne.n	8004d58 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f000 f839 	bl	8004dca <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2202      	movs	r2, #2
 8004d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	3304      	adds	r3, #4
 8004d68:	4619      	mov	r1, r3
 8004d6a:	4610      	mov	r0, r2
 8004d6c:	f000 fe20 	bl	80059b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2201      	movs	r2, #1
 8004d74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3708      	adds	r7, #8
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004dca:	b480      	push	{r7}
 8004dcc:	b083      	sub	sp, #12
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004dd2:	bf00      	nop
 8004dd4:	370c      	adds	r7, #12
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bc80      	pop	{r7}
 8004dda:	4770      	bx	lr

08004ddc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
 8004de4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004de6:	2300      	movs	r3, #0
 8004de8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d104      	bne.n	8004dfa <HAL_TIM_IC_Start_IT+0x1e>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	e013      	b.n	8004e22 <HAL_TIM_IC_Start_IT+0x46>
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	2b04      	cmp	r3, #4
 8004dfe:	d104      	bne.n	8004e0a <HAL_TIM_IC_Start_IT+0x2e>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004e06:	b2db      	uxtb	r3, r3
 8004e08:	e00b      	b.n	8004e22 <HAL_TIM_IC_Start_IT+0x46>
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	2b08      	cmp	r3, #8
 8004e0e:	d104      	bne.n	8004e1a <HAL_TIM_IC_Start_IT+0x3e>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	e003      	b.n	8004e22 <HAL_TIM_IC_Start_IT+0x46>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d104      	bne.n	8004e34 <HAL_TIM_IC_Start_IT+0x58>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004e30:	b2db      	uxtb	r3, r3
 8004e32:	e013      	b.n	8004e5c <HAL_TIM_IC_Start_IT+0x80>
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	2b04      	cmp	r3, #4
 8004e38:	d104      	bne.n	8004e44 <HAL_TIM_IC_Start_IT+0x68>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	e00b      	b.n	8004e5c <HAL_TIM_IC_Start_IT+0x80>
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	2b08      	cmp	r3, #8
 8004e48:	d104      	bne.n	8004e54 <HAL_TIM_IC_Start_IT+0x78>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	e003      	b.n	8004e5c <HAL_TIM_IC_Start_IT+0x80>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e5e:	7bbb      	ldrb	r3, [r7, #14]
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d102      	bne.n	8004e6a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004e64:	7b7b      	ldrb	r3, [r7, #13]
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d001      	beq.n	8004e6e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e0b8      	b.n	8004fe0 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d104      	bne.n	8004e7e <HAL_TIM_IC_Start_IT+0xa2>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2202      	movs	r2, #2
 8004e78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e7c:	e013      	b.n	8004ea6 <HAL_TIM_IC_Start_IT+0xca>
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	2b04      	cmp	r3, #4
 8004e82:	d104      	bne.n	8004e8e <HAL_TIM_IC_Start_IT+0xb2>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2202      	movs	r2, #2
 8004e88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e8c:	e00b      	b.n	8004ea6 <HAL_TIM_IC_Start_IT+0xca>
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	2b08      	cmp	r3, #8
 8004e92:	d104      	bne.n	8004e9e <HAL_TIM_IC_Start_IT+0xc2>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2202      	movs	r2, #2
 8004e98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e9c:	e003      	b.n	8004ea6 <HAL_TIM_IC_Start_IT+0xca>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2202      	movs	r2, #2
 8004ea2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d104      	bne.n	8004eb6 <HAL_TIM_IC_Start_IT+0xda>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2202      	movs	r2, #2
 8004eb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004eb4:	e013      	b.n	8004ede <HAL_TIM_IC_Start_IT+0x102>
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	2b04      	cmp	r3, #4
 8004eba:	d104      	bne.n	8004ec6 <HAL_TIM_IC_Start_IT+0xea>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2202      	movs	r2, #2
 8004ec0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ec4:	e00b      	b.n	8004ede <HAL_TIM_IC_Start_IT+0x102>
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	2b08      	cmp	r3, #8
 8004eca:	d104      	bne.n	8004ed6 <HAL_TIM_IC_Start_IT+0xfa>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2202      	movs	r2, #2
 8004ed0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ed4:	e003      	b.n	8004ede <HAL_TIM_IC_Start_IT+0x102>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2202      	movs	r2, #2
 8004eda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	2b0c      	cmp	r3, #12
 8004ee2:	d841      	bhi.n	8004f68 <HAL_TIM_IC_Start_IT+0x18c>
 8004ee4:	a201      	add	r2, pc, #4	; (adr r2, 8004eec <HAL_TIM_IC_Start_IT+0x110>)
 8004ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eea:	bf00      	nop
 8004eec:	08004f21 	.word	0x08004f21
 8004ef0:	08004f69 	.word	0x08004f69
 8004ef4:	08004f69 	.word	0x08004f69
 8004ef8:	08004f69 	.word	0x08004f69
 8004efc:	08004f33 	.word	0x08004f33
 8004f00:	08004f69 	.word	0x08004f69
 8004f04:	08004f69 	.word	0x08004f69
 8004f08:	08004f69 	.word	0x08004f69
 8004f0c:	08004f45 	.word	0x08004f45
 8004f10:	08004f69 	.word	0x08004f69
 8004f14:	08004f69 	.word	0x08004f69
 8004f18:	08004f69 	.word	0x08004f69
 8004f1c:	08004f57 	.word	0x08004f57
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	68da      	ldr	r2, [r3, #12]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f042 0202 	orr.w	r2, r2, #2
 8004f2e:	60da      	str	r2, [r3, #12]
      break;
 8004f30:	e01d      	b.n	8004f6e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68da      	ldr	r2, [r3, #12]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f042 0204 	orr.w	r2, r2, #4
 8004f40:	60da      	str	r2, [r3, #12]
      break;
 8004f42:	e014      	b.n	8004f6e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68da      	ldr	r2, [r3, #12]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f042 0208 	orr.w	r2, r2, #8
 8004f52:	60da      	str	r2, [r3, #12]
      break;
 8004f54:	e00b      	b.n	8004f6e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	68da      	ldr	r2, [r3, #12]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f042 0210 	orr.w	r2, r2, #16
 8004f64:	60da      	str	r2, [r3, #12]
      break;
 8004f66:	e002      	b.n	8004f6e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	73fb      	strb	r3, [r7, #15]
      break;
 8004f6c:	bf00      	nop
  }

  if (status == HAL_OK)
 8004f6e:	7bfb      	ldrb	r3, [r7, #15]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d134      	bne.n	8004fde <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	6839      	ldr	r1, [r7, #0]
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f001 f8a4 	bl	80060ca <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a18      	ldr	r2, [pc, #96]	; (8004fe8 <HAL_TIM_IC_Start_IT+0x20c>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d00e      	beq.n	8004faa <HAL_TIM_IC_Start_IT+0x1ce>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f94:	d009      	beq.n	8004faa <HAL_TIM_IC_Start_IT+0x1ce>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a14      	ldr	r2, [pc, #80]	; (8004fec <HAL_TIM_IC_Start_IT+0x210>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d004      	beq.n	8004faa <HAL_TIM_IC_Start_IT+0x1ce>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a12      	ldr	r2, [pc, #72]	; (8004ff0 <HAL_TIM_IC_Start_IT+0x214>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d111      	bne.n	8004fce <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	f003 0307 	and.w	r3, r3, #7
 8004fb4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	2b06      	cmp	r3, #6
 8004fba:	d010      	beq.n	8004fde <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f042 0201 	orr.w	r2, r2, #1
 8004fca:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fcc:	e007      	b.n	8004fde <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f042 0201 	orr.w	r2, r2, #1
 8004fdc:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	40012c00 	.word	0x40012c00
 8004fec:	40000400 	.word	0x40000400
 8004ff0:	40000800 	.word	0x40000800

08004ff4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b086      	sub	sp, #24
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
 8004ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d101      	bne.n	8005008 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e093      	b.n	8005130 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800500e:	b2db      	uxtb	r3, r3
 8005010:	2b00      	cmp	r3, #0
 8005012:	d106      	bne.n	8005022 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f7fd fd2b 	bl	8002a78 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2202      	movs	r2, #2
 8005026:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	6812      	ldr	r2, [r2, #0]
 8005034:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005038:	f023 0307 	bic.w	r3, r3, #7
 800503c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	3304      	adds	r3, #4
 8005046:	4619      	mov	r1, r3
 8005048:	4610      	mov	r0, r2
 800504a:	f000 fcb1 	bl	80059b0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	699b      	ldr	r3, [r3, #24]
 800505c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	6a1b      	ldr	r3, [r3, #32]
 8005064:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	697a      	ldr	r2, [r7, #20]
 800506c:	4313      	orrs	r3, r2
 800506e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005076:	f023 0303 	bic.w	r3, r3, #3
 800507a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	689a      	ldr	r2, [r3, #8]
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	699b      	ldr	r3, [r3, #24]
 8005084:	021b      	lsls	r3, r3, #8
 8005086:	4313      	orrs	r3, r2
 8005088:	693a      	ldr	r2, [r7, #16]
 800508a:	4313      	orrs	r3, r2
 800508c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005094:	f023 030c 	bic.w	r3, r3, #12
 8005098:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80050a0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80050a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	68da      	ldr	r2, [r3, #12]
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	69db      	ldr	r3, [r3, #28]
 80050ae:	021b      	lsls	r3, r3, #8
 80050b0:	4313      	orrs	r3, r2
 80050b2:	693a      	ldr	r2, [r7, #16]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	011a      	lsls	r2, r3, #4
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	6a1b      	ldr	r3, [r3, #32]
 80050c2:	031b      	lsls	r3, r3, #12
 80050c4:	4313      	orrs	r3, r2
 80050c6:	693a      	ldr	r2, [r7, #16]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80050d2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685a      	ldr	r2, [r3, #4]
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	011b      	lsls	r3, r3, #4
 80050de:	4313      	orrs	r3, r2
 80050e0:	68fa      	ldr	r2, [r7, #12]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	697a      	ldr	r2, [r7, #20]
 80050ec:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2201      	movs	r2, #1
 8005102:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2201      	movs	r2, #1
 800510a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2201      	movs	r2, #1
 8005112:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2201      	movs	r2, #1
 800511a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2201      	movs	r2, #1
 8005122:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2201      	movs	r2, #1
 800512a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800512e:	2300      	movs	r3, #0
}
 8005130:	4618      	mov	r0, r3
 8005132:	3718      	adds	r7, #24
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}

08005138 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b084      	sub	sp, #16
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005148:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005150:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005158:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005160:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d110      	bne.n	800518a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005168:	7bfb      	ldrb	r3, [r7, #15]
 800516a:	2b01      	cmp	r3, #1
 800516c:	d102      	bne.n	8005174 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800516e:	7b7b      	ldrb	r3, [r7, #13]
 8005170:	2b01      	cmp	r3, #1
 8005172:	d001      	beq.n	8005178 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e089      	b.n	800528c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2202      	movs	r2, #2
 800517c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2202      	movs	r2, #2
 8005184:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005188:	e031      	b.n	80051ee <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	2b04      	cmp	r3, #4
 800518e:	d110      	bne.n	80051b2 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005190:	7bbb      	ldrb	r3, [r7, #14]
 8005192:	2b01      	cmp	r3, #1
 8005194:	d102      	bne.n	800519c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005196:	7b3b      	ldrb	r3, [r7, #12]
 8005198:	2b01      	cmp	r3, #1
 800519a:	d001      	beq.n	80051a0 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e075      	b.n	800528c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2202      	movs	r2, #2
 80051a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2202      	movs	r2, #2
 80051ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80051b0:	e01d      	b.n	80051ee <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80051b2:	7bfb      	ldrb	r3, [r7, #15]
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d108      	bne.n	80051ca <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80051b8:	7bbb      	ldrb	r3, [r7, #14]
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d105      	bne.n	80051ca <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80051be:	7b7b      	ldrb	r3, [r7, #13]
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d102      	bne.n	80051ca <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80051c4:	7b3b      	ldrb	r3, [r7, #12]
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d001      	beq.n	80051ce <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e05e      	b.n	800528c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2202      	movs	r2, #2
 80051d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2202      	movs	r2, #2
 80051da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2202      	movs	r2, #2
 80051e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2202      	movs	r2, #2
 80051ea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d003      	beq.n	80051fc <HAL_TIM_Encoder_Start_IT+0xc4>
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	2b04      	cmp	r3, #4
 80051f8:	d010      	beq.n	800521c <HAL_TIM_Encoder_Start_IT+0xe4>
 80051fa:	e01f      	b.n	800523c <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2201      	movs	r2, #1
 8005202:	2100      	movs	r1, #0
 8005204:	4618      	mov	r0, r3
 8005206:	f000 ff60 	bl	80060ca <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	68da      	ldr	r2, [r3, #12]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f042 0202 	orr.w	r2, r2, #2
 8005218:	60da      	str	r2, [r3, #12]
      break;
 800521a:	e02e      	b.n	800527a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2201      	movs	r2, #1
 8005222:	2104      	movs	r1, #4
 8005224:	4618      	mov	r0, r3
 8005226:	f000 ff50 	bl	80060ca <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	68da      	ldr	r2, [r3, #12]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f042 0204 	orr.w	r2, r2, #4
 8005238:	60da      	str	r2, [r3, #12]
      break;
 800523a:	e01e      	b.n	800527a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2201      	movs	r2, #1
 8005242:	2100      	movs	r1, #0
 8005244:	4618      	mov	r0, r3
 8005246:	f000 ff40 	bl	80060ca <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	2201      	movs	r2, #1
 8005250:	2104      	movs	r1, #4
 8005252:	4618      	mov	r0, r3
 8005254:	f000 ff39 	bl	80060ca <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68da      	ldr	r2, [r3, #12]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f042 0202 	orr.w	r2, r2, #2
 8005266:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68da      	ldr	r2, [r3, #12]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f042 0204 	orr.w	r2, r2, #4
 8005276:	60da      	str	r2, [r3, #12]
      break;
 8005278:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f042 0201 	orr.w	r2, r2, #1
 8005288:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800528a:	2300      	movs	r3, #0
}
 800528c:	4618      	mov	r0, r3
 800528e:	3710      	adds	r7, #16
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}

08005294 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b082      	sub	sp, #8
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	691b      	ldr	r3, [r3, #16]
 80052a2:	f003 0302 	and.w	r3, r3, #2
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d122      	bne.n	80052f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	f003 0302 	and.w	r3, r3, #2
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d11b      	bne.n	80052f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f06f 0202 	mvn.w	r2, #2
 80052c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2201      	movs	r2, #1
 80052c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	699b      	ldr	r3, [r3, #24]
 80052ce:	f003 0303 	and.w	r3, r3, #3
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d003      	beq.n	80052de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f7fc fb36 	bl	8001948 <HAL_TIM_IC_CaptureCallback>
 80052dc:	e005      	b.n	80052ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 fb4a 	bl	8005978 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 fb50 	bl	800598a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	691b      	ldr	r3, [r3, #16]
 80052f6:	f003 0304 	and.w	r3, r3, #4
 80052fa:	2b04      	cmp	r3, #4
 80052fc:	d122      	bne.n	8005344 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	f003 0304 	and.w	r3, r3, #4
 8005308:	2b04      	cmp	r3, #4
 800530a:	d11b      	bne.n	8005344 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f06f 0204 	mvn.w	r2, #4
 8005314:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2202      	movs	r2, #2
 800531a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005326:	2b00      	cmp	r3, #0
 8005328:	d003      	beq.n	8005332 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f7fc fb0c 	bl	8001948 <HAL_TIM_IC_CaptureCallback>
 8005330:	e005      	b.n	800533e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 fb20 	bl	8005978 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005338:	6878      	ldr	r0, [r7, #4]
 800533a:	f000 fb26 	bl	800598a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2200      	movs	r2, #0
 8005342:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	691b      	ldr	r3, [r3, #16]
 800534a:	f003 0308 	and.w	r3, r3, #8
 800534e:	2b08      	cmp	r3, #8
 8005350:	d122      	bne.n	8005398 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	f003 0308 	and.w	r3, r3, #8
 800535c:	2b08      	cmp	r3, #8
 800535e:	d11b      	bne.n	8005398 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f06f 0208 	mvn.w	r2, #8
 8005368:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2204      	movs	r2, #4
 800536e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	69db      	ldr	r3, [r3, #28]
 8005376:	f003 0303 	and.w	r3, r3, #3
 800537a:	2b00      	cmp	r3, #0
 800537c:	d003      	beq.n	8005386 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f7fc fae2 	bl	8001948 <HAL_TIM_IC_CaptureCallback>
 8005384:	e005      	b.n	8005392 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 faf6 	bl	8005978 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 fafc 	bl	800598a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	f003 0310 	and.w	r3, r3, #16
 80053a2:	2b10      	cmp	r3, #16
 80053a4:	d122      	bne.n	80053ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	f003 0310 	and.w	r3, r3, #16
 80053b0:	2b10      	cmp	r3, #16
 80053b2:	d11b      	bne.n	80053ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f06f 0210 	mvn.w	r2, #16
 80053bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2208      	movs	r2, #8
 80053c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	69db      	ldr	r3, [r3, #28]
 80053ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d003      	beq.n	80053da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f7fc fab8 	bl	8001948 <HAL_TIM_IC_CaptureCallback>
 80053d8:	e005      	b.n	80053e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 facc 	bl	8005978 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f000 fad2 	bl	800598a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	f003 0301 	and.w	r3, r3, #1
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d10e      	bne.n	8005418 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	f003 0301 	and.w	r3, r3, #1
 8005404:	2b01      	cmp	r3, #1
 8005406:	d107      	bne.n	8005418 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f06f 0201 	mvn.w	r2, #1
 8005410:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f7fc fa2c 	bl	8001870 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	691b      	ldr	r3, [r3, #16]
 800541e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005422:	2b80      	cmp	r3, #128	; 0x80
 8005424:	d10e      	bne.n	8005444 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005430:	2b80      	cmp	r3, #128	; 0x80
 8005432:	d107      	bne.n	8005444 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800543c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 ff20 	bl	8006284 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	691b      	ldr	r3, [r3, #16]
 800544a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800544e:	2b40      	cmp	r3, #64	; 0x40
 8005450:	d10e      	bne.n	8005470 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800545c:	2b40      	cmp	r3, #64	; 0x40
 800545e:	d107      	bne.n	8005470 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005468:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f000 fa96 	bl	800599c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	691b      	ldr	r3, [r3, #16]
 8005476:	f003 0320 	and.w	r3, r3, #32
 800547a:	2b20      	cmp	r3, #32
 800547c:	d10e      	bne.n	800549c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	f003 0320 	and.w	r3, r3, #32
 8005488:	2b20      	cmp	r3, #32
 800548a:	d107      	bne.n	800549c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f06f 0220 	mvn.w	r2, #32
 8005494:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 feeb 	bl	8006272 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800549c:	bf00      	nop
 800549e:	3708      	adds	r7, #8
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}

080054a4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b086      	sub	sp, #24
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	60b9      	str	r1, [r7, #8]
 80054ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054b0:	2300      	movs	r3, #0
 80054b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d101      	bne.n	80054c2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80054be:	2302      	movs	r3, #2
 80054c0:	e088      	b.n	80055d4 <HAL_TIM_IC_ConfigChannel+0x130>
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2201      	movs	r2, #1
 80054c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d11b      	bne.n	8005508 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6818      	ldr	r0, [r3, #0]
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	6819      	ldr	r1, [r3, #0]
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	685a      	ldr	r2, [r3, #4]
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	f000 fc50 	bl	8005d84 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	699a      	ldr	r2, [r3, #24]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f022 020c 	bic.w	r2, r2, #12
 80054f2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	6999      	ldr	r1, [r3, #24]
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	689a      	ldr	r2, [r3, #8]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	430a      	orrs	r2, r1
 8005504:	619a      	str	r2, [r3, #24]
 8005506:	e060      	b.n	80055ca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2b04      	cmp	r3, #4
 800550c:	d11c      	bne.n	8005548 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6818      	ldr	r0, [r3, #0]
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	6819      	ldr	r1, [r3, #0]
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	685a      	ldr	r2, [r3, #4]
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	68db      	ldr	r3, [r3, #12]
 800551e:	f000 fcb9 	bl	8005e94 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	699a      	ldr	r2, [r3, #24]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005530:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	6999      	ldr	r1, [r3, #24]
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	021a      	lsls	r2, r3, #8
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	430a      	orrs	r2, r1
 8005544:	619a      	str	r2, [r3, #24]
 8005546:	e040      	b.n	80055ca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2b08      	cmp	r3, #8
 800554c:	d11b      	bne.n	8005586 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	6818      	ldr	r0, [r3, #0]
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	6819      	ldr	r1, [r3, #0]
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	685a      	ldr	r2, [r3, #4]
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	68db      	ldr	r3, [r3, #12]
 800555e:	f000 fd04 	bl	8005f6a <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	69da      	ldr	r2, [r3, #28]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f022 020c 	bic.w	r2, r2, #12
 8005570:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	69d9      	ldr	r1, [r3, #28]
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	689a      	ldr	r2, [r3, #8]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	430a      	orrs	r2, r1
 8005582:	61da      	str	r2, [r3, #28]
 8005584:	e021      	b.n	80055ca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2b0c      	cmp	r3, #12
 800558a:	d11c      	bne.n	80055c6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	6818      	ldr	r0, [r3, #0]
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	6819      	ldr	r1, [r3, #0]
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	685a      	ldr	r2, [r3, #4]
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	f000 fd20 	bl	8005fe0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	69da      	ldr	r2, [r3, #28]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80055ae:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	69d9      	ldr	r1, [r3, #28]
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	021a      	lsls	r2, r3, #8
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	430a      	orrs	r2, r1
 80055c2:	61da      	str	r2, [r3, #28]
 80055c4:	e001      	b.n	80055ca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80055d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3718      	adds	r7, #24
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b086      	sub	sp, #24
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	60b9      	str	r1, [r7, #8]
 80055e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055e8:	2300      	movs	r3, #0
 80055ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d101      	bne.n	80055fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80055f6:	2302      	movs	r3, #2
 80055f8:	e0ae      	b.n	8005758 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2201      	movs	r2, #1
 80055fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2b0c      	cmp	r3, #12
 8005606:	f200 809f 	bhi.w	8005748 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800560a:	a201      	add	r2, pc, #4	; (adr r2, 8005610 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800560c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005610:	08005645 	.word	0x08005645
 8005614:	08005749 	.word	0x08005749
 8005618:	08005749 	.word	0x08005749
 800561c:	08005749 	.word	0x08005749
 8005620:	08005685 	.word	0x08005685
 8005624:	08005749 	.word	0x08005749
 8005628:	08005749 	.word	0x08005749
 800562c:	08005749 	.word	0x08005749
 8005630:	080056c7 	.word	0x080056c7
 8005634:	08005749 	.word	0x08005749
 8005638:	08005749 	.word	0x08005749
 800563c:	08005749 	.word	0x08005749
 8005640:	08005707 	.word	0x08005707
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68b9      	ldr	r1, [r7, #8]
 800564a:	4618      	mov	r0, r3
 800564c:	f000 fa12 	bl	8005a74 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	699a      	ldr	r2, [r3, #24]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f042 0208 	orr.w	r2, r2, #8
 800565e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	699a      	ldr	r2, [r3, #24]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f022 0204 	bic.w	r2, r2, #4
 800566e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	6999      	ldr	r1, [r3, #24]
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	691a      	ldr	r2, [r3, #16]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	430a      	orrs	r2, r1
 8005680:	619a      	str	r2, [r3, #24]
      break;
 8005682:	e064      	b.n	800574e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	68b9      	ldr	r1, [r7, #8]
 800568a:	4618      	mov	r0, r3
 800568c:	f000 fa58 	bl	8005b40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	699a      	ldr	r2, [r3, #24]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800569e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	699a      	ldr	r2, [r3, #24]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	6999      	ldr	r1, [r3, #24]
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	691b      	ldr	r3, [r3, #16]
 80056ba:	021a      	lsls	r2, r3, #8
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	430a      	orrs	r2, r1
 80056c2:	619a      	str	r2, [r3, #24]
      break;
 80056c4:	e043      	b.n	800574e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	68b9      	ldr	r1, [r7, #8]
 80056cc:	4618      	mov	r0, r3
 80056ce:	f000 faa1 	bl	8005c14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	69da      	ldr	r2, [r3, #28]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f042 0208 	orr.w	r2, r2, #8
 80056e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	69da      	ldr	r2, [r3, #28]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f022 0204 	bic.w	r2, r2, #4
 80056f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	69d9      	ldr	r1, [r3, #28]
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	691a      	ldr	r2, [r3, #16]
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	430a      	orrs	r2, r1
 8005702:	61da      	str	r2, [r3, #28]
      break;
 8005704:	e023      	b.n	800574e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	68b9      	ldr	r1, [r7, #8]
 800570c:	4618      	mov	r0, r3
 800570e:	f000 faeb 	bl	8005ce8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	69da      	ldr	r2, [r3, #28]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005720:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	69da      	ldr	r2, [r3, #28]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005730:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	69d9      	ldr	r1, [r3, #28]
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	691b      	ldr	r3, [r3, #16]
 800573c:	021a      	lsls	r2, r3, #8
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	430a      	orrs	r2, r1
 8005744:	61da      	str	r2, [r3, #28]
      break;
 8005746:	e002      	b.n	800574e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	75fb      	strb	r3, [r7, #23]
      break;
 800574c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005756:	7dfb      	ldrb	r3, [r7, #23]
}
 8005758:	4618      	mov	r0, r3
 800575a:	3718      	adds	r7, #24
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}

08005760 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b084      	sub	sp, #16
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800576a:	2300      	movs	r3, #0
 800576c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005774:	2b01      	cmp	r3, #1
 8005776:	d101      	bne.n	800577c <HAL_TIM_ConfigClockSource+0x1c>
 8005778:	2302      	movs	r3, #2
 800577a:	e0b4      	b.n	80058e6 <HAL_TIM_ConfigClockSource+0x186>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2201      	movs	r2, #1
 8005780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2202      	movs	r2, #2
 8005788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800579a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80057a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	68ba      	ldr	r2, [r7, #8]
 80057aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057b4:	d03e      	beq.n	8005834 <HAL_TIM_ConfigClockSource+0xd4>
 80057b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80057ba:	f200 8087 	bhi.w	80058cc <HAL_TIM_ConfigClockSource+0x16c>
 80057be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057c2:	f000 8086 	beq.w	80058d2 <HAL_TIM_ConfigClockSource+0x172>
 80057c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057ca:	d87f      	bhi.n	80058cc <HAL_TIM_ConfigClockSource+0x16c>
 80057cc:	2b70      	cmp	r3, #112	; 0x70
 80057ce:	d01a      	beq.n	8005806 <HAL_TIM_ConfigClockSource+0xa6>
 80057d0:	2b70      	cmp	r3, #112	; 0x70
 80057d2:	d87b      	bhi.n	80058cc <HAL_TIM_ConfigClockSource+0x16c>
 80057d4:	2b60      	cmp	r3, #96	; 0x60
 80057d6:	d050      	beq.n	800587a <HAL_TIM_ConfigClockSource+0x11a>
 80057d8:	2b60      	cmp	r3, #96	; 0x60
 80057da:	d877      	bhi.n	80058cc <HAL_TIM_ConfigClockSource+0x16c>
 80057dc:	2b50      	cmp	r3, #80	; 0x50
 80057de:	d03c      	beq.n	800585a <HAL_TIM_ConfigClockSource+0xfa>
 80057e0:	2b50      	cmp	r3, #80	; 0x50
 80057e2:	d873      	bhi.n	80058cc <HAL_TIM_ConfigClockSource+0x16c>
 80057e4:	2b40      	cmp	r3, #64	; 0x40
 80057e6:	d058      	beq.n	800589a <HAL_TIM_ConfigClockSource+0x13a>
 80057e8:	2b40      	cmp	r3, #64	; 0x40
 80057ea:	d86f      	bhi.n	80058cc <HAL_TIM_ConfigClockSource+0x16c>
 80057ec:	2b30      	cmp	r3, #48	; 0x30
 80057ee:	d064      	beq.n	80058ba <HAL_TIM_ConfigClockSource+0x15a>
 80057f0:	2b30      	cmp	r3, #48	; 0x30
 80057f2:	d86b      	bhi.n	80058cc <HAL_TIM_ConfigClockSource+0x16c>
 80057f4:	2b20      	cmp	r3, #32
 80057f6:	d060      	beq.n	80058ba <HAL_TIM_ConfigClockSource+0x15a>
 80057f8:	2b20      	cmp	r3, #32
 80057fa:	d867      	bhi.n	80058cc <HAL_TIM_ConfigClockSource+0x16c>
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d05c      	beq.n	80058ba <HAL_TIM_ConfigClockSource+0x15a>
 8005800:	2b10      	cmp	r3, #16
 8005802:	d05a      	beq.n	80058ba <HAL_TIM_ConfigClockSource+0x15a>
 8005804:	e062      	b.n	80058cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6818      	ldr	r0, [r3, #0]
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	6899      	ldr	r1, [r3, #8]
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	685a      	ldr	r2, [r3, #4]
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	f000 fc39 	bl	800608c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005828:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68ba      	ldr	r2, [r7, #8]
 8005830:	609a      	str	r2, [r3, #8]
      break;
 8005832:	e04f      	b.n	80058d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6818      	ldr	r0, [r3, #0]
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	6899      	ldr	r1, [r3, #8]
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	685a      	ldr	r2, [r3, #4]
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	f000 fc22 	bl	800608c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	689a      	ldr	r2, [r3, #8]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005856:	609a      	str	r2, [r3, #8]
      break;
 8005858:	e03c      	b.n	80058d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6818      	ldr	r0, [r3, #0]
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	6859      	ldr	r1, [r3, #4]
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	68db      	ldr	r3, [r3, #12]
 8005866:	461a      	mov	r2, r3
 8005868:	f000 fae6 	bl	8005e38 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	2150      	movs	r1, #80	; 0x50
 8005872:	4618      	mov	r0, r3
 8005874:	f000 fbf0 	bl	8006058 <TIM_ITRx_SetConfig>
      break;
 8005878:	e02c      	b.n	80058d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6818      	ldr	r0, [r3, #0]
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	6859      	ldr	r1, [r3, #4]
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	461a      	mov	r2, r3
 8005888:	f000 fb40 	bl	8005f0c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2160      	movs	r1, #96	; 0x60
 8005892:	4618      	mov	r0, r3
 8005894:	f000 fbe0 	bl	8006058 <TIM_ITRx_SetConfig>
      break;
 8005898:	e01c      	b.n	80058d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6818      	ldr	r0, [r3, #0]
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	6859      	ldr	r1, [r3, #4]
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	68db      	ldr	r3, [r3, #12]
 80058a6:	461a      	mov	r2, r3
 80058a8:	f000 fac6 	bl	8005e38 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	2140      	movs	r1, #64	; 0x40
 80058b2:	4618      	mov	r0, r3
 80058b4:	f000 fbd0 	bl	8006058 <TIM_ITRx_SetConfig>
      break;
 80058b8:	e00c      	b.n	80058d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4619      	mov	r1, r3
 80058c4:	4610      	mov	r0, r2
 80058c6:	f000 fbc7 	bl	8006058 <TIM_ITRx_SetConfig>
      break;
 80058ca:	e003      	b.n	80058d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	73fb      	strb	r3, [r7, #15]
      break;
 80058d0:	e000      	b.n	80058d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80058d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2200      	movs	r2, #0
 80058e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80058e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3710      	adds	r7, #16
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
	...

080058f0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80058fa:	2300      	movs	r3, #0
 80058fc:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	2b0c      	cmp	r3, #12
 8005902:	d831      	bhi.n	8005968 <HAL_TIM_ReadCapturedValue+0x78>
 8005904:	a201      	add	r2, pc, #4	; (adr r2, 800590c <HAL_TIM_ReadCapturedValue+0x1c>)
 8005906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800590a:	bf00      	nop
 800590c:	08005941 	.word	0x08005941
 8005910:	08005969 	.word	0x08005969
 8005914:	08005969 	.word	0x08005969
 8005918:	08005969 	.word	0x08005969
 800591c:	0800594b 	.word	0x0800594b
 8005920:	08005969 	.word	0x08005969
 8005924:	08005969 	.word	0x08005969
 8005928:	08005969 	.word	0x08005969
 800592c:	08005955 	.word	0x08005955
 8005930:	08005969 	.word	0x08005969
 8005934:	08005969 	.word	0x08005969
 8005938:	08005969 	.word	0x08005969
 800593c:	0800595f 	.word	0x0800595f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005946:	60fb      	str	r3, [r7, #12]

      break;
 8005948:	e00f      	b.n	800596a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005950:	60fb      	str	r3, [r7, #12]

      break;
 8005952:	e00a      	b.n	800596a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800595a:	60fb      	str	r3, [r7, #12]

      break;
 800595c:	e005      	b.n	800596a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005964:	60fb      	str	r3, [r7, #12]

      break;
 8005966:	e000      	b.n	800596a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005968:	bf00      	nop
  }

  return tmpreg;
 800596a:	68fb      	ldr	r3, [r7, #12]
}
 800596c:	4618      	mov	r0, r3
 800596e:	3714      	adds	r7, #20
 8005970:	46bd      	mov	sp, r7
 8005972:	bc80      	pop	{r7}
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop

08005978 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005978:	b480      	push	{r7}
 800597a:	b083      	sub	sp, #12
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005980:	bf00      	nop
 8005982:	370c      	adds	r7, #12
 8005984:	46bd      	mov	sp, r7
 8005986:	bc80      	pop	{r7}
 8005988:	4770      	bx	lr

0800598a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800598a:	b480      	push	{r7}
 800598c:	b083      	sub	sp, #12
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005992:	bf00      	nop
 8005994:	370c      	adds	r7, #12
 8005996:	46bd      	mov	sp, r7
 8005998:	bc80      	pop	{r7}
 800599a:	4770      	bx	lr

0800599c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059a4:	bf00      	nop
 80059a6:	370c      	adds	r7, #12
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bc80      	pop	{r7}
 80059ac:	4770      	bx	lr
	...

080059b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b085      	sub	sp, #20
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a29      	ldr	r2, [pc, #164]	; (8005a68 <TIM_Base_SetConfig+0xb8>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d00b      	beq.n	80059e0 <TIM_Base_SetConfig+0x30>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059ce:	d007      	beq.n	80059e0 <TIM_Base_SetConfig+0x30>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a26      	ldr	r2, [pc, #152]	; (8005a6c <TIM_Base_SetConfig+0xbc>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d003      	beq.n	80059e0 <TIM_Base_SetConfig+0x30>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a25      	ldr	r2, [pc, #148]	; (8005a70 <TIM_Base_SetConfig+0xc0>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d108      	bne.n	80059f2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	68fa      	ldr	r2, [r7, #12]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a1c      	ldr	r2, [pc, #112]	; (8005a68 <TIM_Base_SetConfig+0xb8>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d00b      	beq.n	8005a12 <TIM_Base_SetConfig+0x62>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a00:	d007      	beq.n	8005a12 <TIM_Base_SetConfig+0x62>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a19      	ldr	r2, [pc, #100]	; (8005a6c <TIM_Base_SetConfig+0xbc>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d003      	beq.n	8005a12 <TIM_Base_SetConfig+0x62>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a18      	ldr	r2, [pc, #96]	; (8005a70 <TIM_Base_SetConfig+0xc0>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d108      	bne.n	8005a24 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	68db      	ldr	r3, [r3, #12]
 8005a1e:	68fa      	ldr	r2, [r7, #12]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	695b      	ldr	r3, [r3, #20]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	68fa      	ldr	r2, [r7, #12]
 8005a36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	689a      	ldr	r2, [r3, #8]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	681a      	ldr	r2, [r3, #0]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	4a07      	ldr	r2, [pc, #28]	; (8005a68 <TIM_Base_SetConfig+0xb8>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d103      	bne.n	8005a58 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	691a      	ldr	r2, [r3, #16]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	615a      	str	r2, [r3, #20]
}
 8005a5e:	bf00      	nop
 8005a60:	3714      	adds	r7, #20
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bc80      	pop	{r7}
 8005a66:	4770      	bx	lr
 8005a68:	40012c00 	.word	0x40012c00
 8005a6c:	40000400 	.word	0x40000400
 8005a70:	40000800 	.word	0x40000800

08005a74 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b087      	sub	sp, #28
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a1b      	ldr	r3, [r3, #32]
 8005a82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6a1b      	ldr	r3, [r3, #32]
 8005a88:	f023 0201 	bic.w	r2, r3, #1
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	699b      	ldr	r3, [r3, #24]
 8005a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f023 0303 	bic.w	r3, r3, #3
 8005aaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	f023 0302 	bic.w	r3, r3, #2
 8005abc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	697a      	ldr	r2, [r7, #20]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a1c      	ldr	r2, [pc, #112]	; (8005b3c <TIM_OC1_SetConfig+0xc8>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d10c      	bne.n	8005aea <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	f023 0308 	bic.w	r3, r3, #8
 8005ad6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	697a      	ldr	r2, [r7, #20]
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	f023 0304 	bic.w	r3, r3, #4
 8005ae8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a13      	ldr	r2, [pc, #76]	; (8005b3c <TIM_OC1_SetConfig+0xc8>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d111      	bne.n	8005b16 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005af8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	695b      	ldr	r3, [r3, #20]
 8005b06:	693a      	ldr	r2, [r7, #16]
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	699b      	ldr	r3, [r3, #24]
 8005b10:	693a      	ldr	r2, [r7, #16]
 8005b12:	4313      	orrs	r3, r2
 8005b14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	693a      	ldr	r2, [r7, #16]
 8005b1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	68fa      	ldr	r2, [r7, #12]
 8005b20:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	685a      	ldr	r2, [r3, #4]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	697a      	ldr	r2, [r7, #20]
 8005b2e:	621a      	str	r2, [r3, #32]
}
 8005b30:	bf00      	nop
 8005b32:	371c      	adds	r7, #28
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bc80      	pop	{r7}
 8005b38:	4770      	bx	lr
 8005b3a:	bf00      	nop
 8005b3c:	40012c00 	.word	0x40012c00

08005b40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b087      	sub	sp, #28
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6a1b      	ldr	r3, [r3, #32]
 8005b4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6a1b      	ldr	r3, [r3, #32]
 8005b54:	f023 0210 	bic.w	r2, r3, #16
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	699b      	ldr	r3, [r3, #24]
 8005b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	021b      	lsls	r3, r3, #8
 8005b7e:	68fa      	ldr	r2, [r7, #12]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	f023 0320 	bic.w	r3, r3, #32
 8005b8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	011b      	lsls	r3, r3, #4
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a1d      	ldr	r2, [pc, #116]	; (8005c10 <TIM_OC2_SetConfig+0xd0>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d10d      	bne.n	8005bbc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ba6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	68db      	ldr	r3, [r3, #12]
 8005bac:	011b      	lsls	r3, r3, #4
 8005bae:	697a      	ldr	r2, [r7, #20]
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	4a14      	ldr	r2, [pc, #80]	; (8005c10 <TIM_OC2_SetConfig+0xd0>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d113      	bne.n	8005bec <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005bca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005bd2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	695b      	ldr	r3, [r3, #20]
 8005bd8:	009b      	lsls	r3, r3, #2
 8005bda:	693a      	ldr	r2, [r7, #16]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	699b      	ldr	r3, [r3, #24]
 8005be4:	009b      	lsls	r3, r3, #2
 8005be6:	693a      	ldr	r2, [r7, #16]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	693a      	ldr	r2, [r7, #16]
 8005bf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	685a      	ldr	r2, [r3, #4]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	697a      	ldr	r2, [r7, #20]
 8005c04:	621a      	str	r2, [r3, #32]
}
 8005c06:	bf00      	nop
 8005c08:	371c      	adds	r7, #28
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bc80      	pop	{r7}
 8005c0e:	4770      	bx	lr
 8005c10:	40012c00 	.word	0x40012c00

08005c14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b087      	sub	sp, #28
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a1b      	ldr	r3, [r3, #32]
 8005c22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a1b      	ldr	r3, [r3, #32]
 8005c28:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	69db      	ldr	r3, [r3, #28]
 8005c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	f023 0303 	bic.w	r3, r3, #3
 8005c4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68fa      	ldr	r2, [r7, #12]
 8005c52:	4313      	orrs	r3, r2
 8005c54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005c5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	021b      	lsls	r3, r3, #8
 8005c64:	697a      	ldr	r2, [r7, #20]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a1d      	ldr	r2, [pc, #116]	; (8005ce4 <TIM_OC3_SetConfig+0xd0>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d10d      	bne.n	8005c8e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	68db      	ldr	r3, [r3, #12]
 8005c7e:	021b      	lsls	r3, r3, #8
 8005c80:	697a      	ldr	r2, [r7, #20]
 8005c82:	4313      	orrs	r3, r2
 8005c84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005c8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a14      	ldr	r2, [pc, #80]	; (8005ce4 <TIM_OC3_SetConfig+0xd0>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d113      	bne.n	8005cbe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ca4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	695b      	ldr	r3, [r3, #20]
 8005caa:	011b      	lsls	r3, r3, #4
 8005cac:	693a      	ldr	r2, [r7, #16]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	699b      	ldr	r3, [r3, #24]
 8005cb6:	011b      	lsls	r3, r3, #4
 8005cb8:	693a      	ldr	r2, [r7, #16]
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	693a      	ldr	r2, [r7, #16]
 8005cc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	68fa      	ldr	r2, [r7, #12]
 8005cc8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	685a      	ldr	r2, [r3, #4]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	697a      	ldr	r2, [r7, #20]
 8005cd6:	621a      	str	r2, [r3, #32]
}
 8005cd8:	bf00      	nop
 8005cda:	371c      	adds	r7, #28
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bc80      	pop	{r7}
 8005ce0:	4770      	bx	lr
 8005ce2:	bf00      	nop
 8005ce4:	40012c00 	.word	0x40012c00

08005ce8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b087      	sub	sp, #28
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6a1b      	ldr	r3, [r3, #32]
 8005cf6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6a1b      	ldr	r3, [r3, #32]
 8005cfc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	69db      	ldr	r3, [r3, #28]
 8005d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	021b      	lsls	r3, r3, #8
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	031b      	lsls	r3, r3, #12
 8005d3a:	693a      	ldr	r2, [r7, #16]
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	4a0f      	ldr	r2, [pc, #60]	; (8005d80 <TIM_OC4_SetConfig+0x98>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d109      	bne.n	8005d5c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d4e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	695b      	ldr	r3, [r3, #20]
 8005d54:	019b      	lsls	r3, r3, #6
 8005d56:	697a      	ldr	r2, [r7, #20]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	697a      	ldr	r2, [r7, #20]
 8005d60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	68fa      	ldr	r2, [r7, #12]
 8005d66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	685a      	ldr	r2, [r3, #4]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	693a      	ldr	r2, [r7, #16]
 8005d74:	621a      	str	r2, [r3, #32]
}
 8005d76:	bf00      	nop
 8005d78:	371c      	adds	r7, #28
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bc80      	pop	{r7}
 8005d7e:	4770      	bx	lr
 8005d80:	40012c00 	.word	0x40012c00

08005d84 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b087      	sub	sp, #28
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	607a      	str	r2, [r7, #4]
 8005d90:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	6a1b      	ldr	r3, [r3, #32]
 8005d96:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6a1b      	ldr	r3, [r3, #32]
 8005d9c:	f023 0201 	bic.w	r2, r3, #1
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	699b      	ldr	r3, [r3, #24]
 8005da8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	4a1f      	ldr	r2, [pc, #124]	; (8005e2c <TIM_TI1_SetConfig+0xa8>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d00b      	beq.n	8005dca <TIM_TI1_SetConfig+0x46>
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005db8:	d007      	beq.n	8005dca <TIM_TI1_SetConfig+0x46>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	4a1c      	ldr	r2, [pc, #112]	; (8005e30 <TIM_TI1_SetConfig+0xac>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d003      	beq.n	8005dca <TIM_TI1_SetConfig+0x46>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	4a1b      	ldr	r2, [pc, #108]	; (8005e34 <TIM_TI1_SetConfig+0xb0>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d101      	bne.n	8005dce <TIM_TI1_SetConfig+0x4a>
 8005dca:	2301      	movs	r3, #1
 8005dcc:	e000      	b.n	8005dd0 <TIM_TI1_SetConfig+0x4c>
 8005dce:	2300      	movs	r3, #0
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d008      	beq.n	8005de6 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	f023 0303 	bic.w	r3, r3, #3
 8005dda:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005ddc:	697a      	ldr	r2, [r7, #20]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	617b      	str	r3, [r7, #20]
 8005de4:	e003      	b.n	8005dee <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	f043 0301 	orr.w	r3, r3, #1
 8005dec:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005df4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	011b      	lsls	r3, r3, #4
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	697a      	ldr	r2, [r7, #20]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	f023 030a 	bic.w	r3, r3, #10
 8005e08:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	f003 030a 	and.w	r3, r3, #10
 8005e10:	693a      	ldr	r2, [r7, #16]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	697a      	ldr	r2, [r7, #20]
 8005e1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	693a      	ldr	r2, [r7, #16]
 8005e20:	621a      	str	r2, [r3, #32]
}
 8005e22:	bf00      	nop
 8005e24:	371c      	adds	r7, #28
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bc80      	pop	{r7}
 8005e2a:	4770      	bx	lr
 8005e2c:	40012c00 	.word	0x40012c00
 8005e30:	40000400 	.word	0x40000400
 8005e34:	40000800 	.word	0x40000800

08005e38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b087      	sub	sp, #28
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	60b9      	str	r1, [r7, #8]
 8005e42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	6a1b      	ldr	r3, [r3, #32]
 8005e48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	6a1b      	ldr	r3, [r3, #32]
 8005e4e:	f023 0201 	bic.w	r2, r3, #1
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	699b      	ldr	r3, [r3, #24]
 8005e5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	011b      	lsls	r3, r3, #4
 8005e68:	693a      	ldr	r2, [r7, #16]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	f023 030a 	bic.w	r3, r3, #10
 8005e74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e76:	697a      	ldr	r2, [r7, #20]
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	693a      	ldr	r2, [r7, #16]
 8005e82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	697a      	ldr	r2, [r7, #20]
 8005e88:	621a      	str	r2, [r3, #32]
}
 8005e8a:	bf00      	nop
 8005e8c:	371c      	adds	r7, #28
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bc80      	pop	{r7}
 8005e92:	4770      	bx	lr

08005e94 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b087      	sub	sp, #28
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	60b9      	str	r1, [r7, #8]
 8005e9e:	607a      	str	r2, [r7, #4]
 8005ea0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	6a1b      	ldr	r3, [r3, #32]
 8005ea6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6a1b      	ldr	r3, [r3, #32]
 8005eac:	f023 0210 	bic.w	r2, r3, #16
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	699b      	ldr	r3, [r3, #24]
 8005eb8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ec0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	021b      	lsls	r3, r3, #8
 8005ec6:	693a      	ldr	r2, [r7, #16]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ed2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	031b      	lsls	r3, r3, #12
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	693a      	ldr	r2, [r7, #16]
 8005edc:	4313      	orrs	r3, r2
 8005ede:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005ee6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	011b      	lsls	r3, r3, #4
 8005eec:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	693a      	ldr	r2, [r7, #16]
 8005efa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	697a      	ldr	r2, [r7, #20]
 8005f00:	621a      	str	r2, [r3, #32]
}
 8005f02:	bf00      	nop
 8005f04:	371c      	adds	r7, #28
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bc80      	pop	{r7}
 8005f0a:	4770      	bx	lr

08005f0c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b087      	sub	sp, #28
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	60f8      	str	r0, [r7, #12]
 8005f14:	60b9      	str	r1, [r7, #8]
 8005f16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6a1b      	ldr	r3, [r3, #32]
 8005f1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6a1b      	ldr	r3, [r3, #32]
 8005f22:	f023 0210 	bic.w	r2, r3, #16
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	699b      	ldr	r3, [r3, #24]
 8005f2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	031b      	lsls	r3, r3, #12
 8005f3c:	693a      	ldr	r2, [r7, #16]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005f48:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	011b      	lsls	r3, r3, #4
 8005f4e:	697a      	ldr	r2, [r7, #20]
 8005f50:	4313      	orrs	r3, r2
 8005f52:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	693a      	ldr	r2, [r7, #16]
 8005f58:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	697a      	ldr	r2, [r7, #20]
 8005f5e:	621a      	str	r2, [r3, #32]
}
 8005f60:	bf00      	nop
 8005f62:	371c      	adds	r7, #28
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bc80      	pop	{r7}
 8005f68:	4770      	bx	lr

08005f6a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005f6a:	b480      	push	{r7}
 8005f6c:	b087      	sub	sp, #28
 8005f6e:	af00      	add	r7, sp, #0
 8005f70:	60f8      	str	r0, [r7, #12]
 8005f72:	60b9      	str	r1, [r7, #8]
 8005f74:	607a      	str	r2, [r7, #4]
 8005f76:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	6a1b      	ldr	r3, [r3, #32]
 8005f7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	6a1b      	ldr	r3, [r3, #32]
 8005f82:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	69db      	ldr	r3, [r3, #28]
 8005f8e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	f023 0303 	bic.w	r3, r3, #3
 8005f96:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005f98:	693a      	ldr	r2, [r7, #16]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fa6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	011b      	lsls	r3, r3, #4
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	693a      	ldr	r2, [r7, #16]
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005fba:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	021b      	lsls	r3, r3, #8
 8005fc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005fc4:	697a      	ldr	r2, [r7, #20]
 8005fc6:	4313      	orrs	r3, r2
 8005fc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	693a      	ldr	r2, [r7, #16]
 8005fce:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	697a      	ldr	r2, [r7, #20]
 8005fd4:	621a      	str	r2, [r3, #32]
}
 8005fd6:	bf00      	nop
 8005fd8:	371c      	adds	r7, #28
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bc80      	pop	{r7}
 8005fde:	4770      	bx	lr

08005fe0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b087      	sub	sp, #28
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	60f8      	str	r0, [r7, #12]
 8005fe8:	60b9      	str	r1, [r7, #8]
 8005fea:	607a      	str	r2, [r7, #4]
 8005fec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	6a1b      	ldr	r3, [r3, #32]
 8005ff2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6a1b      	ldr	r3, [r3, #32]
 8005ff8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	69db      	ldr	r3, [r3, #28]
 8006004:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800600c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	021b      	lsls	r3, r3, #8
 8006012:	693a      	ldr	r2, [r7, #16]
 8006014:	4313      	orrs	r3, r2
 8006016:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800601e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	031b      	lsls	r3, r3, #12
 8006024:	b29b      	uxth	r3, r3
 8006026:	693a      	ldr	r2, [r7, #16]
 8006028:	4313      	orrs	r3, r2
 800602a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006032:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	031b      	lsls	r3, r3, #12
 8006038:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800603c:	697a      	ldr	r2, [r7, #20]
 800603e:	4313      	orrs	r3, r2
 8006040:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	621a      	str	r2, [r3, #32]
}
 800604e:	bf00      	nop
 8006050:	371c      	adds	r7, #28
 8006052:	46bd      	mov	sp, r7
 8006054:	bc80      	pop	{r7}
 8006056:	4770      	bx	lr

08006058 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006058:	b480      	push	{r7}
 800605a:	b085      	sub	sp, #20
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
 8006060:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800606e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006070:	683a      	ldr	r2, [r7, #0]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	4313      	orrs	r3, r2
 8006076:	f043 0307 	orr.w	r3, r3, #7
 800607a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	609a      	str	r2, [r3, #8]
}
 8006082:	bf00      	nop
 8006084:	3714      	adds	r7, #20
 8006086:	46bd      	mov	sp, r7
 8006088:	bc80      	pop	{r7}
 800608a:	4770      	bx	lr

0800608c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800608c:	b480      	push	{r7}
 800608e:	b087      	sub	sp, #28
 8006090:	af00      	add	r7, sp, #0
 8006092:	60f8      	str	r0, [r7, #12]
 8006094:	60b9      	str	r1, [r7, #8]
 8006096:	607a      	str	r2, [r7, #4]
 8006098:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80060a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	021a      	lsls	r2, r3, #8
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	431a      	orrs	r2, r3
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	697a      	ldr	r2, [r7, #20]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	697a      	ldr	r2, [r7, #20]
 80060be:	609a      	str	r2, [r3, #8]
}
 80060c0:	bf00      	nop
 80060c2:	371c      	adds	r7, #28
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bc80      	pop	{r7}
 80060c8:	4770      	bx	lr

080060ca <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060ca:	b480      	push	{r7}
 80060cc:	b087      	sub	sp, #28
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	60f8      	str	r0, [r7, #12]
 80060d2:	60b9      	str	r1, [r7, #8]
 80060d4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	f003 031f 	and.w	r3, r3, #31
 80060dc:	2201      	movs	r2, #1
 80060de:	fa02 f303 	lsl.w	r3, r2, r3
 80060e2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6a1a      	ldr	r2, [r3, #32]
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	43db      	mvns	r3, r3
 80060ec:	401a      	ands	r2, r3
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	6a1a      	ldr	r2, [r3, #32]
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	f003 031f 	and.w	r3, r3, #31
 80060fc:	6879      	ldr	r1, [r7, #4]
 80060fe:	fa01 f303 	lsl.w	r3, r1, r3
 8006102:	431a      	orrs	r2, r3
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	621a      	str	r2, [r3, #32]
}
 8006108:	bf00      	nop
 800610a:	371c      	adds	r7, #28
 800610c:	46bd      	mov	sp, r7
 800610e:	bc80      	pop	{r7}
 8006110:	4770      	bx	lr
	...

08006114 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006114:	b480      	push	{r7}
 8006116:	b085      	sub	sp, #20
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006124:	2b01      	cmp	r3, #1
 8006126:	d101      	bne.n	800612c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006128:	2302      	movs	r3, #2
 800612a:	e046      	b.n	80061ba <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2201      	movs	r2, #1
 8006130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2202      	movs	r2, #2
 8006138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006152:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	68fa      	ldr	r2, [r7, #12]
 800615a:	4313      	orrs	r3, r2
 800615c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	68fa      	ldr	r2, [r7, #12]
 8006164:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a16      	ldr	r2, [pc, #88]	; (80061c4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d00e      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006178:	d009      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a12      	ldr	r2, [pc, #72]	; (80061c8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d004      	beq.n	800618e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a10      	ldr	r2, [pc, #64]	; (80061cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d10c      	bne.n	80061a8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006194:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	68ba      	ldr	r2, [r7, #8]
 800619c:	4313      	orrs	r3, r2
 800619e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	68ba      	ldr	r2, [r7, #8]
 80061a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061b8:	2300      	movs	r3, #0
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3714      	adds	r7, #20
 80061be:	46bd      	mov	sp, r7
 80061c0:	bc80      	pop	{r7}
 80061c2:	4770      	bx	lr
 80061c4:	40012c00 	.word	0x40012c00
 80061c8:	40000400 	.word	0x40000400
 80061cc:	40000800 	.word	0x40000800

080061d0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b085      	sub	sp, #20
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80061da:	2300      	movs	r3, #0
 80061dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d101      	bne.n	80061ec <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80061e8:	2302      	movs	r3, #2
 80061ea:	e03d      	b.n	8006268 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2201      	movs	r2, #1
 80061f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	68db      	ldr	r3, [r3, #12]
 80061fe:	4313      	orrs	r3, r2
 8006200:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	4313      	orrs	r3, r2
 800620e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	4313      	orrs	r3, r2
 800621c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4313      	orrs	r3, r2
 800622a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	691b      	ldr	r3, [r3, #16]
 8006236:	4313      	orrs	r3, r2
 8006238:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	695b      	ldr	r3, [r3, #20]
 8006244:	4313      	orrs	r3, r2
 8006246:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	69db      	ldr	r3, [r3, #28]
 8006252:	4313      	orrs	r3, r2
 8006254:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	68fa      	ldr	r2, [r7, #12]
 800625c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2200      	movs	r2, #0
 8006262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006266:	2300      	movs	r3, #0
}
 8006268:	4618      	mov	r0, r3
 800626a:	3714      	adds	r7, #20
 800626c:	46bd      	mov	sp, r7
 800626e:	bc80      	pop	{r7}
 8006270:	4770      	bx	lr

08006272 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006272:	b480      	push	{r7}
 8006274:	b083      	sub	sp, #12
 8006276:	af00      	add	r7, sp, #0
 8006278:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800627a:	bf00      	nop
 800627c:	370c      	adds	r7, #12
 800627e:	46bd      	mov	sp, r7
 8006280:	bc80      	pop	{r7}
 8006282:	4770      	bx	lr

08006284 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006284:	b480      	push	{r7}
 8006286:	b083      	sub	sp, #12
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800628c:	bf00      	nop
 800628e:	370c      	adds	r7, #12
 8006290:	46bd      	mov	sp, r7
 8006292:	bc80      	pop	{r7}
 8006294:	4770      	bx	lr
	...

08006298 <atan>:
 8006298:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800629c:	4bb6      	ldr	r3, [pc, #728]	; (8006578 <atan+0x2e0>)
 800629e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80062a2:	429e      	cmp	r6, r3
 80062a4:	4604      	mov	r4, r0
 80062a6:	460d      	mov	r5, r1
 80062a8:	468b      	mov	fp, r1
 80062aa:	dd17      	ble.n	80062dc <atan+0x44>
 80062ac:	4bb3      	ldr	r3, [pc, #716]	; (800657c <atan+0x2e4>)
 80062ae:	429e      	cmp	r6, r3
 80062b0:	dc01      	bgt.n	80062b6 <atan+0x1e>
 80062b2:	d109      	bne.n	80062c8 <atan+0x30>
 80062b4:	b140      	cbz	r0, 80062c8 <atan+0x30>
 80062b6:	4622      	mov	r2, r4
 80062b8:	462b      	mov	r3, r5
 80062ba:	4620      	mov	r0, r4
 80062bc:	4629      	mov	r1, r5
 80062be:	f7f9 ff4d 	bl	800015c <__adddf3>
 80062c2:	4604      	mov	r4, r0
 80062c4:	460d      	mov	r5, r1
 80062c6:	e005      	b.n	80062d4 <atan+0x3c>
 80062c8:	f1bb 0f00 	cmp.w	fp, #0
 80062cc:	4cac      	ldr	r4, [pc, #688]	; (8006580 <atan+0x2e8>)
 80062ce:	f300 8121 	bgt.w	8006514 <atan+0x27c>
 80062d2:	4dac      	ldr	r5, [pc, #688]	; (8006584 <atan+0x2ec>)
 80062d4:	4620      	mov	r0, r4
 80062d6:	4629      	mov	r1, r5
 80062d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062dc:	4baa      	ldr	r3, [pc, #680]	; (8006588 <atan+0x2f0>)
 80062de:	429e      	cmp	r6, r3
 80062e0:	dc11      	bgt.n	8006306 <atan+0x6e>
 80062e2:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80062e6:	429e      	cmp	r6, r3
 80062e8:	dc0a      	bgt.n	8006300 <atan+0x68>
 80062ea:	a38b      	add	r3, pc, #556	; (adr r3, 8006518 <atan+0x280>)
 80062ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f0:	f7f9 ff34 	bl	800015c <__adddf3>
 80062f4:	2200      	movs	r2, #0
 80062f6:	4ba5      	ldr	r3, [pc, #660]	; (800658c <atan+0x2f4>)
 80062f8:	f7fa fb76 	bl	80009e8 <__aeabi_dcmpgt>
 80062fc:	2800      	cmp	r0, #0
 80062fe:	d1e9      	bne.n	80062d4 <atan+0x3c>
 8006300:	f04f 3aff 	mov.w	sl, #4294967295
 8006304:	e027      	b.n	8006356 <atan+0xbe>
 8006306:	f000 f997 	bl	8006638 <fabs>
 800630a:	4ba1      	ldr	r3, [pc, #644]	; (8006590 <atan+0x2f8>)
 800630c:	4604      	mov	r4, r0
 800630e:	429e      	cmp	r6, r3
 8006310:	460d      	mov	r5, r1
 8006312:	f300 80b8 	bgt.w	8006486 <atan+0x1ee>
 8006316:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800631a:	429e      	cmp	r6, r3
 800631c:	f300 809c 	bgt.w	8006458 <atan+0x1c0>
 8006320:	4602      	mov	r2, r0
 8006322:	460b      	mov	r3, r1
 8006324:	f7f9 ff1a 	bl	800015c <__adddf3>
 8006328:	2200      	movs	r2, #0
 800632a:	4b98      	ldr	r3, [pc, #608]	; (800658c <atan+0x2f4>)
 800632c:	f7f9 ff14 	bl	8000158 <__aeabi_dsub>
 8006330:	2200      	movs	r2, #0
 8006332:	4606      	mov	r6, r0
 8006334:	460f      	mov	r7, r1
 8006336:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800633a:	4620      	mov	r0, r4
 800633c:	4629      	mov	r1, r5
 800633e:	f7f9 ff0d 	bl	800015c <__adddf3>
 8006342:	4602      	mov	r2, r0
 8006344:	460b      	mov	r3, r1
 8006346:	4630      	mov	r0, r6
 8006348:	4639      	mov	r1, r7
 800634a:	f7fa f9e7 	bl	800071c <__aeabi_ddiv>
 800634e:	f04f 0a00 	mov.w	sl, #0
 8006352:	4604      	mov	r4, r0
 8006354:	460d      	mov	r5, r1
 8006356:	4622      	mov	r2, r4
 8006358:	462b      	mov	r3, r5
 800635a:	4620      	mov	r0, r4
 800635c:	4629      	mov	r1, r5
 800635e:	f7fa f8b3 	bl	80004c8 <__aeabi_dmul>
 8006362:	4602      	mov	r2, r0
 8006364:	460b      	mov	r3, r1
 8006366:	4680      	mov	r8, r0
 8006368:	4689      	mov	r9, r1
 800636a:	f7fa f8ad 	bl	80004c8 <__aeabi_dmul>
 800636e:	a36c      	add	r3, pc, #432	; (adr r3, 8006520 <atan+0x288>)
 8006370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006374:	4606      	mov	r6, r0
 8006376:	460f      	mov	r7, r1
 8006378:	f7fa f8a6 	bl	80004c8 <__aeabi_dmul>
 800637c:	a36a      	add	r3, pc, #424	; (adr r3, 8006528 <atan+0x290>)
 800637e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006382:	f7f9 feeb 	bl	800015c <__adddf3>
 8006386:	4632      	mov	r2, r6
 8006388:	463b      	mov	r3, r7
 800638a:	f7fa f89d 	bl	80004c8 <__aeabi_dmul>
 800638e:	a368      	add	r3, pc, #416	; (adr r3, 8006530 <atan+0x298>)
 8006390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006394:	f7f9 fee2 	bl	800015c <__adddf3>
 8006398:	4632      	mov	r2, r6
 800639a:	463b      	mov	r3, r7
 800639c:	f7fa f894 	bl	80004c8 <__aeabi_dmul>
 80063a0:	a365      	add	r3, pc, #404	; (adr r3, 8006538 <atan+0x2a0>)
 80063a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a6:	f7f9 fed9 	bl	800015c <__adddf3>
 80063aa:	4632      	mov	r2, r6
 80063ac:	463b      	mov	r3, r7
 80063ae:	f7fa f88b 	bl	80004c8 <__aeabi_dmul>
 80063b2:	a363      	add	r3, pc, #396	; (adr r3, 8006540 <atan+0x2a8>)
 80063b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063b8:	f7f9 fed0 	bl	800015c <__adddf3>
 80063bc:	4632      	mov	r2, r6
 80063be:	463b      	mov	r3, r7
 80063c0:	f7fa f882 	bl	80004c8 <__aeabi_dmul>
 80063c4:	a360      	add	r3, pc, #384	; (adr r3, 8006548 <atan+0x2b0>)
 80063c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ca:	f7f9 fec7 	bl	800015c <__adddf3>
 80063ce:	4642      	mov	r2, r8
 80063d0:	464b      	mov	r3, r9
 80063d2:	f7fa f879 	bl	80004c8 <__aeabi_dmul>
 80063d6:	a35e      	add	r3, pc, #376	; (adr r3, 8006550 <atan+0x2b8>)
 80063d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063dc:	4680      	mov	r8, r0
 80063de:	4689      	mov	r9, r1
 80063e0:	4630      	mov	r0, r6
 80063e2:	4639      	mov	r1, r7
 80063e4:	f7fa f870 	bl	80004c8 <__aeabi_dmul>
 80063e8:	a35b      	add	r3, pc, #364	; (adr r3, 8006558 <atan+0x2c0>)
 80063ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ee:	f7f9 feb3 	bl	8000158 <__aeabi_dsub>
 80063f2:	4632      	mov	r2, r6
 80063f4:	463b      	mov	r3, r7
 80063f6:	f7fa f867 	bl	80004c8 <__aeabi_dmul>
 80063fa:	a359      	add	r3, pc, #356	; (adr r3, 8006560 <atan+0x2c8>)
 80063fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006400:	f7f9 feaa 	bl	8000158 <__aeabi_dsub>
 8006404:	4632      	mov	r2, r6
 8006406:	463b      	mov	r3, r7
 8006408:	f7fa f85e 	bl	80004c8 <__aeabi_dmul>
 800640c:	a356      	add	r3, pc, #344	; (adr r3, 8006568 <atan+0x2d0>)
 800640e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006412:	f7f9 fea1 	bl	8000158 <__aeabi_dsub>
 8006416:	4632      	mov	r2, r6
 8006418:	463b      	mov	r3, r7
 800641a:	f7fa f855 	bl	80004c8 <__aeabi_dmul>
 800641e:	a354      	add	r3, pc, #336	; (adr r3, 8006570 <atan+0x2d8>)
 8006420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006424:	f7f9 fe98 	bl	8000158 <__aeabi_dsub>
 8006428:	4632      	mov	r2, r6
 800642a:	463b      	mov	r3, r7
 800642c:	f7fa f84c 	bl	80004c8 <__aeabi_dmul>
 8006430:	4602      	mov	r2, r0
 8006432:	460b      	mov	r3, r1
 8006434:	4640      	mov	r0, r8
 8006436:	4649      	mov	r1, r9
 8006438:	f7f9 fe90 	bl	800015c <__adddf3>
 800643c:	4622      	mov	r2, r4
 800643e:	462b      	mov	r3, r5
 8006440:	f7fa f842 	bl	80004c8 <__aeabi_dmul>
 8006444:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006448:	4602      	mov	r2, r0
 800644a:	460b      	mov	r3, r1
 800644c:	d144      	bne.n	80064d8 <atan+0x240>
 800644e:	4620      	mov	r0, r4
 8006450:	4629      	mov	r1, r5
 8006452:	f7f9 fe81 	bl	8000158 <__aeabi_dsub>
 8006456:	e734      	b.n	80062c2 <atan+0x2a>
 8006458:	2200      	movs	r2, #0
 800645a:	4b4c      	ldr	r3, [pc, #304]	; (800658c <atan+0x2f4>)
 800645c:	f7f9 fe7c 	bl	8000158 <__aeabi_dsub>
 8006460:	2200      	movs	r2, #0
 8006462:	4606      	mov	r6, r0
 8006464:	460f      	mov	r7, r1
 8006466:	4620      	mov	r0, r4
 8006468:	4629      	mov	r1, r5
 800646a:	4b48      	ldr	r3, [pc, #288]	; (800658c <atan+0x2f4>)
 800646c:	f7f9 fe76 	bl	800015c <__adddf3>
 8006470:	4602      	mov	r2, r0
 8006472:	460b      	mov	r3, r1
 8006474:	4630      	mov	r0, r6
 8006476:	4639      	mov	r1, r7
 8006478:	f7fa f950 	bl	800071c <__aeabi_ddiv>
 800647c:	f04f 0a01 	mov.w	sl, #1
 8006480:	4604      	mov	r4, r0
 8006482:	460d      	mov	r5, r1
 8006484:	e767      	b.n	8006356 <atan+0xbe>
 8006486:	4b43      	ldr	r3, [pc, #268]	; (8006594 <atan+0x2fc>)
 8006488:	429e      	cmp	r6, r3
 800648a:	da1a      	bge.n	80064c2 <atan+0x22a>
 800648c:	2200      	movs	r2, #0
 800648e:	4b42      	ldr	r3, [pc, #264]	; (8006598 <atan+0x300>)
 8006490:	f7f9 fe62 	bl	8000158 <__aeabi_dsub>
 8006494:	2200      	movs	r2, #0
 8006496:	4606      	mov	r6, r0
 8006498:	460f      	mov	r7, r1
 800649a:	4620      	mov	r0, r4
 800649c:	4629      	mov	r1, r5
 800649e:	4b3e      	ldr	r3, [pc, #248]	; (8006598 <atan+0x300>)
 80064a0:	f7fa f812 	bl	80004c8 <__aeabi_dmul>
 80064a4:	2200      	movs	r2, #0
 80064a6:	4b39      	ldr	r3, [pc, #228]	; (800658c <atan+0x2f4>)
 80064a8:	f7f9 fe58 	bl	800015c <__adddf3>
 80064ac:	4602      	mov	r2, r0
 80064ae:	460b      	mov	r3, r1
 80064b0:	4630      	mov	r0, r6
 80064b2:	4639      	mov	r1, r7
 80064b4:	f7fa f932 	bl	800071c <__aeabi_ddiv>
 80064b8:	f04f 0a02 	mov.w	sl, #2
 80064bc:	4604      	mov	r4, r0
 80064be:	460d      	mov	r5, r1
 80064c0:	e749      	b.n	8006356 <atan+0xbe>
 80064c2:	4602      	mov	r2, r0
 80064c4:	460b      	mov	r3, r1
 80064c6:	2000      	movs	r0, #0
 80064c8:	4934      	ldr	r1, [pc, #208]	; (800659c <atan+0x304>)
 80064ca:	f7fa f927 	bl	800071c <__aeabi_ddiv>
 80064ce:	f04f 0a03 	mov.w	sl, #3
 80064d2:	4604      	mov	r4, r0
 80064d4:	460d      	mov	r5, r1
 80064d6:	e73e      	b.n	8006356 <atan+0xbe>
 80064d8:	4b31      	ldr	r3, [pc, #196]	; (80065a0 <atan+0x308>)
 80064da:	4e32      	ldr	r6, [pc, #200]	; (80065a4 <atan+0x30c>)
 80064dc:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80064e0:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 80064e4:	e9da 2300 	ldrd	r2, r3, [sl]
 80064e8:	f7f9 fe36 	bl	8000158 <__aeabi_dsub>
 80064ec:	4622      	mov	r2, r4
 80064ee:	462b      	mov	r3, r5
 80064f0:	f7f9 fe32 	bl	8000158 <__aeabi_dsub>
 80064f4:	4602      	mov	r2, r0
 80064f6:	460b      	mov	r3, r1
 80064f8:	e9d6 0100 	ldrd	r0, r1, [r6]
 80064fc:	f7f9 fe2c 	bl	8000158 <__aeabi_dsub>
 8006500:	f1bb 0f00 	cmp.w	fp, #0
 8006504:	4604      	mov	r4, r0
 8006506:	460d      	mov	r5, r1
 8006508:	f6bf aee4 	bge.w	80062d4 <atan+0x3c>
 800650c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006510:	461d      	mov	r5, r3
 8006512:	e6df      	b.n	80062d4 <atan+0x3c>
 8006514:	4d24      	ldr	r5, [pc, #144]	; (80065a8 <atan+0x310>)
 8006516:	e6dd      	b.n	80062d4 <atan+0x3c>
 8006518:	8800759c 	.word	0x8800759c
 800651c:	7e37e43c 	.word	0x7e37e43c
 8006520:	e322da11 	.word	0xe322da11
 8006524:	3f90ad3a 	.word	0x3f90ad3a
 8006528:	24760deb 	.word	0x24760deb
 800652c:	3fa97b4b 	.word	0x3fa97b4b
 8006530:	a0d03d51 	.word	0xa0d03d51
 8006534:	3fb10d66 	.word	0x3fb10d66
 8006538:	c54c206e 	.word	0xc54c206e
 800653c:	3fb745cd 	.word	0x3fb745cd
 8006540:	920083ff 	.word	0x920083ff
 8006544:	3fc24924 	.word	0x3fc24924
 8006548:	5555550d 	.word	0x5555550d
 800654c:	3fd55555 	.word	0x3fd55555
 8006550:	2c6a6c2f 	.word	0x2c6a6c2f
 8006554:	bfa2b444 	.word	0xbfa2b444
 8006558:	52defd9a 	.word	0x52defd9a
 800655c:	3fadde2d 	.word	0x3fadde2d
 8006560:	af749a6d 	.word	0xaf749a6d
 8006564:	3fb3b0f2 	.word	0x3fb3b0f2
 8006568:	fe231671 	.word	0xfe231671
 800656c:	3fbc71c6 	.word	0x3fbc71c6
 8006570:	9998ebc4 	.word	0x9998ebc4
 8006574:	3fc99999 	.word	0x3fc99999
 8006578:	440fffff 	.word	0x440fffff
 800657c:	7ff00000 	.word	0x7ff00000
 8006580:	54442d18 	.word	0x54442d18
 8006584:	bff921fb 	.word	0xbff921fb
 8006588:	3fdbffff 	.word	0x3fdbffff
 800658c:	3ff00000 	.word	0x3ff00000
 8006590:	3ff2ffff 	.word	0x3ff2ffff
 8006594:	40038000 	.word	0x40038000
 8006598:	3ff80000 	.word	0x3ff80000
 800659c:	bff00000 	.word	0xbff00000
 80065a0:	080076e8 	.word	0x080076e8
 80065a4:	080076c8 	.word	0x080076c8
 80065a8:	3ff921fb 	.word	0x3ff921fb

080065ac <cos>:
 80065ac:	b530      	push	{r4, r5, lr}
 80065ae:	4a20      	ldr	r2, [pc, #128]	; (8006630 <cos+0x84>)
 80065b0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80065b4:	4293      	cmp	r3, r2
 80065b6:	b087      	sub	sp, #28
 80065b8:	dc06      	bgt.n	80065c8 <cos+0x1c>
 80065ba:	2200      	movs	r2, #0
 80065bc:	2300      	movs	r3, #0
 80065be:	b007      	add	sp, #28
 80065c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80065c4:	f000 ba7c 	b.w	8006ac0 <__kernel_cos>
 80065c8:	4a1a      	ldr	r2, [pc, #104]	; (8006634 <cos+0x88>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	dd05      	ble.n	80065da <cos+0x2e>
 80065ce:	4602      	mov	r2, r0
 80065d0:	460b      	mov	r3, r1
 80065d2:	f7f9 fdc1 	bl	8000158 <__aeabi_dsub>
 80065d6:	b007      	add	sp, #28
 80065d8:	bd30      	pop	{r4, r5, pc}
 80065da:	aa02      	add	r2, sp, #8
 80065dc:	f000 f878 	bl	80066d0 <__ieee754_rem_pio2>
 80065e0:	f000 0003 	and.w	r0, r0, #3
 80065e4:	2801      	cmp	r0, #1
 80065e6:	d009      	beq.n	80065fc <cos+0x50>
 80065e8:	2802      	cmp	r0, #2
 80065ea:	d011      	beq.n	8006610 <cos+0x64>
 80065ec:	b9b8      	cbnz	r0, 800661e <cos+0x72>
 80065ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065f6:	f000 fa63 	bl	8006ac0 <__kernel_cos>
 80065fa:	e7ec      	b.n	80065d6 <cos+0x2a>
 80065fc:	9000      	str	r0, [sp, #0]
 80065fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006602:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006606:	f000 fe5b 	bl	80072c0 <__kernel_sin>
 800660a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800660e:	e7e2      	b.n	80065d6 <cos+0x2a>
 8006610:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006614:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006618:	f000 fa52 	bl	8006ac0 <__kernel_cos>
 800661c:	e7f5      	b.n	800660a <cos+0x5e>
 800661e:	2301      	movs	r3, #1
 8006620:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006624:	9300      	str	r3, [sp, #0]
 8006626:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800662a:	f000 fe49 	bl	80072c0 <__kernel_sin>
 800662e:	e7d2      	b.n	80065d6 <cos+0x2a>
 8006630:	3fe921fb 	.word	0x3fe921fb
 8006634:	7fefffff 	.word	0x7fefffff

08006638 <fabs>:
 8006638:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800663c:	4770      	bx	lr
	...

08006640 <sin>:
 8006640:	b530      	push	{r4, r5, lr}
 8006642:	4a20      	ldr	r2, [pc, #128]	; (80066c4 <sin+0x84>)
 8006644:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006648:	4293      	cmp	r3, r2
 800664a:	b087      	sub	sp, #28
 800664c:	dc06      	bgt.n	800665c <sin+0x1c>
 800664e:	2300      	movs	r3, #0
 8006650:	2200      	movs	r2, #0
 8006652:	9300      	str	r3, [sp, #0]
 8006654:	2300      	movs	r3, #0
 8006656:	f000 fe33 	bl	80072c0 <__kernel_sin>
 800665a:	e006      	b.n	800666a <sin+0x2a>
 800665c:	4a1a      	ldr	r2, [pc, #104]	; (80066c8 <sin+0x88>)
 800665e:	4293      	cmp	r3, r2
 8006660:	dd05      	ble.n	800666e <sin+0x2e>
 8006662:	4602      	mov	r2, r0
 8006664:	460b      	mov	r3, r1
 8006666:	f7f9 fd77 	bl	8000158 <__aeabi_dsub>
 800666a:	b007      	add	sp, #28
 800666c:	bd30      	pop	{r4, r5, pc}
 800666e:	aa02      	add	r2, sp, #8
 8006670:	f000 f82e 	bl	80066d0 <__ieee754_rem_pio2>
 8006674:	f000 0003 	and.w	r0, r0, #3
 8006678:	2801      	cmp	r0, #1
 800667a:	d009      	beq.n	8006690 <sin+0x50>
 800667c:	2802      	cmp	r0, #2
 800667e:	d00e      	beq.n	800669e <sin+0x5e>
 8006680:	b9c0      	cbnz	r0, 80066b4 <sin+0x74>
 8006682:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006686:	2301      	movs	r3, #1
 8006688:	9300      	str	r3, [sp, #0]
 800668a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800668e:	e7e2      	b.n	8006656 <sin+0x16>
 8006690:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006694:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006698:	f000 fa12 	bl	8006ac0 <__kernel_cos>
 800669c:	e7e5      	b.n	800666a <sin+0x2a>
 800669e:	2301      	movs	r3, #1
 80066a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066a4:	9300      	str	r3, [sp, #0]
 80066a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066aa:	f000 fe09 	bl	80072c0 <__kernel_sin>
 80066ae:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80066b2:	e7da      	b.n	800666a <sin+0x2a>
 80066b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066bc:	f000 fa00 	bl	8006ac0 <__kernel_cos>
 80066c0:	e7f5      	b.n	80066ae <sin+0x6e>
 80066c2:	bf00      	nop
 80066c4:	3fe921fb 	.word	0x3fe921fb
 80066c8:	7fefffff 	.word	0x7fefffff
 80066cc:	00000000 	.word	0x00000000

080066d0 <__ieee754_rem_pio2>:
 80066d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066d4:	4614      	mov	r4, r2
 80066d6:	4ac4      	ldr	r2, [pc, #784]	; (80069e8 <__ieee754_rem_pio2+0x318>)
 80066d8:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 80066dc:	b08d      	sub	sp, #52	; 0x34
 80066de:	4592      	cmp	sl, r2
 80066e0:	9104      	str	r1, [sp, #16]
 80066e2:	dc07      	bgt.n	80066f4 <__ieee754_rem_pio2+0x24>
 80066e4:	2200      	movs	r2, #0
 80066e6:	2300      	movs	r3, #0
 80066e8:	e9c4 0100 	strd	r0, r1, [r4]
 80066ec:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80066f0:	2500      	movs	r5, #0
 80066f2:	e024      	b.n	800673e <__ieee754_rem_pio2+0x6e>
 80066f4:	4abd      	ldr	r2, [pc, #756]	; (80069ec <__ieee754_rem_pio2+0x31c>)
 80066f6:	4592      	cmp	sl, r2
 80066f8:	dc72      	bgt.n	80067e0 <__ieee754_rem_pio2+0x110>
 80066fa:	9b04      	ldr	r3, [sp, #16]
 80066fc:	4dbc      	ldr	r5, [pc, #752]	; (80069f0 <__ieee754_rem_pio2+0x320>)
 80066fe:	2b00      	cmp	r3, #0
 8006700:	a3ab      	add	r3, pc, #684	; (adr r3, 80069b0 <__ieee754_rem_pio2+0x2e0>)
 8006702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006706:	dd36      	ble.n	8006776 <__ieee754_rem_pio2+0xa6>
 8006708:	f7f9 fd26 	bl	8000158 <__aeabi_dsub>
 800670c:	45aa      	cmp	sl, r5
 800670e:	4606      	mov	r6, r0
 8006710:	460f      	mov	r7, r1
 8006712:	d018      	beq.n	8006746 <__ieee754_rem_pio2+0x76>
 8006714:	a3a8      	add	r3, pc, #672	; (adr r3, 80069b8 <__ieee754_rem_pio2+0x2e8>)
 8006716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671a:	f7f9 fd1d 	bl	8000158 <__aeabi_dsub>
 800671e:	4602      	mov	r2, r0
 8006720:	460b      	mov	r3, r1
 8006722:	4630      	mov	r0, r6
 8006724:	e9c4 2300 	strd	r2, r3, [r4]
 8006728:	4639      	mov	r1, r7
 800672a:	f7f9 fd15 	bl	8000158 <__aeabi_dsub>
 800672e:	a3a2      	add	r3, pc, #648	; (adr r3, 80069b8 <__ieee754_rem_pio2+0x2e8>)
 8006730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006734:	f7f9 fd10 	bl	8000158 <__aeabi_dsub>
 8006738:	2501      	movs	r5, #1
 800673a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800673e:	4628      	mov	r0, r5
 8006740:	b00d      	add	sp, #52	; 0x34
 8006742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006746:	a39e      	add	r3, pc, #632	; (adr r3, 80069c0 <__ieee754_rem_pio2+0x2f0>)
 8006748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800674c:	f7f9 fd04 	bl	8000158 <__aeabi_dsub>
 8006750:	a39d      	add	r3, pc, #628	; (adr r3, 80069c8 <__ieee754_rem_pio2+0x2f8>)
 8006752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006756:	4606      	mov	r6, r0
 8006758:	460f      	mov	r7, r1
 800675a:	f7f9 fcfd 	bl	8000158 <__aeabi_dsub>
 800675e:	4602      	mov	r2, r0
 8006760:	460b      	mov	r3, r1
 8006762:	4630      	mov	r0, r6
 8006764:	e9c4 2300 	strd	r2, r3, [r4]
 8006768:	4639      	mov	r1, r7
 800676a:	f7f9 fcf5 	bl	8000158 <__aeabi_dsub>
 800676e:	a396      	add	r3, pc, #600	; (adr r3, 80069c8 <__ieee754_rem_pio2+0x2f8>)
 8006770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006774:	e7de      	b.n	8006734 <__ieee754_rem_pio2+0x64>
 8006776:	f7f9 fcf1 	bl	800015c <__adddf3>
 800677a:	45aa      	cmp	sl, r5
 800677c:	4606      	mov	r6, r0
 800677e:	460f      	mov	r7, r1
 8006780:	d016      	beq.n	80067b0 <__ieee754_rem_pio2+0xe0>
 8006782:	a38d      	add	r3, pc, #564	; (adr r3, 80069b8 <__ieee754_rem_pio2+0x2e8>)
 8006784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006788:	f7f9 fce8 	bl	800015c <__adddf3>
 800678c:	4602      	mov	r2, r0
 800678e:	460b      	mov	r3, r1
 8006790:	4630      	mov	r0, r6
 8006792:	e9c4 2300 	strd	r2, r3, [r4]
 8006796:	4639      	mov	r1, r7
 8006798:	f7f9 fcde 	bl	8000158 <__aeabi_dsub>
 800679c:	a386      	add	r3, pc, #536	; (adr r3, 80069b8 <__ieee754_rem_pio2+0x2e8>)
 800679e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067a2:	f7f9 fcdb 	bl	800015c <__adddf3>
 80067a6:	f04f 35ff 	mov.w	r5, #4294967295
 80067aa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80067ae:	e7c6      	b.n	800673e <__ieee754_rem_pio2+0x6e>
 80067b0:	a383      	add	r3, pc, #524	; (adr r3, 80069c0 <__ieee754_rem_pio2+0x2f0>)
 80067b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067b6:	f7f9 fcd1 	bl	800015c <__adddf3>
 80067ba:	a383      	add	r3, pc, #524	; (adr r3, 80069c8 <__ieee754_rem_pio2+0x2f8>)
 80067bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067c0:	4606      	mov	r6, r0
 80067c2:	460f      	mov	r7, r1
 80067c4:	f7f9 fcca 	bl	800015c <__adddf3>
 80067c8:	4602      	mov	r2, r0
 80067ca:	460b      	mov	r3, r1
 80067cc:	4630      	mov	r0, r6
 80067ce:	e9c4 2300 	strd	r2, r3, [r4]
 80067d2:	4639      	mov	r1, r7
 80067d4:	f7f9 fcc0 	bl	8000158 <__aeabi_dsub>
 80067d8:	a37b      	add	r3, pc, #492	; (adr r3, 80069c8 <__ieee754_rem_pio2+0x2f8>)
 80067da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067de:	e7e0      	b.n	80067a2 <__ieee754_rem_pio2+0xd2>
 80067e0:	4a84      	ldr	r2, [pc, #528]	; (80069f4 <__ieee754_rem_pio2+0x324>)
 80067e2:	4592      	cmp	sl, r2
 80067e4:	f300 80d5 	bgt.w	8006992 <__ieee754_rem_pio2+0x2c2>
 80067e8:	f7ff ff26 	bl	8006638 <fabs>
 80067ec:	a378      	add	r3, pc, #480	; (adr r3, 80069d0 <__ieee754_rem_pio2+0x300>)
 80067ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067f2:	4606      	mov	r6, r0
 80067f4:	460f      	mov	r7, r1
 80067f6:	f7f9 fe67 	bl	80004c8 <__aeabi_dmul>
 80067fa:	2200      	movs	r2, #0
 80067fc:	4b7e      	ldr	r3, [pc, #504]	; (80069f8 <__ieee754_rem_pio2+0x328>)
 80067fe:	f7f9 fcad 	bl	800015c <__adddf3>
 8006802:	f7fa f8fb 	bl	80009fc <__aeabi_d2iz>
 8006806:	4605      	mov	r5, r0
 8006808:	f7f9 fdf4 	bl	80003f4 <__aeabi_i2d>
 800680c:	4602      	mov	r2, r0
 800680e:	460b      	mov	r3, r1
 8006810:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006814:	a366      	add	r3, pc, #408	; (adr r3, 80069b0 <__ieee754_rem_pio2+0x2e0>)
 8006816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800681a:	f7f9 fe55 	bl	80004c8 <__aeabi_dmul>
 800681e:	4602      	mov	r2, r0
 8006820:	460b      	mov	r3, r1
 8006822:	4630      	mov	r0, r6
 8006824:	4639      	mov	r1, r7
 8006826:	f7f9 fc97 	bl	8000158 <__aeabi_dsub>
 800682a:	a363      	add	r3, pc, #396	; (adr r3, 80069b8 <__ieee754_rem_pio2+0x2e8>)
 800682c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006830:	4680      	mov	r8, r0
 8006832:	4689      	mov	r9, r1
 8006834:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006838:	f7f9 fe46 	bl	80004c8 <__aeabi_dmul>
 800683c:	2d1f      	cmp	r5, #31
 800683e:	4606      	mov	r6, r0
 8006840:	460f      	mov	r7, r1
 8006842:	dc0e      	bgt.n	8006862 <__ieee754_rem_pio2+0x192>
 8006844:	4b6d      	ldr	r3, [pc, #436]	; (80069fc <__ieee754_rem_pio2+0x32c>)
 8006846:	1e6a      	subs	r2, r5, #1
 8006848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800684c:	4553      	cmp	r3, sl
 800684e:	d008      	beq.n	8006862 <__ieee754_rem_pio2+0x192>
 8006850:	4632      	mov	r2, r6
 8006852:	463b      	mov	r3, r7
 8006854:	4640      	mov	r0, r8
 8006856:	4649      	mov	r1, r9
 8006858:	f7f9 fc7e 	bl	8000158 <__aeabi_dsub>
 800685c:	e9c4 0100 	strd	r0, r1, [r4]
 8006860:	e013      	b.n	800688a <__ieee754_rem_pio2+0x1ba>
 8006862:	463b      	mov	r3, r7
 8006864:	4632      	mov	r2, r6
 8006866:	4640      	mov	r0, r8
 8006868:	4649      	mov	r1, r9
 800686a:	f7f9 fc75 	bl	8000158 <__aeabi_dsub>
 800686e:	ea4f 532a 	mov.w	r3, sl, asr #20
 8006872:	9305      	str	r3, [sp, #20]
 8006874:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006878:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 800687c:	f1ba 0f10 	cmp.w	sl, #16
 8006880:	dc1f      	bgt.n	80068c2 <__ieee754_rem_pio2+0x1f2>
 8006882:	4602      	mov	r2, r0
 8006884:	460b      	mov	r3, r1
 8006886:	e9c4 2300 	strd	r2, r3, [r4]
 800688a:	e9d4 2a00 	ldrd	r2, sl, [r4]
 800688e:	4640      	mov	r0, r8
 8006890:	4653      	mov	r3, sl
 8006892:	4649      	mov	r1, r9
 8006894:	f7f9 fc60 	bl	8000158 <__aeabi_dsub>
 8006898:	4632      	mov	r2, r6
 800689a:	463b      	mov	r3, r7
 800689c:	f7f9 fc5c 	bl	8000158 <__aeabi_dsub>
 80068a0:	460b      	mov	r3, r1
 80068a2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80068a6:	9904      	ldr	r1, [sp, #16]
 80068a8:	4602      	mov	r2, r0
 80068aa:	2900      	cmp	r1, #0
 80068ac:	f6bf af47 	bge.w	800673e <__ieee754_rem_pio2+0x6e>
 80068b0:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 80068b4:	e9c4 1201 	strd	r1, r2, [r4, #4]
 80068b8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80068bc:	60e3      	str	r3, [r4, #12]
 80068be:	426d      	negs	r5, r5
 80068c0:	e73d      	b.n	800673e <__ieee754_rem_pio2+0x6e>
 80068c2:	a33f      	add	r3, pc, #252	; (adr r3, 80069c0 <__ieee754_rem_pio2+0x2f0>)
 80068c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068cc:	f7f9 fdfc 	bl	80004c8 <__aeabi_dmul>
 80068d0:	4606      	mov	r6, r0
 80068d2:	460f      	mov	r7, r1
 80068d4:	4602      	mov	r2, r0
 80068d6:	460b      	mov	r3, r1
 80068d8:	4640      	mov	r0, r8
 80068da:	4649      	mov	r1, r9
 80068dc:	f7f9 fc3c 	bl	8000158 <__aeabi_dsub>
 80068e0:	4602      	mov	r2, r0
 80068e2:	460b      	mov	r3, r1
 80068e4:	4682      	mov	sl, r0
 80068e6:	468b      	mov	fp, r1
 80068e8:	4640      	mov	r0, r8
 80068ea:	4649      	mov	r1, r9
 80068ec:	f7f9 fc34 	bl	8000158 <__aeabi_dsub>
 80068f0:	4632      	mov	r2, r6
 80068f2:	463b      	mov	r3, r7
 80068f4:	f7f9 fc30 	bl	8000158 <__aeabi_dsub>
 80068f8:	a333      	add	r3, pc, #204	; (adr r3, 80069c8 <__ieee754_rem_pio2+0x2f8>)
 80068fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068fe:	4606      	mov	r6, r0
 8006900:	460f      	mov	r7, r1
 8006902:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006906:	f7f9 fddf 	bl	80004c8 <__aeabi_dmul>
 800690a:	4632      	mov	r2, r6
 800690c:	463b      	mov	r3, r7
 800690e:	f7f9 fc23 	bl	8000158 <__aeabi_dsub>
 8006912:	4602      	mov	r2, r0
 8006914:	460b      	mov	r3, r1
 8006916:	4606      	mov	r6, r0
 8006918:	460f      	mov	r7, r1
 800691a:	4650      	mov	r0, sl
 800691c:	4659      	mov	r1, fp
 800691e:	f7f9 fc1b 	bl	8000158 <__aeabi_dsub>
 8006922:	9a05      	ldr	r2, [sp, #20]
 8006924:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	2b31      	cmp	r3, #49	; 0x31
 800692c:	dc06      	bgt.n	800693c <__ieee754_rem_pio2+0x26c>
 800692e:	4602      	mov	r2, r0
 8006930:	460b      	mov	r3, r1
 8006932:	46d0      	mov	r8, sl
 8006934:	46d9      	mov	r9, fp
 8006936:	e9c4 2300 	strd	r2, r3, [r4]
 800693a:	e7a6      	b.n	800688a <__ieee754_rem_pio2+0x1ba>
 800693c:	a326      	add	r3, pc, #152	; (adr r3, 80069d8 <__ieee754_rem_pio2+0x308>)
 800693e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006942:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006946:	f7f9 fdbf 	bl	80004c8 <__aeabi_dmul>
 800694a:	4606      	mov	r6, r0
 800694c:	460f      	mov	r7, r1
 800694e:	4602      	mov	r2, r0
 8006950:	460b      	mov	r3, r1
 8006952:	4650      	mov	r0, sl
 8006954:	4659      	mov	r1, fp
 8006956:	f7f9 fbff 	bl	8000158 <__aeabi_dsub>
 800695a:	4602      	mov	r2, r0
 800695c:	460b      	mov	r3, r1
 800695e:	4680      	mov	r8, r0
 8006960:	4689      	mov	r9, r1
 8006962:	4650      	mov	r0, sl
 8006964:	4659      	mov	r1, fp
 8006966:	f7f9 fbf7 	bl	8000158 <__aeabi_dsub>
 800696a:	4632      	mov	r2, r6
 800696c:	463b      	mov	r3, r7
 800696e:	f7f9 fbf3 	bl	8000158 <__aeabi_dsub>
 8006972:	a31b      	add	r3, pc, #108	; (adr r3, 80069e0 <__ieee754_rem_pio2+0x310>)
 8006974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006978:	4606      	mov	r6, r0
 800697a:	460f      	mov	r7, r1
 800697c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006980:	f7f9 fda2 	bl	80004c8 <__aeabi_dmul>
 8006984:	4632      	mov	r2, r6
 8006986:	463b      	mov	r3, r7
 8006988:	f7f9 fbe6 	bl	8000158 <__aeabi_dsub>
 800698c:	4606      	mov	r6, r0
 800698e:	460f      	mov	r7, r1
 8006990:	e75e      	b.n	8006850 <__ieee754_rem_pio2+0x180>
 8006992:	4a1b      	ldr	r2, [pc, #108]	; (8006a00 <__ieee754_rem_pio2+0x330>)
 8006994:	4592      	cmp	sl, r2
 8006996:	dd35      	ble.n	8006a04 <__ieee754_rem_pio2+0x334>
 8006998:	4602      	mov	r2, r0
 800699a:	460b      	mov	r3, r1
 800699c:	f7f9 fbdc 	bl	8000158 <__aeabi_dsub>
 80069a0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80069a4:	e9c4 0100 	strd	r0, r1, [r4]
 80069a8:	e6a2      	b.n	80066f0 <__ieee754_rem_pio2+0x20>
 80069aa:	bf00      	nop
 80069ac:	f3af 8000 	nop.w
 80069b0:	54400000 	.word	0x54400000
 80069b4:	3ff921fb 	.word	0x3ff921fb
 80069b8:	1a626331 	.word	0x1a626331
 80069bc:	3dd0b461 	.word	0x3dd0b461
 80069c0:	1a600000 	.word	0x1a600000
 80069c4:	3dd0b461 	.word	0x3dd0b461
 80069c8:	2e037073 	.word	0x2e037073
 80069cc:	3ba3198a 	.word	0x3ba3198a
 80069d0:	6dc9c883 	.word	0x6dc9c883
 80069d4:	3fe45f30 	.word	0x3fe45f30
 80069d8:	2e000000 	.word	0x2e000000
 80069dc:	3ba3198a 	.word	0x3ba3198a
 80069e0:	252049c1 	.word	0x252049c1
 80069e4:	397b839a 	.word	0x397b839a
 80069e8:	3fe921fb 	.word	0x3fe921fb
 80069ec:	4002d97b 	.word	0x4002d97b
 80069f0:	3ff921fb 	.word	0x3ff921fb
 80069f4:	413921fb 	.word	0x413921fb
 80069f8:	3fe00000 	.word	0x3fe00000
 80069fc:	08007708 	.word	0x08007708
 8006a00:	7fefffff 	.word	0x7fefffff
 8006a04:	ea4f 552a 	mov.w	r5, sl, asr #20
 8006a08:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8006a0c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8006a10:	460f      	mov	r7, r1
 8006a12:	4606      	mov	r6, r0
 8006a14:	f7f9 fff2 	bl	80009fc <__aeabi_d2iz>
 8006a18:	f7f9 fcec 	bl	80003f4 <__aeabi_i2d>
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	460b      	mov	r3, r1
 8006a20:	4630      	mov	r0, r6
 8006a22:	4639      	mov	r1, r7
 8006a24:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006a28:	f7f9 fb96 	bl	8000158 <__aeabi_dsub>
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	4b22      	ldr	r3, [pc, #136]	; (8006ab8 <__ieee754_rem_pio2+0x3e8>)
 8006a30:	f7f9 fd4a 	bl	80004c8 <__aeabi_dmul>
 8006a34:	460f      	mov	r7, r1
 8006a36:	4606      	mov	r6, r0
 8006a38:	f7f9 ffe0 	bl	80009fc <__aeabi_d2iz>
 8006a3c:	f7f9 fcda 	bl	80003f4 <__aeabi_i2d>
 8006a40:	4602      	mov	r2, r0
 8006a42:	460b      	mov	r3, r1
 8006a44:	4630      	mov	r0, r6
 8006a46:	4639      	mov	r1, r7
 8006a48:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006a4c:	f7f9 fb84 	bl	8000158 <__aeabi_dsub>
 8006a50:	2200      	movs	r2, #0
 8006a52:	4b19      	ldr	r3, [pc, #100]	; (8006ab8 <__ieee754_rem_pio2+0x3e8>)
 8006a54:	f7f9 fd38 	bl	80004c8 <__aeabi_dmul>
 8006a58:	f04f 0803 	mov.w	r8, #3
 8006a5c:	2600      	movs	r6, #0
 8006a5e:	2700      	movs	r7, #0
 8006a60:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006a64:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 8006a68:	4632      	mov	r2, r6
 8006a6a:	e879 0102 	ldrd	r0, r1, [r9], #-8
 8006a6e:	463b      	mov	r3, r7
 8006a70:	46c2      	mov	sl, r8
 8006a72:	f108 38ff 	add.w	r8, r8, #4294967295
 8006a76:	f7f9 ff8f 	bl	8000998 <__aeabi_dcmpeq>
 8006a7a:	2800      	cmp	r0, #0
 8006a7c:	d1f4      	bne.n	8006a68 <__ieee754_rem_pio2+0x398>
 8006a7e:	4b0f      	ldr	r3, [pc, #60]	; (8006abc <__ieee754_rem_pio2+0x3ec>)
 8006a80:	462a      	mov	r2, r5
 8006a82:	9301      	str	r3, [sp, #4]
 8006a84:	2302      	movs	r3, #2
 8006a86:	4621      	mov	r1, r4
 8006a88:	9300      	str	r3, [sp, #0]
 8006a8a:	a806      	add	r0, sp, #24
 8006a8c:	4653      	mov	r3, sl
 8006a8e:	f000 f8d5 	bl	8006c3c <__kernel_rem_pio2>
 8006a92:	9b04      	ldr	r3, [sp, #16]
 8006a94:	4605      	mov	r5, r0
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	f6bf ae51 	bge.w	800673e <__ieee754_rem_pio2+0x6e>
 8006a9c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8006aa0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006aa4:	e9c4 2300 	strd	r2, r3, [r4]
 8006aa8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8006aac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006ab0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8006ab4:	e703      	b.n	80068be <__ieee754_rem_pio2+0x1ee>
 8006ab6:	bf00      	nop
 8006ab8:	41700000 	.word	0x41700000
 8006abc:	08007788 	.word	0x08007788

08006ac0 <__kernel_cos>:
 8006ac0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ac4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8006ac8:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8006acc:	4680      	mov	r8, r0
 8006ace:	460f      	mov	r7, r1
 8006ad0:	e9cd 2300 	strd	r2, r3, [sp]
 8006ad4:	da04      	bge.n	8006ae0 <__kernel_cos+0x20>
 8006ad6:	f7f9 ff91 	bl	80009fc <__aeabi_d2iz>
 8006ada:	2800      	cmp	r0, #0
 8006adc:	f000 8086 	beq.w	8006bec <__kernel_cos+0x12c>
 8006ae0:	4642      	mov	r2, r8
 8006ae2:	463b      	mov	r3, r7
 8006ae4:	4640      	mov	r0, r8
 8006ae6:	4639      	mov	r1, r7
 8006ae8:	f7f9 fcee 	bl	80004c8 <__aeabi_dmul>
 8006aec:	2200      	movs	r2, #0
 8006aee:	4b4e      	ldr	r3, [pc, #312]	; (8006c28 <__kernel_cos+0x168>)
 8006af0:	4604      	mov	r4, r0
 8006af2:	460d      	mov	r5, r1
 8006af4:	f7f9 fce8 	bl	80004c8 <__aeabi_dmul>
 8006af8:	a33f      	add	r3, pc, #252	; (adr r3, 8006bf8 <__kernel_cos+0x138>)
 8006afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afe:	4682      	mov	sl, r0
 8006b00:	468b      	mov	fp, r1
 8006b02:	4620      	mov	r0, r4
 8006b04:	4629      	mov	r1, r5
 8006b06:	f7f9 fcdf 	bl	80004c8 <__aeabi_dmul>
 8006b0a:	a33d      	add	r3, pc, #244	; (adr r3, 8006c00 <__kernel_cos+0x140>)
 8006b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b10:	f7f9 fb24 	bl	800015c <__adddf3>
 8006b14:	4622      	mov	r2, r4
 8006b16:	462b      	mov	r3, r5
 8006b18:	f7f9 fcd6 	bl	80004c8 <__aeabi_dmul>
 8006b1c:	a33a      	add	r3, pc, #232	; (adr r3, 8006c08 <__kernel_cos+0x148>)
 8006b1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b22:	f7f9 fb19 	bl	8000158 <__aeabi_dsub>
 8006b26:	4622      	mov	r2, r4
 8006b28:	462b      	mov	r3, r5
 8006b2a:	f7f9 fccd 	bl	80004c8 <__aeabi_dmul>
 8006b2e:	a338      	add	r3, pc, #224	; (adr r3, 8006c10 <__kernel_cos+0x150>)
 8006b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b34:	f7f9 fb12 	bl	800015c <__adddf3>
 8006b38:	4622      	mov	r2, r4
 8006b3a:	462b      	mov	r3, r5
 8006b3c:	f7f9 fcc4 	bl	80004c8 <__aeabi_dmul>
 8006b40:	a335      	add	r3, pc, #212	; (adr r3, 8006c18 <__kernel_cos+0x158>)
 8006b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b46:	f7f9 fb07 	bl	8000158 <__aeabi_dsub>
 8006b4a:	4622      	mov	r2, r4
 8006b4c:	462b      	mov	r3, r5
 8006b4e:	f7f9 fcbb 	bl	80004c8 <__aeabi_dmul>
 8006b52:	a333      	add	r3, pc, #204	; (adr r3, 8006c20 <__kernel_cos+0x160>)
 8006b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b58:	f7f9 fb00 	bl	800015c <__adddf3>
 8006b5c:	4622      	mov	r2, r4
 8006b5e:	462b      	mov	r3, r5
 8006b60:	f7f9 fcb2 	bl	80004c8 <__aeabi_dmul>
 8006b64:	4622      	mov	r2, r4
 8006b66:	462b      	mov	r3, r5
 8006b68:	f7f9 fcae 	bl	80004c8 <__aeabi_dmul>
 8006b6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b70:	4604      	mov	r4, r0
 8006b72:	460d      	mov	r5, r1
 8006b74:	4640      	mov	r0, r8
 8006b76:	4639      	mov	r1, r7
 8006b78:	f7f9 fca6 	bl	80004c8 <__aeabi_dmul>
 8006b7c:	460b      	mov	r3, r1
 8006b7e:	4602      	mov	r2, r0
 8006b80:	4629      	mov	r1, r5
 8006b82:	4620      	mov	r0, r4
 8006b84:	f7f9 fae8 	bl	8000158 <__aeabi_dsub>
 8006b88:	4b28      	ldr	r3, [pc, #160]	; (8006c2c <__kernel_cos+0x16c>)
 8006b8a:	4680      	mov	r8, r0
 8006b8c:	429e      	cmp	r6, r3
 8006b8e:	4689      	mov	r9, r1
 8006b90:	dc0e      	bgt.n	8006bb0 <__kernel_cos+0xf0>
 8006b92:	4602      	mov	r2, r0
 8006b94:	460b      	mov	r3, r1
 8006b96:	4650      	mov	r0, sl
 8006b98:	4659      	mov	r1, fp
 8006b9a:	f7f9 fadd 	bl	8000158 <__aeabi_dsub>
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	2000      	movs	r0, #0
 8006ba2:	460b      	mov	r3, r1
 8006ba4:	4922      	ldr	r1, [pc, #136]	; (8006c30 <__kernel_cos+0x170>)
 8006ba6:	f7f9 fad7 	bl	8000158 <__aeabi_dsub>
 8006baa:	b003      	add	sp, #12
 8006bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bb0:	2400      	movs	r4, #0
 8006bb2:	4b20      	ldr	r3, [pc, #128]	; (8006c34 <__kernel_cos+0x174>)
 8006bb4:	4622      	mov	r2, r4
 8006bb6:	429e      	cmp	r6, r3
 8006bb8:	bfcc      	ite	gt
 8006bba:	4d1f      	ldrgt	r5, [pc, #124]	; (8006c38 <__kernel_cos+0x178>)
 8006bbc:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8006bc0:	462b      	mov	r3, r5
 8006bc2:	2000      	movs	r0, #0
 8006bc4:	491a      	ldr	r1, [pc, #104]	; (8006c30 <__kernel_cos+0x170>)
 8006bc6:	f7f9 fac7 	bl	8000158 <__aeabi_dsub>
 8006bca:	4622      	mov	r2, r4
 8006bcc:	4606      	mov	r6, r0
 8006bce:	460f      	mov	r7, r1
 8006bd0:	462b      	mov	r3, r5
 8006bd2:	4650      	mov	r0, sl
 8006bd4:	4659      	mov	r1, fp
 8006bd6:	f7f9 fabf 	bl	8000158 <__aeabi_dsub>
 8006bda:	4642      	mov	r2, r8
 8006bdc:	464b      	mov	r3, r9
 8006bde:	f7f9 fabb 	bl	8000158 <__aeabi_dsub>
 8006be2:	4602      	mov	r2, r0
 8006be4:	460b      	mov	r3, r1
 8006be6:	4630      	mov	r0, r6
 8006be8:	4639      	mov	r1, r7
 8006bea:	e7dc      	b.n	8006ba6 <__kernel_cos+0xe6>
 8006bec:	2000      	movs	r0, #0
 8006bee:	4910      	ldr	r1, [pc, #64]	; (8006c30 <__kernel_cos+0x170>)
 8006bf0:	e7db      	b.n	8006baa <__kernel_cos+0xea>
 8006bf2:	bf00      	nop
 8006bf4:	f3af 8000 	nop.w
 8006bf8:	be8838d4 	.word	0xbe8838d4
 8006bfc:	bda8fae9 	.word	0xbda8fae9
 8006c00:	bdb4b1c4 	.word	0xbdb4b1c4
 8006c04:	3e21ee9e 	.word	0x3e21ee9e
 8006c08:	809c52ad 	.word	0x809c52ad
 8006c0c:	3e927e4f 	.word	0x3e927e4f
 8006c10:	19cb1590 	.word	0x19cb1590
 8006c14:	3efa01a0 	.word	0x3efa01a0
 8006c18:	16c15177 	.word	0x16c15177
 8006c1c:	3f56c16c 	.word	0x3f56c16c
 8006c20:	5555554c 	.word	0x5555554c
 8006c24:	3fa55555 	.word	0x3fa55555
 8006c28:	3fe00000 	.word	0x3fe00000
 8006c2c:	3fd33332 	.word	0x3fd33332
 8006c30:	3ff00000 	.word	0x3ff00000
 8006c34:	3fe90000 	.word	0x3fe90000
 8006c38:	3fd20000 	.word	0x3fd20000

08006c3c <__kernel_rem_pio2>:
 8006c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c40:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8006c44:	9308      	str	r3, [sp, #32]
 8006c46:	9106      	str	r1, [sp, #24]
 8006c48:	4bb6      	ldr	r3, [pc, #728]	; (8006f24 <__kernel_rem_pio2+0x2e8>)
 8006c4a:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8006c4c:	f112 0f14 	cmn.w	r2, #20
 8006c50:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006c54:	bfa8      	it	ge
 8006c56:	1ed4      	subge	r4, r2, #3
 8006c58:	9302      	str	r3, [sp, #8]
 8006c5a:	9b08      	ldr	r3, [sp, #32]
 8006c5c:	bfb8      	it	lt
 8006c5e:	2400      	movlt	r4, #0
 8006c60:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c64:	9307      	str	r3, [sp, #28]
 8006c66:	bfa4      	itt	ge
 8006c68:	2318      	movge	r3, #24
 8006c6a:	fb94 f4f3 	sdivge	r4, r4, r3
 8006c6e:	f06f 0317 	mvn.w	r3, #23
 8006c72:	fb04 3303 	mla	r3, r4, r3, r3
 8006c76:	eb03 0b02 	add.w	fp, r3, r2
 8006c7a:	9a07      	ldr	r2, [sp, #28]
 8006c7c:	9b02      	ldr	r3, [sp, #8]
 8006c7e:	1aa7      	subs	r7, r4, r2
 8006c80:	eb03 0802 	add.w	r8, r3, r2
 8006c84:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8006c86:	2500      	movs	r5, #0
 8006c88:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	2300      	movs	r3, #0
 8006c90:	9009      	str	r0, [sp, #36]	; 0x24
 8006c92:	ae20      	add	r6, sp, #128	; 0x80
 8006c94:	4545      	cmp	r5, r8
 8006c96:	dd14      	ble.n	8006cc2 <__kernel_rem_pio2+0x86>
 8006c98:	f04f 0800 	mov.w	r8, #0
 8006c9c:	9a08      	ldr	r2, [sp, #32]
 8006c9e:	ab20      	add	r3, sp, #128	; 0x80
 8006ca0:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 8006ca4:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 8006ca8:	9b02      	ldr	r3, [sp, #8]
 8006caa:	4598      	cmp	r8, r3
 8006cac:	dc35      	bgt.n	8006d1a <__kernel_rem_pio2+0xde>
 8006cae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	f1a3 0908 	sub.w	r9, r3, #8
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	462f      	mov	r7, r5
 8006cba:	2600      	movs	r6, #0
 8006cbc:	e9cd 2300 	strd	r2, r3, [sp]
 8006cc0:	e01f      	b.n	8006d02 <__kernel_rem_pio2+0xc6>
 8006cc2:	42ef      	cmn	r7, r5
 8006cc4:	d40b      	bmi.n	8006cde <__kernel_rem_pio2+0xa2>
 8006cc6:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8006cca:	e9cd 2300 	strd	r2, r3, [sp]
 8006cce:	f7f9 fb91 	bl	80003f4 <__aeabi_i2d>
 8006cd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006cd6:	e8e6 0102 	strd	r0, r1, [r6], #8
 8006cda:	3501      	adds	r5, #1
 8006cdc:	e7da      	b.n	8006c94 <__kernel_rem_pio2+0x58>
 8006cde:	4610      	mov	r0, r2
 8006ce0:	4619      	mov	r1, r3
 8006ce2:	e7f8      	b.n	8006cd6 <__kernel_rem_pio2+0x9a>
 8006ce4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ce8:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8006cec:	f7f9 fbec 	bl	80004c8 <__aeabi_dmul>
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	460b      	mov	r3, r1
 8006cf4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006cf8:	f7f9 fa30 	bl	800015c <__adddf3>
 8006cfc:	e9cd 0100 	strd	r0, r1, [sp]
 8006d00:	3601      	adds	r6, #1
 8006d02:	9b07      	ldr	r3, [sp, #28]
 8006d04:	3f08      	subs	r7, #8
 8006d06:	429e      	cmp	r6, r3
 8006d08:	ddec      	ble.n	8006ce4 <__kernel_rem_pio2+0xa8>
 8006d0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d0e:	f108 0801 	add.w	r8, r8, #1
 8006d12:	e8ea 2302 	strd	r2, r3, [sl], #8
 8006d16:	3508      	adds	r5, #8
 8006d18:	e7c6      	b.n	8006ca8 <__kernel_rem_pio2+0x6c>
 8006d1a:	9b02      	ldr	r3, [sp, #8]
 8006d1c:	aa0c      	add	r2, sp, #48	; 0x30
 8006d1e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006d22:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d24:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8006d26:	9e02      	ldr	r6, [sp, #8]
 8006d28:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006d2c:	930a      	str	r3, [sp, #40]	; 0x28
 8006d2e:	ab98      	add	r3, sp, #608	; 0x260
 8006d30:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006d34:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 8006d38:	ab70      	add	r3, sp, #448	; 0x1c0
 8006d3a:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 8006d3e:	46d0      	mov	r8, sl
 8006d40:	46b1      	mov	r9, r6
 8006d42:	af0c      	add	r7, sp, #48	; 0x30
 8006d44:	9700      	str	r7, [sp, #0]
 8006d46:	f1b9 0f00 	cmp.w	r9, #0
 8006d4a:	f1a8 0808 	sub.w	r8, r8, #8
 8006d4e:	dc71      	bgt.n	8006e34 <__kernel_rem_pio2+0x1f8>
 8006d50:	465a      	mov	r2, fp
 8006d52:	4620      	mov	r0, r4
 8006d54:	4629      	mov	r1, r5
 8006d56:	f000 fbeb 	bl	8007530 <scalbn>
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8006d60:	4604      	mov	r4, r0
 8006d62:	460d      	mov	r5, r1
 8006d64:	f7f9 fbb0 	bl	80004c8 <__aeabi_dmul>
 8006d68:	f000 fb62 	bl	8007430 <floor>
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	4b6e      	ldr	r3, [pc, #440]	; (8006f28 <__kernel_rem_pio2+0x2ec>)
 8006d70:	f7f9 fbaa 	bl	80004c8 <__aeabi_dmul>
 8006d74:	4602      	mov	r2, r0
 8006d76:	460b      	mov	r3, r1
 8006d78:	4620      	mov	r0, r4
 8006d7a:	4629      	mov	r1, r5
 8006d7c:	f7f9 f9ec 	bl	8000158 <__aeabi_dsub>
 8006d80:	460d      	mov	r5, r1
 8006d82:	4604      	mov	r4, r0
 8006d84:	f7f9 fe3a 	bl	80009fc <__aeabi_d2iz>
 8006d88:	9004      	str	r0, [sp, #16]
 8006d8a:	f7f9 fb33 	bl	80003f4 <__aeabi_i2d>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	460b      	mov	r3, r1
 8006d92:	4620      	mov	r0, r4
 8006d94:	4629      	mov	r1, r5
 8006d96:	f7f9 f9df 	bl	8000158 <__aeabi_dsub>
 8006d9a:	f1bb 0f00 	cmp.w	fp, #0
 8006d9e:	4680      	mov	r8, r0
 8006da0:	4689      	mov	r9, r1
 8006da2:	dd70      	ble.n	8006e86 <__kernel_rem_pio2+0x24a>
 8006da4:	1e72      	subs	r2, r6, #1
 8006da6:	ab0c      	add	r3, sp, #48	; 0x30
 8006da8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006dac:	9c04      	ldr	r4, [sp, #16]
 8006dae:	f1cb 0118 	rsb	r1, fp, #24
 8006db2:	fa40 f301 	asr.w	r3, r0, r1
 8006db6:	441c      	add	r4, r3
 8006db8:	408b      	lsls	r3, r1
 8006dba:	1ac0      	subs	r0, r0, r3
 8006dbc:	ab0c      	add	r3, sp, #48	; 0x30
 8006dbe:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8006dc2:	f1cb 0317 	rsb	r3, fp, #23
 8006dc6:	9404      	str	r4, [sp, #16]
 8006dc8:	fa40 f303 	asr.w	r3, r0, r3
 8006dcc:	9300      	str	r3, [sp, #0]
 8006dce:	9b00      	ldr	r3, [sp, #0]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	dd66      	ble.n	8006ea2 <__kernel_rem_pio2+0x266>
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8006dda:	4614      	mov	r4, r2
 8006ddc:	9b04      	ldr	r3, [sp, #16]
 8006dde:	3301      	adds	r3, #1
 8006de0:	9304      	str	r3, [sp, #16]
 8006de2:	4296      	cmp	r6, r2
 8006de4:	f300 80ac 	bgt.w	8006f40 <__kernel_rem_pio2+0x304>
 8006de8:	f1bb 0f00 	cmp.w	fp, #0
 8006dec:	dd07      	ble.n	8006dfe <__kernel_rem_pio2+0x1c2>
 8006dee:	f1bb 0f01 	cmp.w	fp, #1
 8006df2:	f000 80b4 	beq.w	8006f5e <__kernel_rem_pio2+0x322>
 8006df6:	f1bb 0f02 	cmp.w	fp, #2
 8006dfa:	f000 80ba 	beq.w	8006f72 <__kernel_rem_pio2+0x336>
 8006dfe:	9b00      	ldr	r3, [sp, #0]
 8006e00:	2b02      	cmp	r3, #2
 8006e02:	d14e      	bne.n	8006ea2 <__kernel_rem_pio2+0x266>
 8006e04:	4642      	mov	r2, r8
 8006e06:	464b      	mov	r3, r9
 8006e08:	2000      	movs	r0, #0
 8006e0a:	4948      	ldr	r1, [pc, #288]	; (8006f2c <__kernel_rem_pio2+0x2f0>)
 8006e0c:	f7f9 f9a4 	bl	8000158 <__aeabi_dsub>
 8006e10:	4680      	mov	r8, r0
 8006e12:	4689      	mov	r9, r1
 8006e14:	2c00      	cmp	r4, #0
 8006e16:	d044      	beq.n	8006ea2 <__kernel_rem_pio2+0x266>
 8006e18:	465a      	mov	r2, fp
 8006e1a:	2000      	movs	r0, #0
 8006e1c:	4943      	ldr	r1, [pc, #268]	; (8006f2c <__kernel_rem_pio2+0x2f0>)
 8006e1e:	f000 fb87 	bl	8007530 <scalbn>
 8006e22:	4602      	mov	r2, r0
 8006e24:	460b      	mov	r3, r1
 8006e26:	4640      	mov	r0, r8
 8006e28:	4649      	mov	r1, r9
 8006e2a:	f7f9 f995 	bl	8000158 <__aeabi_dsub>
 8006e2e:	4680      	mov	r8, r0
 8006e30:	4689      	mov	r9, r1
 8006e32:	e036      	b.n	8006ea2 <__kernel_rem_pio2+0x266>
 8006e34:	2200      	movs	r2, #0
 8006e36:	4b3e      	ldr	r3, [pc, #248]	; (8006f30 <__kernel_rem_pio2+0x2f4>)
 8006e38:	4620      	mov	r0, r4
 8006e3a:	4629      	mov	r1, r5
 8006e3c:	f7f9 fb44 	bl	80004c8 <__aeabi_dmul>
 8006e40:	f7f9 fddc 	bl	80009fc <__aeabi_d2iz>
 8006e44:	f7f9 fad6 	bl	80003f4 <__aeabi_i2d>
 8006e48:	4602      	mov	r2, r0
 8006e4a:	460b      	mov	r3, r1
 8006e4c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006e50:	2200      	movs	r2, #0
 8006e52:	4b38      	ldr	r3, [pc, #224]	; (8006f34 <__kernel_rem_pio2+0x2f8>)
 8006e54:	f7f9 fb38 	bl	80004c8 <__aeabi_dmul>
 8006e58:	4602      	mov	r2, r0
 8006e5a:	460b      	mov	r3, r1
 8006e5c:	4620      	mov	r0, r4
 8006e5e:	4629      	mov	r1, r5
 8006e60:	f7f9 f97a 	bl	8000158 <__aeabi_dsub>
 8006e64:	f7f9 fdca 	bl	80009fc <__aeabi_d2iz>
 8006e68:	9b00      	ldr	r3, [sp, #0]
 8006e6a:	f109 39ff 	add.w	r9, r9, #4294967295
 8006e6e:	f843 0b04 	str.w	r0, [r3], #4
 8006e72:	9300      	str	r3, [sp, #0]
 8006e74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e78:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006e7c:	f7f9 f96e 	bl	800015c <__adddf3>
 8006e80:	4604      	mov	r4, r0
 8006e82:	460d      	mov	r5, r1
 8006e84:	e75f      	b.n	8006d46 <__kernel_rem_pio2+0x10a>
 8006e86:	d105      	bne.n	8006e94 <__kernel_rem_pio2+0x258>
 8006e88:	1e73      	subs	r3, r6, #1
 8006e8a:	aa0c      	add	r2, sp, #48	; 0x30
 8006e8c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8006e90:	15c3      	asrs	r3, r0, #23
 8006e92:	e79b      	b.n	8006dcc <__kernel_rem_pio2+0x190>
 8006e94:	2200      	movs	r2, #0
 8006e96:	4b28      	ldr	r3, [pc, #160]	; (8006f38 <__kernel_rem_pio2+0x2fc>)
 8006e98:	f7f9 fd9c 	bl	80009d4 <__aeabi_dcmpge>
 8006e9c:	2800      	cmp	r0, #0
 8006e9e:	d13e      	bne.n	8006f1e <__kernel_rem_pio2+0x2e2>
 8006ea0:	9000      	str	r0, [sp, #0]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	4640      	mov	r0, r8
 8006ea8:	4649      	mov	r1, r9
 8006eaa:	f7f9 fd75 	bl	8000998 <__aeabi_dcmpeq>
 8006eae:	2800      	cmp	r0, #0
 8006eb0:	f000 80b1 	beq.w	8007016 <__kernel_rem_pio2+0x3da>
 8006eb4:	1e74      	subs	r4, r6, #1
 8006eb6:	4623      	mov	r3, r4
 8006eb8:	2200      	movs	r2, #0
 8006eba:	9902      	ldr	r1, [sp, #8]
 8006ebc:	428b      	cmp	r3, r1
 8006ebe:	da5f      	bge.n	8006f80 <__kernel_rem_pio2+0x344>
 8006ec0:	2a00      	cmp	r2, #0
 8006ec2:	d074      	beq.n	8006fae <__kernel_rem_pio2+0x372>
 8006ec4:	ab0c      	add	r3, sp, #48	; 0x30
 8006ec6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8006eca:	f1ab 0b18 	sub.w	fp, fp, #24
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	f000 809f 	beq.w	8007012 <__kernel_rem_pio2+0x3d6>
 8006ed4:	465a      	mov	r2, fp
 8006ed6:	2000      	movs	r0, #0
 8006ed8:	4914      	ldr	r1, [pc, #80]	; (8006f2c <__kernel_rem_pio2+0x2f0>)
 8006eda:	f000 fb29 	bl	8007530 <scalbn>
 8006ede:	46a2      	mov	sl, r4
 8006ee0:	4606      	mov	r6, r0
 8006ee2:	460f      	mov	r7, r1
 8006ee4:	f04f 0800 	mov.w	r8, #0
 8006ee8:	ab70      	add	r3, sp, #448	; 0x1c0
 8006eea:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8006f30 <__kernel_rem_pio2+0x2f4>
 8006eee:	00e5      	lsls	r5, r4, #3
 8006ef0:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 8006ef4:	f1ba 0f00 	cmp.w	sl, #0
 8006ef8:	f280 80c3 	bge.w	8007082 <__kernel_rem_pio2+0x446>
 8006efc:	4626      	mov	r6, r4
 8006efe:	2e00      	cmp	r6, #0
 8006f00:	f2c0 80f5 	blt.w	80070ee <__kernel_rem_pio2+0x4b2>
 8006f04:	4b0d      	ldr	r3, [pc, #52]	; (8006f3c <__kernel_rem_pio2+0x300>)
 8006f06:	f04f 0a00 	mov.w	sl, #0
 8006f0a:	9307      	str	r3, [sp, #28]
 8006f0c:	ab70      	add	r3, sp, #448	; 0x1c0
 8006f0e:	f04f 0b00 	mov.w	fp, #0
 8006f12:	f04f 0800 	mov.w	r8, #0
 8006f16:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8006f1a:	1ba7      	subs	r7, r4, r6
 8006f1c:	e0db      	b.n	80070d6 <__kernel_rem_pio2+0x49a>
 8006f1e:	2302      	movs	r3, #2
 8006f20:	9300      	str	r3, [sp, #0]
 8006f22:	e757      	b.n	8006dd4 <__kernel_rem_pio2+0x198>
 8006f24:	080078d0 	.word	0x080078d0
 8006f28:	40200000 	.word	0x40200000
 8006f2c:	3ff00000 	.word	0x3ff00000
 8006f30:	3e700000 	.word	0x3e700000
 8006f34:	41700000 	.word	0x41700000
 8006f38:	3fe00000 	.word	0x3fe00000
 8006f3c:	08007890 	.word	0x08007890
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	b944      	cbnz	r4, 8006f56 <__kernel_rem_pio2+0x31a>
 8006f44:	b11b      	cbz	r3, 8006f4e <__kernel_rem_pio2+0x312>
 8006f46:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8006f4a:	603b      	str	r3, [r7, #0]
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	461c      	mov	r4, r3
 8006f50:	3201      	adds	r2, #1
 8006f52:	3704      	adds	r7, #4
 8006f54:	e745      	b.n	8006de2 <__kernel_rem_pio2+0x1a6>
 8006f56:	1acb      	subs	r3, r1, r3
 8006f58:	603b      	str	r3, [r7, #0]
 8006f5a:	4623      	mov	r3, r4
 8006f5c:	e7f7      	b.n	8006f4e <__kernel_rem_pio2+0x312>
 8006f5e:	1e72      	subs	r2, r6, #1
 8006f60:	ab0c      	add	r3, sp, #48	; 0x30
 8006f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f66:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006f6a:	a90c      	add	r1, sp, #48	; 0x30
 8006f6c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8006f70:	e745      	b.n	8006dfe <__kernel_rem_pio2+0x1c2>
 8006f72:	1e72      	subs	r2, r6, #1
 8006f74:	ab0c      	add	r3, sp, #48	; 0x30
 8006f76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f7a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006f7e:	e7f4      	b.n	8006f6a <__kernel_rem_pio2+0x32e>
 8006f80:	a90c      	add	r1, sp, #48	; 0x30
 8006f82:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006f86:	3b01      	subs	r3, #1
 8006f88:	430a      	orrs	r2, r1
 8006f8a:	e796      	b.n	8006eba <__kernel_rem_pio2+0x27e>
 8006f8c:	3401      	adds	r4, #1
 8006f8e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006f92:	2a00      	cmp	r2, #0
 8006f94:	d0fa      	beq.n	8006f8c <__kernel_rem_pio2+0x350>
 8006f96:	9b08      	ldr	r3, [sp, #32]
 8006f98:	f106 0801 	add.w	r8, r6, #1
 8006f9c:	18f5      	adds	r5, r6, r3
 8006f9e:	ab20      	add	r3, sp, #128	; 0x80
 8006fa0:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006fa4:	4434      	add	r4, r6
 8006fa6:	4544      	cmp	r4, r8
 8006fa8:	da04      	bge.n	8006fb4 <__kernel_rem_pio2+0x378>
 8006faa:	4626      	mov	r6, r4
 8006fac:	e6bf      	b.n	8006d2e <__kernel_rem_pio2+0xf2>
 8006fae:	2401      	movs	r4, #1
 8006fb0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fb2:	e7ec      	b.n	8006f8e <__kernel_rem_pio2+0x352>
 8006fb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fb6:	f04f 0900 	mov.w	r9, #0
 8006fba:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8006fbe:	f7f9 fa19 	bl	80003f4 <__aeabi_i2d>
 8006fc2:	2600      	movs	r6, #0
 8006fc4:	2700      	movs	r7, #0
 8006fc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fc8:	e9c5 0100 	strd	r0, r1, [r5]
 8006fcc:	3b08      	subs	r3, #8
 8006fce:	9300      	str	r3, [sp, #0]
 8006fd0:	9504      	str	r5, [sp, #16]
 8006fd2:	9b07      	ldr	r3, [sp, #28]
 8006fd4:	4599      	cmp	r9, r3
 8006fd6:	dd05      	ble.n	8006fe4 <__kernel_rem_pio2+0x3a8>
 8006fd8:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 8006fdc:	f108 0801 	add.w	r8, r8, #1
 8006fe0:	3508      	adds	r5, #8
 8006fe2:	e7e0      	b.n	8006fa6 <__kernel_rem_pio2+0x36a>
 8006fe4:	f8dd c010 	ldr.w	ip, [sp, #16]
 8006fe8:	9900      	ldr	r1, [sp, #0]
 8006fea:	f109 0901 	add.w	r9, r9, #1
 8006fee:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 8006ff2:	9100      	str	r1, [sp, #0]
 8006ff4:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 8006ff8:	f8cd c010 	str.w	ip, [sp, #16]
 8006ffc:	f7f9 fa64 	bl	80004c8 <__aeabi_dmul>
 8007000:	4602      	mov	r2, r0
 8007002:	460b      	mov	r3, r1
 8007004:	4630      	mov	r0, r6
 8007006:	4639      	mov	r1, r7
 8007008:	f7f9 f8a8 	bl	800015c <__adddf3>
 800700c:	4606      	mov	r6, r0
 800700e:	460f      	mov	r7, r1
 8007010:	e7df      	b.n	8006fd2 <__kernel_rem_pio2+0x396>
 8007012:	3c01      	subs	r4, #1
 8007014:	e756      	b.n	8006ec4 <__kernel_rem_pio2+0x288>
 8007016:	f1cb 0200 	rsb	r2, fp, #0
 800701a:	4640      	mov	r0, r8
 800701c:	4649      	mov	r1, r9
 800701e:	f000 fa87 	bl	8007530 <scalbn>
 8007022:	2200      	movs	r2, #0
 8007024:	4ba4      	ldr	r3, [pc, #656]	; (80072b8 <__kernel_rem_pio2+0x67c>)
 8007026:	4604      	mov	r4, r0
 8007028:	460d      	mov	r5, r1
 800702a:	f7f9 fcd3 	bl	80009d4 <__aeabi_dcmpge>
 800702e:	b1f8      	cbz	r0, 8007070 <__kernel_rem_pio2+0x434>
 8007030:	2200      	movs	r2, #0
 8007032:	4ba2      	ldr	r3, [pc, #648]	; (80072bc <__kernel_rem_pio2+0x680>)
 8007034:	4620      	mov	r0, r4
 8007036:	4629      	mov	r1, r5
 8007038:	f7f9 fa46 	bl	80004c8 <__aeabi_dmul>
 800703c:	f7f9 fcde 	bl	80009fc <__aeabi_d2iz>
 8007040:	4607      	mov	r7, r0
 8007042:	f7f9 f9d7 	bl	80003f4 <__aeabi_i2d>
 8007046:	2200      	movs	r2, #0
 8007048:	4b9b      	ldr	r3, [pc, #620]	; (80072b8 <__kernel_rem_pio2+0x67c>)
 800704a:	f7f9 fa3d 	bl	80004c8 <__aeabi_dmul>
 800704e:	460b      	mov	r3, r1
 8007050:	4602      	mov	r2, r0
 8007052:	4629      	mov	r1, r5
 8007054:	4620      	mov	r0, r4
 8007056:	f7f9 f87f 	bl	8000158 <__aeabi_dsub>
 800705a:	f7f9 fccf 	bl	80009fc <__aeabi_d2iz>
 800705e:	1c74      	adds	r4, r6, #1
 8007060:	ab0c      	add	r3, sp, #48	; 0x30
 8007062:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8007066:	f10b 0b18 	add.w	fp, fp, #24
 800706a:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 800706e:	e731      	b.n	8006ed4 <__kernel_rem_pio2+0x298>
 8007070:	4620      	mov	r0, r4
 8007072:	4629      	mov	r1, r5
 8007074:	f7f9 fcc2 	bl	80009fc <__aeabi_d2iz>
 8007078:	ab0c      	add	r3, sp, #48	; 0x30
 800707a:	4634      	mov	r4, r6
 800707c:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8007080:	e728      	b.n	8006ed4 <__kernel_rem_pio2+0x298>
 8007082:	ab0c      	add	r3, sp, #48	; 0x30
 8007084:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8007088:	f7f9 f9b4 	bl	80003f4 <__aeabi_i2d>
 800708c:	4632      	mov	r2, r6
 800708e:	463b      	mov	r3, r7
 8007090:	f7f9 fa1a 	bl	80004c8 <__aeabi_dmul>
 8007094:	4642      	mov	r2, r8
 8007096:	e86b 0102 	strd	r0, r1, [fp], #-8
 800709a:	464b      	mov	r3, r9
 800709c:	4630      	mov	r0, r6
 800709e:	4639      	mov	r1, r7
 80070a0:	f7f9 fa12 	bl	80004c8 <__aeabi_dmul>
 80070a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070a8:	4606      	mov	r6, r0
 80070aa:	460f      	mov	r7, r1
 80070ac:	e722      	b.n	8006ef4 <__kernel_rem_pio2+0x2b8>
 80070ae:	f8dd c01c 	ldr.w	ip, [sp, #28]
 80070b2:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80070b6:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 80070ba:	f8cd c01c 	str.w	ip, [sp, #28]
 80070be:	f7f9 fa03 	bl	80004c8 <__aeabi_dmul>
 80070c2:	4602      	mov	r2, r0
 80070c4:	460b      	mov	r3, r1
 80070c6:	4650      	mov	r0, sl
 80070c8:	4659      	mov	r1, fp
 80070ca:	f7f9 f847 	bl	800015c <__adddf3>
 80070ce:	4682      	mov	sl, r0
 80070d0:	468b      	mov	fp, r1
 80070d2:	f108 0801 	add.w	r8, r8, #1
 80070d6:	9b02      	ldr	r3, [sp, #8]
 80070d8:	4598      	cmp	r8, r3
 80070da:	dc01      	bgt.n	80070e0 <__kernel_rem_pio2+0x4a4>
 80070dc:	45b8      	cmp	r8, r7
 80070de:	dde6      	ble.n	80070ae <__kernel_rem_pio2+0x472>
 80070e0:	ab48      	add	r3, sp, #288	; 0x120
 80070e2:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80070e6:	e9c7 ab00 	strd	sl, fp, [r7]
 80070ea:	3e01      	subs	r6, #1
 80070ec:	e707      	b.n	8006efe <__kernel_rem_pio2+0x2c2>
 80070ee:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 80070f0:	2b02      	cmp	r3, #2
 80070f2:	dc09      	bgt.n	8007108 <__kernel_rem_pio2+0x4cc>
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	dc32      	bgt.n	800715e <__kernel_rem_pio2+0x522>
 80070f8:	d05a      	beq.n	80071b0 <__kernel_rem_pio2+0x574>
 80070fa:	9b04      	ldr	r3, [sp, #16]
 80070fc:	f003 0007 	and.w	r0, r3, #7
 8007100:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8007104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007108:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800710a:	2b03      	cmp	r3, #3
 800710c:	d1f5      	bne.n	80070fa <__kernel_rem_pio2+0x4be>
 800710e:	ab48      	add	r3, sp, #288	; 0x120
 8007110:	441d      	add	r5, r3
 8007112:	46aa      	mov	sl, r5
 8007114:	46a3      	mov	fp, r4
 8007116:	f1bb 0f00 	cmp.w	fp, #0
 800711a:	dc76      	bgt.n	800720a <__kernel_rem_pio2+0x5ce>
 800711c:	46aa      	mov	sl, r5
 800711e:	46a3      	mov	fp, r4
 8007120:	f1bb 0f01 	cmp.w	fp, #1
 8007124:	f300 8090 	bgt.w	8007248 <__kernel_rem_pio2+0x60c>
 8007128:	2700      	movs	r7, #0
 800712a:	463e      	mov	r6, r7
 800712c:	2c01      	cmp	r4, #1
 800712e:	f300 80aa 	bgt.w	8007286 <__kernel_rem_pio2+0x64a>
 8007132:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 8007136:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 800713a:	9b00      	ldr	r3, [sp, #0]
 800713c:	2b00      	cmp	r3, #0
 800713e:	f040 80ac 	bne.w	800729a <__kernel_rem_pio2+0x65e>
 8007142:	4603      	mov	r3, r0
 8007144:	462a      	mov	r2, r5
 8007146:	9806      	ldr	r0, [sp, #24]
 8007148:	e9c0 2300 	strd	r2, r3, [r0]
 800714c:	4622      	mov	r2, r4
 800714e:	460b      	mov	r3, r1
 8007150:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007154:	463a      	mov	r2, r7
 8007156:	4633      	mov	r3, r6
 8007158:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800715c:	e7cd      	b.n	80070fa <__kernel_rem_pio2+0x4be>
 800715e:	2000      	movs	r0, #0
 8007160:	46a0      	mov	r8, r4
 8007162:	4601      	mov	r1, r0
 8007164:	ab48      	add	r3, sp, #288	; 0x120
 8007166:	441d      	add	r5, r3
 8007168:	f1b8 0f00 	cmp.w	r8, #0
 800716c:	da3a      	bge.n	80071e4 <__kernel_rem_pio2+0x5a8>
 800716e:	9b00      	ldr	r3, [sp, #0]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d03e      	beq.n	80071f2 <__kernel_rem_pio2+0x5b6>
 8007174:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 8007178:	4602      	mov	r2, r0
 800717a:	462b      	mov	r3, r5
 800717c:	9d06      	ldr	r5, [sp, #24]
 800717e:	2601      	movs	r6, #1
 8007180:	e9c5 2300 	strd	r2, r3, [r5]
 8007184:	460b      	mov	r3, r1
 8007186:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800718a:	f7f8 ffe5 	bl	8000158 <__aeabi_dsub>
 800718e:	4684      	mov	ip, r0
 8007190:	460f      	mov	r7, r1
 8007192:	ad48      	add	r5, sp, #288	; 0x120
 8007194:	42b4      	cmp	r4, r6
 8007196:	f105 0508 	add.w	r5, r5, #8
 800719a:	da2c      	bge.n	80071f6 <__kernel_rem_pio2+0x5ba>
 800719c:	9b00      	ldr	r3, [sp, #0]
 800719e:	b10b      	cbz	r3, 80071a4 <__kernel_rem_pio2+0x568>
 80071a0:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80071a4:	4662      	mov	r2, ip
 80071a6:	463b      	mov	r3, r7
 80071a8:	9906      	ldr	r1, [sp, #24]
 80071aa:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80071ae:	e7a4      	b.n	80070fa <__kernel_rem_pio2+0x4be>
 80071b0:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 80071b2:	ab48      	add	r3, sp, #288	; 0x120
 80071b4:	4637      	mov	r7, r6
 80071b6:	441d      	add	r5, r3
 80071b8:	2c00      	cmp	r4, #0
 80071ba:	da09      	bge.n	80071d0 <__kernel_rem_pio2+0x594>
 80071bc:	9b00      	ldr	r3, [sp, #0]
 80071be:	b10b      	cbz	r3, 80071c4 <__kernel_rem_pio2+0x588>
 80071c0:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80071c4:	4632      	mov	r2, r6
 80071c6:	463b      	mov	r3, r7
 80071c8:	9906      	ldr	r1, [sp, #24]
 80071ca:	e9c1 2300 	strd	r2, r3, [r1]
 80071ce:	e794      	b.n	80070fa <__kernel_rem_pio2+0x4be>
 80071d0:	4630      	mov	r0, r6
 80071d2:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80071d6:	4639      	mov	r1, r7
 80071d8:	f7f8 ffc0 	bl	800015c <__adddf3>
 80071dc:	3c01      	subs	r4, #1
 80071de:	4606      	mov	r6, r0
 80071e0:	460f      	mov	r7, r1
 80071e2:	e7e9      	b.n	80071b8 <__kernel_rem_pio2+0x57c>
 80071e4:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80071e8:	f7f8 ffb8 	bl	800015c <__adddf3>
 80071ec:	f108 38ff 	add.w	r8, r8, #4294967295
 80071f0:	e7ba      	b.n	8007168 <__kernel_rem_pio2+0x52c>
 80071f2:	460d      	mov	r5, r1
 80071f4:	e7c0      	b.n	8007178 <__kernel_rem_pio2+0x53c>
 80071f6:	4660      	mov	r0, ip
 80071f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80071fc:	4639      	mov	r1, r7
 80071fe:	f7f8 ffad 	bl	800015c <__adddf3>
 8007202:	3601      	adds	r6, #1
 8007204:	4684      	mov	ip, r0
 8007206:	460f      	mov	r7, r1
 8007208:	e7c4      	b.n	8007194 <__kernel_rem_pio2+0x558>
 800720a:	e9da 6700 	ldrd	r6, r7, [sl]
 800720e:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 8007212:	4632      	mov	r2, r6
 8007214:	463b      	mov	r3, r7
 8007216:	4640      	mov	r0, r8
 8007218:	4649      	mov	r1, r9
 800721a:	f7f8 ff9f 	bl	800015c <__adddf3>
 800721e:	4602      	mov	r2, r0
 8007220:	460b      	mov	r3, r1
 8007222:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007226:	4640      	mov	r0, r8
 8007228:	4649      	mov	r1, r9
 800722a:	f7f8 ff95 	bl	8000158 <__aeabi_dsub>
 800722e:	4632      	mov	r2, r6
 8007230:	463b      	mov	r3, r7
 8007232:	f7f8 ff93 	bl	800015c <__adddf3>
 8007236:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800723a:	e86a 0102 	strd	r0, r1, [sl], #-8
 800723e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007242:	e9ca 2300 	strd	r2, r3, [sl]
 8007246:	e766      	b.n	8007116 <__kernel_rem_pio2+0x4da>
 8007248:	e9da 8900 	ldrd	r8, r9, [sl]
 800724c:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 8007250:	4642      	mov	r2, r8
 8007252:	464b      	mov	r3, r9
 8007254:	4630      	mov	r0, r6
 8007256:	4639      	mov	r1, r7
 8007258:	f7f8 ff80 	bl	800015c <__adddf3>
 800725c:	4602      	mov	r2, r0
 800725e:	460b      	mov	r3, r1
 8007260:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007264:	4630      	mov	r0, r6
 8007266:	4639      	mov	r1, r7
 8007268:	f7f8 ff76 	bl	8000158 <__aeabi_dsub>
 800726c:	4642      	mov	r2, r8
 800726e:	464b      	mov	r3, r9
 8007270:	f7f8 ff74 	bl	800015c <__adddf3>
 8007274:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007278:	e86a 0102 	strd	r0, r1, [sl], #-8
 800727c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007280:	e9ca 2300 	strd	r2, r3, [sl]
 8007284:	e74c      	b.n	8007120 <__kernel_rem_pio2+0x4e4>
 8007286:	4638      	mov	r0, r7
 8007288:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800728c:	4631      	mov	r1, r6
 800728e:	f7f8 ff65 	bl	800015c <__adddf3>
 8007292:	3c01      	subs	r4, #1
 8007294:	4607      	mov	r7, r0
 8007296:	460e      	mov	r6, r1
 8007298:	e748      	b.n	800712c <__kernel_rem_pio2+0x4f0>
 800729a:	9b06      	ldr	r3, [sp, #24]
 800729c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80072a0:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80072a4:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80072a8:	e9c3 0401 	strd	r0, r4, [r3, #4]
 80072ac:	e9c3 1703 	strd	r1, r7, [r3, #12]
 80072b0:	601d      	str	r5, [r3, #0]
 80072b2:	615e      	str	r6, [r3, #20]
 80072b4:	e721      	b.n	80070fa <__kernel_rem_pio2+0x4be>
 80072b6:	bf00      	nop
 80072b8:	41700000 	.word	0x41700000
 80072bc:	3e700000 	.word	0x3e700000

080072c0 <__kernel_sin>:
 80072c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072c4:	b086      	sub	sp, #24
 80072c6:	e9cd 2300 	strd	r2, r3, [sp]
 80072ca:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80072ce:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80072d2:	4682      	mov	sl, r0
 80072d4:	460c      	mov	r4, r1
 80072d6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80072d8:	da03      	bge.n	80072e2 <__kernel_sin+0x22>
 80072da:	f7f9 fb8f 	bl	80009fc <__aeabi_d2iz>
 80072de:	2800      	cmp	r0, #0
 80072e0:	d050      	beq.n	8007384 <__kernel_sin+0xc4>
 80072e2:	4652      	mov	r2, sl
 80072e4:	4623      	mov	r3, r4
 80072e6:	4650      	mov	r0, sl
 80072e8:	4621      	mov	r1, r4
 80072ea:	f7f9 f8ed 	bl	80004c8 <__aeabi_dmul>
 80072ee:	4606      	mov	r6, r0
 80072f0:	460f      	mov	r7, r1
 80072f2:	4602      	mov	r2, r0
 80072f4:	460b      	mov	r3, r1
 80072f6:	4650      	mov	r0, sl
 80072f8:	4621      	mov	r1, r4
 80072fa:	f7f9 f8e5 	bl	80004c8 <__aeabi_dmul>
 80072fe:	a33e      	add	r3, pc, #248	; (adr r3, 80073f8 <__kernel_sin+0x138>)
 8007300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007304:	4680      	mov	r8, r0
 8007306:	4689      	mov	r9, r1
 8007308:	4630      	mov	r0, r6
 800730a:	4639      	mov	r1, r7
 800730c:	f7f9 f8dc 	bl	80004c8 <__aeabi_dmul>
 8007310:	a33b      	add	r3, pc, #236	; (adr r3, 8007400 <__kernel_sin+0x140>)
 8007312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007316:	f7f8 ff1f 	bl	8000158 <__aeabi_dsub>
 800731a:	4632      	mov	r2, r6
 800731c:	463b      	mov	r3, r7
 800731e:	f7f9 f8d3 	bl	80004c8 <__aeabi_dmul>
 8007322:	a339      	add	r3, pc, #228	; (adr r3, 8007408 <__kernel_sin+0x148>)
 8007324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007328:	f7f8 ff18 	bl	800015c <__adddf3>
 800732c:	4632      	mov	r2, r6
 800732e:	463b      	mov	r3, r7
 8007330:	f7f9 f8ca 	bl	80004c8 <__aeabi_dmul>
 8007334:	a336      	add	r3, pc, #216	; (adr r3, 8007410 <__kernel_sin+0x150>)
 8007336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800733a:	f7f8 ff0d 	bl	8000158 <__aeabi_dsub>
 800733e:	4632      	mov	r2, r6
 8007340:	463b      	mov	r3, r7
 8007342:	f7f9 f8c1 	bl	80004c8 <__aeabi_dmul>
 8007346:	a334      	add	r3, pc, #208	; (adr r3, 8007418 <__kernel_sin+0x158>)
 8007348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800734c:	f7f8 ff06 	bl	800015c <__adddf3>
 8007350:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007354:	b9dd      	cbnz	r5, 800738e <__kernel_sin+0xce>
 8007356:	4602      	mov	r2, r0
 8007358:	460b      	mov	r3, r1
 800735a:	4630      	mov	r0, r6
 800735c:	4639      	mov	r1, r7
 800735e:	f7f9 f8b3 	bl	80004c8 <__aeabi_dmul>
 8007362:	a32f      	add	r3, pc, #188	; (adr r3, 8007420 <__kernel_sin+0x160>)
 8007364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007368:	f7f8 fef6 	bl	8000158 <__aeabi_dsub>
 800736c:	4642      	mov	r2, r8
 800736e:	464b      	mov	r3, r9
 8007370:	f7f9 f8aa 	bl	80004c8 <__aeabi_dmul>
 8007374:	4602      	mov	r2, r0
 8007376:	460b      	mov	r3, r1
 8007378:	4650      	mov	r0, sl
 800737a:	4621      	mov	r1, r4
 800737c:	f7f8 feee 	bl	800015c <__adddf3>
 8007380:	4682      	mov	sl, r0
 8007382:	460c      	mov	r4, r1
 8007384:	4650      	mov	r0, sl
 8007386:	4621      	mov	r1, r4
 8007388:	b006      	add	sp, #24
 800738a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800738e:	2200      	movs	r2, #0
 8007390:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007394:	4b24      	ldr	r3, [pc, #144]	; (8007428 <__kernel_sin+0x168>)
 8007396:	f7f9 f897 	bl	80004c8 <__aeabi_dmul>
 800739a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800739e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80073a2:	4640      	mov	r0, r8
 80073a4:	4649      	mov	r1, r9
 80073a6:	f7f9 f88f 	bl	80004c8 <__aeabi_dmul>
 80073aa:	4602      	mov	r2, r0
 80073ac:	460b      	mov	r3, r1
 80073ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073b2:	f7f8 fed1 	bl	8000158 <__aeabi_dsub>
 80073b6:	4632      	mov	r2, r6
 80073b8:	463b      	mov	r3, r7
 80073ba:	f7f9 f885 	bl	80004c8 <__aeabi_dmul>
 80073be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073c2:	f7f8 fec9 	bl	8000158 <__aeabi_dsub>
 80073c6:	a316      	add	r3, pc, #88	; (adr r3, 8007420 <__kernel_sin+0x160>)
 80073c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073cc:	4606      	mov	r6, r0
 80073ce:	460f      	mov	r7, r1
 80073d0:	4640      	mov	r0, r8
 80073d2:	4649      	mov	r1, r9
 80073d4:	f7f9 f878 	bl	80004c8 <__aeabi_dmul>
 80073d8:	4602      	mov	r2, r0
 80073da:	460b      	mov	r3, r1
 80073dc:	4630      	mov	r0, r6
 80073de:	4639      	mov	r1, r7
 80073e0:	f7f8 febc 	bl	800015c <__adddf3>
 80073e4:	4602      	mov	r2, r0
 80073e6:	460b      	mov	r3, r1
 80073e8:	4650      	mov	r0, sl
 80073ea:	4621      	mov	r1, r4
 80073ec:	f7f8 feb4 	bl	8000158 <__aeabi_dsub>
 80073f0:	e7c6      	b.n	8007380 <__kernel_sin+0xc0>
 80073f2:	bf00      	nop
 80073f4:	f3af 8000 	nop.w
 80073f8:	5acfd57c 	.word	0x5acfd57c
 80073fc:	3de5d93a 	.word	0x3de5d93a
 8007400:	8a2b9ceb 	.word	0x8a2b9ceb
 8007404:	3e5ae5e6 	.word	0x3e5ae5e6
 8007408:	57b1fe7d 	.word	0x57b1fe7d
 800740c:	3ec71de3 	.word	0x3ec71de3
 8007410:	19c161d5 	.word	0x19c161d5
 8007414:	3f2a01a0 	.word	0x3f2a01a0
 8007418:	1110f8a6 	.word	0x1110f8a6
 800741c:	3f811111 	.word	0x3f811111
 8007420:	55555549 	.word	0x55555549
 8007424:	3fc55555 	.word	0x3fc55555
 8007428:	3fe00000 	.word	0x3fe00000
 800742c:	00000000 	.word	0x00000000

08007430 <floor>:
 8007430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007434:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8007438:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800743c:	2e13      	cmp	r6, #19
 800743e:	4602      	mov	r2, r0
 8007440:	460b      	mov	r3, r1
 8007442:	4607      	mov	r7, r0
 8007444:	460c      	mov	r4, r1
 8007446:	4605      	mov	r5, r0
 8007448:	dc33      	bgt.n	80074b2 <floor+0x82>
 800744a:	2e00      	cmp	r6, #0
 800744c:	da14      	bge.n	8007478 <floor+0x48>
 800744e:	a334      	add	r3, pc, #208	; (adr r3, 8007520 <floor+0xf0>)
 8007450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007454:	f7f8 fe82 	bl	800015c <__adddf3>
 8007458:	2200      	movs	r2, #0
 800745a:	2300      	movs	r3, #0
 800745c:	f7f9 fac4 	bl	80009e8 <__aeabi_dcmpgt>
 8007460:	b138      	cbz	r0, 8007472 <floor+0x42>
 8007462:	2c00      	cmp	r4, #0
 8007464:	da58      	bge.n	8007518 <floor+0xe8>
 8007466:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800746a:	431d      	orrs	r5, r3
 800746c:	d001      	beq.n	8007472 <floor+0x42>
 800746e:	2500      	movs	r5, #0
 8007470:	4c2d      	ldr	r4, [pc, #180]	; (8007528 <floor+0xf8>)
 8007472:	4623      	mov	r3, r4
 8007474:	462f      	mov	r7, r5
 8007476:	e025      	b.n	80074c4 <floor+0x94>
 8007478:	4a2c      	ldr	r2, [pc, #176]	; (800752c <floor+0xfc>)
 800747a:	fa42 f806 	asr.w	r8, r2, r6
 800747e:	ea01 0208 	and.w	r2, r1, r8
 8007482:	4302      	orrs	r2, r0
 8007484:	d01e      	beq.n	80074c4 <floor+0x94>
 8007486:	a326      	add	r3, pc, #152	; (adr r3, 8007520 <floor+0xf0>)
 8007488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800748c:	f7f8 fe66 	bl	800015c <__adddf3>
 8007490:	2200      	movs	r2, #0
 8007492:	2300      	movs	r3, #0
 8007494:	f7f9 faa8 	bl	80009e8 <__aeabi_dcmpgt>
 8007498:	2800      	cmp	r0, #0
 800749a:	d0ea      	beq.n	8007472 <floor+0x42>
 800749c:	2c00      	cmp	r4, #0
 800749e:	bfbe      	ittt	lt
 80074a0:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80074a4:	fa43 f606 	asrlt.w	r6, r3, r6
 80074a8:	19a4      	addlt	r4, r4, r6
 80074aa:	2500      	movs	r5, #0
 80074ac:	ea24 0408 	bic.w	r4, r4, r8
 80074b0:	e7df      	b.n	8007472 <floor+0x42>
 80074b2:	2e33      	cmp	r6, #51	; 0x33
 80074b4:	dd0a      	ble.n	80074cc <floor+0x9c>
 80074b6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80074ba:	d103      	bne.n	80074c4 <floor+0x94>
 80074bc:	f7f8 fe4e 	bl	800015c <__adddf3>
 80074c0:	4607      	mov	r7, r0
 80074c2:	460b      	mov	r3, r1
 80074c4:	4638      	mov	r0, r7
 80074c6:	4619      	mov	r1, r3
 80074c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074cc:	f04f 32ff 	mov.w	r2, #4294967295
 80074d0:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 80074d4:	fa22 f808 	lsr.w	r8, r2, r8
 80074d8:	ea18 0f00 	tst.w	r8, r0
 80074dc:	d0f2      	beq.n	80074c4 <floor+0x94>
 80074de:	a310      	add	r3, pc, #64	; (adr r3, 8007520 <floor+0xf0>)
 80074e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e4:	f7f8 fe3a 	bl	800015c <__adddf3>
 80074e8:	2200      	movs	r2, #0
 80074ea:	2300      	movs	r3, #0
 80074ec:	f7f9 fa7c 	bl	80009e8 <__aeabi_dcmpgt>
 80074f0:	2800      	cmp	r0, #0
 80074f2:	d0be      	beq.n	8007472 <floor+0x42>
 80074f4:	2c00      	cmp	r4, #0
 80074f6:	da02      	bge.n	80074fe <floor+0xce>
 80074f8:	2e14      	cmp	r6, #20
 80074fa:	d103      	bne.n	8007504 <floor+0xd4>
 80074fc:	3401      	adds	r4, #1
 80074fe:	ea25 0508 	bic.w	r5, r5, r8
 8007502:	e7b6      	b.n	8007472 <floor+0x42>
 8007504:	2301      	movs	r3, #1
 8007506:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800750a:	fa03 f606 	lsl.w	r6, r3, r6
 800750e:	4435      	add	r5, r6
 8007510:	42bd      	cmp	r5, r7
 8007512:	bf38      	it	cc
 8007514:	18e4      	addcc	r4, r4, r3
 8007516:	e7f2      	b.n	80074fe <floor+0xce>
 8007518:	2500      	movs	r5, #0
 800751a:	462c      	mov	r4, r5
 800751c:	e7a9      	b.n	8007472 <floor+0x42>
 800751e:	bf00      	nop
 8007520:	8800759c 	.word	0x8800759c
 8007524:	7e37e43c 	.word	0x7e37e43c
 8007528:	bff00000 	.word	0xbff00000
 800752c:	000fffff 	.word	0x000fffff

08007530 <scalbn>:
 8007530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007532:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8007536:	4604      	mov	r4, r0
 8007538:	460d      	mov	r5, r1
 800753a:	4617      	mov	r7, r2
 800753c:	460b      	mov	r3, r1
 800753e:	b996      	cbnz	r6, 8007566 <scalbn+0x36>
 8007540:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007544:	4303      	orrs	r3, r0
 8007546:	d039      	beq.n	80075bc <scalbn+0x8c>
 8007548:	4b33      	ldr	r3, [pc, #204]	; (8007618 <scalbn+0xe8>)
 800754a:	2200      	movs	r2, #0
 800754c:	f7f8 ffbc 	bl	80004c8 <__aeabi_dmul>
 8007550:	4b32      	ldr	r3, [pc, #200]	; (800761c <scalbn+0xec>)
 8007552:	4604      	mov	r4, r0
 8007554:	429f      	cmp	r7, r3
 8007556:	460d      	mov	r5, r1
 8007558:	da0f      	bge.n	800757a <scalbn+0x4a>
 800755a:	a32b      	add	r3, pc, #172	; (adr r3, 8007608 <scalbn+0xd8>)
 800755c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007560:	f7f8 ffb2 	bl	80004c8 <__aeabi_dmul>
 8007564:	e006      	b.n	8007574 <scalbn+0x44>
 8007566:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800756a:	4296      	cmp	r6, r2
 800756c:	d10a      	bne.n	8007584 <scalbn+0x54>
 800756e:	4602      	mov	r2, r0
 8007570:	f7f8 fdf4 	bl	800015c <__adddf3>
 8007574:	4604      	mov	r4, r0
 8007576:	460d      	mov	r5, r1
 8007578:	e020      	b.n	80075bc <scalbn+0x8c>
 800757a:	460b      	mov	r3, r1
 800757c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8007580:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8007584:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8007588:	19b9      	adds	r1, r7, r6
 800758a:	4291      	cmp	r1, r2
 800758c:	dd0e      	ble.n	80075ac <scalbn+0x7c>
 800758e:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8007592:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8007596:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800759a:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800759e:	4820      	ldr	r0, [pc, #128]	; (8007620 <scalbn+0xf0>)
 80075a0:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 80075a4:	a31a      	add	r3, pc, #104	; (adr r3, 8007610 <scalbn+0xe0>)
 80075a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075aa:	e7d9      	b.n	8007560 <scalbn+0x30>
 80075ac:	2900      	cmp	r1, #0
 80075ae:	dd08      	ble.n	80075c2 <scalbn+0x92>
 80075b0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80075b4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80075b8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 80075bc:	4620      	mov	r0, r4
 80075be:	4629      	mov	r1, r5
 80075c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075c2:	f111 0f35 	cmn.w	r1, #53	; 0x35
 80075c6:	da12      	bge.n	80075ee <scalbn+0xbe>
 80075c8:	f24c 3350 	movw	r3, #50000	; 0xc350
 80075cc:	429f      	cmp	r7, r3
 80075ce:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 80075d2:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 80075d6:	dcdc      	bgt.n	8007592 <scalbn+0x62>
 80075d8:	a30b      	add	r3, pc, #44	; (adr r3, 8007608 <scalbn+0xd8>)
 80075da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075de:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 80075e2:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 80075e6:	480f      	ldr	r0, [pc, #60]	; (8007624 <scalbn+0xf4>)
 80075e8:	f041 011f 	orr.w	r1, r1, #31
 80075ec:	e7b8      	b.n	8007560 <scalbn+0x30>
 80075ee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80075f2:	3136      	adds	r1, #54	; 0x36
 80075f4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80075f8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 80075fc:	4620      	mov	r0, r4
 80075fe:	4629      	mov	r1, r5
 8007600:	2200      	movs	r2, #0
 8007602:	4b09      	ldr	r3, [pc, #36]	; (8007628 <scalbn+0xf8>)
 8007604:	e7ac      	b.n	8007560 <scalbn+0x30>
 8007606:	bf00      	nop
 8007608:	c2f8f359 	.word	0xc2f8f359
 800760c:	01a56e1f 	.word	0x01a56e1f
 8007610:	8800759c 	.word	0x8800759c
 8007614:	7e37e43c 	.word	0x7e37e43c
 8007618:	43500000 	.word	0x43500000
 800761c:	ffff3cb0 	.word	0xffff3cb0
 8007620:	8800759c 	.word	0x8800759c
 8007624:	c2f8f359 	.word	0xc2f8f359
 8007628:	3c900000 	.word	0x3c900000

0800762c <__libc_init_array>:
 800762c:	b570      	push	{r4, r5, r6, lr}
 800762e:	2600      	movs	r6, #0
 8007630:	4d0c      	ldr	r5, [pc, #48]	; (8007664 <__libc_init_array+0x38>)
 8007632:	4c0d      	ldr	r4, [pc, #52]	; (8007668 <__libc_init_array+0x3c>)
 8007634:	1b64      	subs	r4, r4, r5
 8007636:	10a4      	asrs	r4, r4, #2
 8007638:	42a6      	cmp	r6, r4
 800763a:	d109      	bne.n	8007650 <__libc_init_array+0x24>
 800763c:	f000 f822 	bl	8007684 <_init>
 8007640:	2600      	movs	r6, #0
 8007642:	4d0a      	ldr	r5, [pc, #40]	; (800766c <__libc_init_array+0x40>)
 8007644:	4c0a      	ldr	r4, [pc, #40]	; (8007670 <__libc_init_array+0x44>)
 8007646:	1b64      	subs	r4, r4, r5
 8007648:	10a4      	asrs	r4, r4, #2
 800764a:	42a6      	cmp	r6, r4
 800764c:	d105      	bne.n	800765a <__libc_init_array+0x2e>
 800764e:	bd70      	pop	{r4, r5, r6, pc}
 8007650:	f855 3b04 	ldr.w	r3, [r5], #4
 8007654:	4798      	blx	r3
 8007656:	3601      	adds	r6, #1
 8007658:	e7ee      	b.n	8007638 <__libc_init_array+0xc>
 800765a:	f855 3b04 	ldr.w	r3, [r5], #4
 800765e:	4798      	blx	r3
 8007660:	3601      	adds	r6, #1
 8007662:	e7f2      	b.n	800764a <__libc_init_array+0x1e>
 8007664:	080078e0 	.word	0x080078e0
 8007668:	080078e0 	.word	0x080078e0
 800766c:	080078e0 	.word	0x080078e0
 8007670:	080078e4 	.word	0x080078e4

08007674 <memset>:
 8007674:	4603      	mov	r3, r0
 8007676:	4402      	add	r2, r0
 8007678:	4293      	cmp	r3, r2
 800767a:	d100      	bne.n	800767e <memset+0xa>
 800767c:	4770      	bx	lr
 800767e:	f803 1b01 	strb.w	r1, [r3], #1
 8007682:	e7f9      	b.n	8007678 <memset+0x4>

08007684 <_init>:
 8007684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007686:	bf00      	nop
 8007688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800768a:	bc08      	pop	{r3}
 800768c:	469e      	mov	lr, r3
 800768e:	4770      	bx	lr

08007690 <_fini>:
 8007690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007692:	bf00      	nop
 8007694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007696:	bc08      	pop	{r3}
 8007698:	469e      	mov	lr, r3
 800769a:	4770      	bx	lr
