<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

</twCmdLine><twDesign>SingleCoreProcessor.ncd</twDesign><twDesignPath>SingleCoreProcessor.ncd</twDesignPath><twPCF>SingleCoreProcessor.pcf</twPCF><twPcfPath>SingleCoreProcessor.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg676"><twDevName>xc7k70t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twAdvRpt="TRUE" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2700 - Timing constraints ignored because advanced analysis with offsets was specified.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATH2SETUP" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;clk_BUFGP&quot; </twConstName><twItemCnt>363123992</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4987</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.822</twMinPer></twConstHead><twPathRptBanner iPaths="3842827" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_OpB[32]_dff_26_24 (SLICE_X45Y104.A6), 3842827 paths
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.822</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_26_24</twDest><twDel>8.637</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.646</twTotPathDel><twClkSkew dest = "0.964" src = "1.105">0.141</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_26_24</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_15</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y34.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y34.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y37.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y37.P22</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;25&gt;</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW174</twBEL><twBEL>Core0/EX_OpB[32]_dff_26_24</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>2.020</twRouteDel><twTotDel>8.646</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>76.6</twPctLog><twPctRoute>23.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.822</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_26_24</twDest><twDel>8.637</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.646</twTotPathDel><twClkSkew dest = "0.964" src = "1.105">0.141</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_26_24</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_15</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y34.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y34.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y37.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y37.P22</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;25&gt;</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW174</twBEL><twBEL>Core0/EX_OpB[32]_dff_26_24</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>2.020</twRouteDel><twTotDel>8.646</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>76.6</twPctLog><twPctRoute>23.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.822</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_26_24</twDest><twDel>8.637</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.646</twTotPathDel><twClkSkew dest = "0.964" src = "1.105">0.141</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_26_24</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_15</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y34.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y34.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y37.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y37.P22</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;56&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;25&gt;</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW174</twBEL><twBEL>Core0/EX_OpB[32]_dff_26_24</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>2.020</twRouteDel><twTotDel>8.646</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>76.6</twPctLog><twPctRoute>23.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="3842827" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_OpB[32]_dff_26_25 (SLICE_X45Y104.C6), 3842827 paths
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.750</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_26_25</twDest><twDel>8.565</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.574</twTotPathDel><twClkSkew dest = "0.964" src = "1.105">0.141</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_26_25</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_15</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y34.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y34.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y37.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y37.P23</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;25&gt;</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW184</twBEL><twBEL>Core0/EX_OpB[32]_dff_26_25</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>1.948</twRouteDel><twTotDel>8.574</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>77.3</twPctLog><twPctRoute>22.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.750</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_26_25</twDest><twDel>8.565</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.574</twTotPathDel><twClkSkew dest = "0.964" src = "1.105">0.141</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_26_25</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_15</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y34.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y34.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y37.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y37.P23</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;25&gt;</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW184</twBEL><twBEL>Core0/EX_OpB[32]_dff_26_25</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>1.948</twRouteDel><twTotDel>8.574</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>77.3</twPctLog><twPctRoute>22.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.750</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_26_25</twDest><twDel>8.565</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.574</twTotPathDel><twClkSkew dest = "0.964" src = "1.105">0.141</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_26_25</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_15</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y34.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y34.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y37.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y37.P23</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.117</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;57&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;25&gt;</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW184</twBEL><twBEL>Core0/EX_OpB[32]_dff_26_25</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>1.948</twRouteDel><twTotDel>8.574</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>77.3</twPctLog><twPctRoute>22.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="3842827" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_OpB[32]_dff_26_22 (SLICE_X47Y93.A6), 3842827 paths
</twPathRptBanner><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.740</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_26_22</twDest><twDel>8.560</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.569</twTotPathDel><twClkSkew dest = "1.089" src = "1.225">0.136</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_26_22</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_15</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y34.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y34.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y37.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y37.P20</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;23&gt;</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW154</twBEL><twBEL>Core0/EX_OpB[32]_dff_26_22</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>1.943</twRouteDel><twTotDel>8.569</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>77.3</twPctLog><twPctRoute>22.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.740</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_26_22</twDest><twDel>8.560</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.569</twTotPathDel><twClkSkew dest = "1.089" src = "1.225">0.136</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_26_22</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_15</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y34.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y34.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y37.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y37.P20</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;23&gt;</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW154</twBEL><twBEL>Core0/EX_OpB[32]_dff_26_22</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>1.943</twRouteDel><twTotDel>8.569</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>77.3</twPctLog><twPctRoute>22.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.740</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_26_22</twDest><twDel>8.560</twDel><twSUTime>0.009</twSUTime><twTotPathDel>8.569</twTotPathDel><twClkSkew dest = "1.089" src = "1.225">0.136</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_15</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_26_22</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X19Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_15</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y34.A15</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y34.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y35.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y36.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y37.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y37.P20</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;54&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;23&gt;</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW154</twBEL><twBEL>Core0/EX_OpB[32]_dff_26_22</twBEL></twPathDel><twLogDel>6.626</twLogDel><twRouteDel>1.943</twRouteDel><twTotDel>8.569</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>77.3</twPctLog><twPctRoute>22.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default period analysis for net &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CoreMem0/Mram_RAM8 (RAMB36_X0Y31.ADDRBWRADDRL10), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMinDelay" ><twTotDel>0.020</twTotDel><twSrc BELType="FF">Core0/REG_PC[15]_dff_2_11</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM8</twDest><twDelConst>0.000</twDelConst><twDel>0.500</twDel><twSUTime>0.183</twSUTime><twTotPathDel>0.317</twTotPathDel><twClkSkew dest = "0.802" src = "0.505">-0.297</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/REG_PC[15]_dff_2_11</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X5Y147.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_2_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y31.ADDRBWRADDRL10</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y31.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>CoreMem0/Mram_RAM8</twComp><twBEL>CoreMem0/Mram_RAM8</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>0.317</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-26.2</twPctLog><twPctRoute>126.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CoreMem0/Mram_RAM8 (RAMB36_X0Y31.ADDRBWRADDRU10), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMinDelay" ><twTotDel>0.020</twTotDel><twSrc BELType="FF">Core0/REG_PC[15]_dff_2_11</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM8</twDest><twDelConst>0.000</twDelConst><twDel>0.500</twDel><twSUTime>0.183</twSUTime><twTotPathDel>0.317</twTotPathDel><twClkSkew dest = "0.802" src = "0.505">-0.297</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/REG_PC[15]_dff_2_11</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X5Y147.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_2_11</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y31.ADDRBWRADDRU10</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y31.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>CoreMem0/Mram_RAM8</twComp><twBEL>CoreMem0/Mram_RAM8</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>0.317</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-26.2</twPctLog><twPctRoute>126.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/memTable[31]_dff_34_28 (SLICE_X36Y110.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMinDelay" ><twTotDel>0.081</twTotDel><twSrc BELType="FF">Core0/uRF/exTable[31]_dff_33_28</twSrc><twDest BELType="FF">Core0/uRF/memTable[31]_dff_34_28</twDest><twDelConst>0.000</twDelConst><twDel>0.307</twDel><twSUTime>0.040</twSUTime><twTotPathDel>0.267</twTotPathDel><twClkSkew dest = "0.656" src = "0.470">-0.186</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/uRF/exTable[31]_dff_33_28</twSrc><twDest BELType='FF'>Core0/uRF/memTable[31]_dff_34_28</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/uRF/exTable[31]_dff_33&lt;31&gt;</twComp><twBEL>Core0/uRF/exTable[31]_dff_33_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y110.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>Core0/uRF/exTable[31]_dff_33&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y110.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.040</twDelInfo><twComp>Core0/uRF/memTable[31]_dff_34&lt;31&gt;</twComp><twBEL>Core0/uRF/memTable[31]_dff_34_28</twBEL></twPathDel><twLogDel>0.060</twLogDel><twRouteDel>0.207</twRouteDel><twTotDel>0.267</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="31" twConstType="OFFSETINCLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>248717</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3350</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>11.104</twMinOff></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/RegisterTable_2_16 (SLICE_X49Y117.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstOffIn anchorID="33" twDataPathType="twDataPathMaxDelay"><twOff>11.104</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_2_16</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_16</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y116.B1</twSite><twDelType>net</twDelType><twFanCnt>622</twFanCnt><twDelInfo twEdge="twRising">8.664</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;22&gt;</twComp><twBEL>Core0/Mmux_ID_I171</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y181.A2</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">2.396</twDelInfo><twComp>Core0/ID_I&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">2.476</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_2&lt;19&gt;</twComp><twBEL>Core0/uRF/RegisterTable_2_16</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>13.536</twRouteDel><twTotDel>14.698</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_16</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.850</twRouteDel><twTotDel>3.619</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="34"><twUnconstOffIn anchorID="35" twDataPathType="twDataPathMaxDelay"><twOff>8.582</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_2_16</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_16</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y121.B3</twSite><twDelType>net</twDelType><twFanCnt>622</twFanCnt><twDelInfo twEdge="twRising">6.368</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y121.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;17&gt;</twComp><twBEL>Core0/Mmux_ID_I151</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y181.A6</twSite><twDelType>net</twDelType><twFanCnt>287</twFanCnt><twDelInfo twEdge="twRising">2.170</twDelInfo><twComp>Core0/ID_I&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">2.476</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_2&lt;19&gt;</twComp><twBEL>Core0/uRF/RegisterTable_2_16</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>11.014</twRouteDel><twTotDel>12.176</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_16</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.850</twRouteDel><twTotDel>3.619</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="36"><twUnconstOffIn anchorID="37" twDataPathType="twDataPathMaxDelay"><twOff>6.249</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_2_16</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_16</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y146.B4</twSite><twDelType>net</twDelType><twFanCnt>622</twFanCnt><twDelInfo twEdge="twRising">4.672</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y146.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;19&gt;</twComp><twBEL>Core0/Mmux_ID_I161</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y181.A1</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>Core0/ID_I&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">2.476</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_2&lt;19&gt;</twComp><twBEL>Core0/uRF/RegisterTable_2_16</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>8.681</twRouteDel><twTotDel>9.843</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_16</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.850</twRouteDel><twTotDel>3.619</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/RegisterTable_2_17 (SLICE_X49Y117.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstOffIn anchorID="39" twDataPathType="twDataPathMaxDelay"><twOff>11.104</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_2_17</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_17</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y116.B1</twSite><twDelType>net</twDelType><twFanCnt>622</twFanCnt><twDelInfo twEdge="twRising">8.664</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;22&gt;</twComp><twBEL>Core0/Mmux_ID_I171</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y181.A2</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">2.396</twDelInfo><twComp>Core0/ID_I&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">2.476</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_2&lt;19&gt;</twComp><twBEL>Core0/uRF/RegisterTable_2_17</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>13.536</twRouteDel><twTotDel>14.698</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.850</twRouteDel><twTotDel>3.619</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="40"><twUnconstOffIn anchorID="41" twDataPathType="twDataPathMaxDelay"><twOff>8.582</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_2_17</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_17</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y121.B3</twSite><twDelType>net</twDelType><twFanCnt>622</twFanCnt><twDelInfo twEdge="twRising">6.368</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y121.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;17&gt;</twComp><twBEL>Core0/Mmux_ID_I151</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y181.A6</twSite><twDelType>net</twDelType><twFanCnt>287</twFanCnt><twDelInfo twEdge="twRising">2.170</twDelInfo><twComp>Core0/ID_I&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">2.476</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_2&lt;19&gt;</twComp><twBEL>Core0/uRF/RegisterTable_2_17</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>11.014</twRouteDel><twTotDel>12.176</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.850</twRouteDel><twTotDel>3.619</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="42"><twUnconstOffIn anchorID="43" twDataPathType="twDataPathMaxDelay"><twOff>6.249</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_2_17</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_17</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y146.B4</twSite><twDelType>net</twDelType><twFanCnt>622</twFanCnt><twDelInfo twEdge="twRising">4.672</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y146.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;19&gt;</twComp><twBEL>Core0/Mmux_ID_I161</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y181.A1</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>Core0/ID_I&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">2.476</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_2&lt;19&gt;</twComp><twBEL>Core0/uRF/RegisterTable_2_17</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>8.681</twRouteDel><twTotDel>9.843</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.850</twRouteDel><twTotDel>3.619</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/RegisterTable_2_18 (SLICE_X49Y117.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="44"><twUnconstOffIn anchorID="45" twDataPathType="twDataPathMaxDelay"><twOff>11.104</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_2_18</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_18</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y116.B1</twSite><twDelType>net</twDelType><twFanCnt>622</twFanCnt><twDelInfo twEdge="twRising">8.664</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y116.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;22&gt;</twComp><twBEL>Core0/Mmux_ID_I171</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y181.A2</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">2.396</twDelInfo><twComp>Core0/ID_I&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">2.476</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_2&lt;19&gt;</twComp><twBEL>Core0/uRF/RegisterTable_2_18</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>13.536</twRouteDel><twTotDel>14.698</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_18</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.850</twRouteDel><twTotDel>3.619</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="46"><twUnconstOffIn anchorID="47" twDataPathType="twDataPathMaxDelay"><twOff>8.582</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_2_18</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_18</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y121.B3</twSite><twDelType>net</twDelType><twFanCnt>622</twFanCnt><twDelInfo twEdge="twRising">6.368</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y121.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;17&gt;</twComp><twBEL>Core0/Mmux_ID_I151</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y181.A6</twSite><twDelType>net</twDelType><twFanCnt>287</twFanCnt><twDelInfo twEdge="twRising">2.170</twDelInfo><twComp>Core0/ID_I&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">2.476</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_2&lt;19&gt;</twComp><twBEL>Core0/uRF/RegisterTable_2_18</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>11.014</twRouteDel><twTotDel>12.176</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_18</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.850</twRouteDel><twTotDel>3.619</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="48"><twUnconstOffIn anchorID="49" twDataPathType="twDataPathMaxDelay"><twOff>6.249</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_2_18</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_18</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y146.B4</twSite><twDelType>net</twDelType><twFanCnt>622</twFanCnt><twDelInfo twEdge="twRising">4.672</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y146.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;19&gt;</twComp><twBEL>Core0/Mmux_ID_I161</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y181.A1</twSite><twDelType>net</twDelType><twFanCnt>127</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>Core0/ID_I&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y181.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp><twBEL>Core0/uRF/WE_GND_10_o_AND_81_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">2.476</twDelInfo><twComp>Core0/uRF/WE_GND_10_o_AND_81_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>Core0/uRF/RegisterTable_2&lt;19&gt;</twComp><twBEL>Core0/uRF/RegisterTable_2_18</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>8.681</twRouteDel><twTotDel>9.843</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_2_18</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.850</twRouteDel><twTotDel>3.619</twTotDel><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_61_28 (SLICE_X12Y187.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twUnconstOffIn anchorID="51" twDataPathType="twDataPathMinDelay"><twOff>-2.309</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_61_28</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y187.SR</twSite><twDelType>net</twDelType><twFanCnt>622</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y187.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;31&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_28</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>1.051</twRouteDel><twTotDel>1.852</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_28</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.283</twRouteDel><twTotDel>4.137</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_61_29 (SLICE_X12Y187.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twUnconstOffIn anchorID="53" twDataPathType="twDataPathMinDelay"><twOff>-2.309</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_61_29</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y187.SR</twSite><twDelType>net</twDelType><twFanCnt>622</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y187.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;31&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_29</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>1.051</twRouteDel><twTotDel>1.852</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_29</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.283</twRouteDel><twTotDel>4.137</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_61_30 (SLICE_X12Y187.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twUnconstOffIn anchorID="55" twDataPathType="twDataPathMinDelay"><twOff>-2.309</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_61_30</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_30</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y187.SR</twSite><twDelType>net</twDelType><twFanCnt>622</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y187.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;31&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_30</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>1.051</twRouteDel><twTotDel>1.852</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_30</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y187.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.283</twRouteDel><twTotDel>4.137</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="56" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>537</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>65</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>12.488</twMaxOff></twConstHead><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;25&gt; (B10.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstOffOut anchorID="58" twDataPathType="twDataPathMaxDelay"><twOff>12.488</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;25&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.125</twRouteDel><twTotDel>3.979</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;25&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y176.A5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.470</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N16</twComp><twBEL>Core0/Mmux_MemWriteData36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y157.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>N16</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y157.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_25_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData36</twBEL></twPathDel><twPathDel><twSite>B10.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>MemWData_25_OBUF</twComp></twPathDel><twPathDel><twSite>B10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.411</twDelInfo><twComp>MemWData&lt;25&gt;</twComp><twBEL>MemWData_25_OBUF</twBEL><twBEL>MemWData&lt;25&gt;</twBEL></twPathDel><twLogDel>2.756</twLogDel><twRouteDel>5.728</twRouteDel><twTotDel>8.484</twTotDel><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="59"><twUnconstOffOut anchorID="60" twDataPathType="twDataPathMaxDelay"><twOff>11.613</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;25&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.125</twRouteDel><twTotDel>3.979</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;25&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y161.D4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.739</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y161.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData3431</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y157.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Core0/Mmux_MemWriteData343</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y157.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_25_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData36</twBEL></twPathDel><twPathDel><twSite>B10.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>MemWData_25_OBUF</twComp></twPathDel><twPathDel><twSite>B10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.411</twDelInfo><twComp>MemWData&lt;25&gt;</twComp><twBEL>MemWData_25_OBUF</twBEL><twBEL>MemWData&lt;25&gt;</twBEL></twPathDel><twLogDel>2.854</twLogDel><twRouteDel>4.755</twRouteDel><twTotDel>7.609</twTotDel><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="61"><twUnconstOffOut anchorID="62" twDataPathType="twDataPathMaxDelay"><twOff>11.557</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;25&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.125</twRouteDel><twTotDel>3.979</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;25&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y161.B4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.850</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y161.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/WB_MemCTRL[2]_MEM_ExResult[1]_AND_1288_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y157.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Core0/WB_MemCTRL[2]_MEM_ExResult[1]_AND_1288_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y157.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_25_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData36</twBEL></twPathDel><twPathDel><twSite>B10.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>MemWData_25_OBUF</twComp></twPathDel><twPathDel><twSite>B10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.411</twDelInfo><twComp>MemWData&lt;25&gt;</twComp><twBEL>MemWData_25_OBUF</twBEL><twBEL>MemWData&lt;25&gt;</twBEL></twPathDel><twLogDel>2.861</twLogDel><twRouteDel>4.692</twRouteDel><twTotDel>7.553</twTotDel><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;22&gt; (G12.PAD), 16 paths
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstOffOut anchorID="64" twDataPathType="twDataPathMaxDelay"><twOff>12.376</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;22&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.125</twRouteDel><twTotDel>3.979</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;22&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y173.D5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.381</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData301</twComp><twBEL>Core0/Mmux_MemWriteData302</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y167.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>Core0/Mmux_MemWriteData301</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y167.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_22_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData303</twBEL></twPathDel><twPathDel><twSite>G12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>MemWData_22_OBUF</twComp></twPathDel><twPathDel><twSite>G12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.350</twDelInfo><twComp>MemWData&lt;22&gt;</twComp><twBEL>MemWData_22_OBUF</twBEL><twBEL>MemWData&lt;22&gt;</twBEL></twPathDel><twLogDel>2.695</twLogDel><twRouteDel>5.677</twRouteDel><twTotDel>8.372</twTotDel><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="65"><twUnconstOffOut anchorID="66" twDataPathType="twDataPathMaxDelay"><twOff>11.516</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;22&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.125</twRouteDel><twTotDel>3.979</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;22&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y157.C1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.161</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y157.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>Core0/Mmux_MemWriteData102</twComp><twBEL>Core0/Mmux_MemWriteData1621</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y167.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>Core0/Mmux_MemWriteData162</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y167.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_22_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData303</twBEL></twPathDel><twPathDel><twSite>G12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>MemWData_22_OBUF</twComp></twPathDel><twPathDel><twSite>G12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.350</twDelInfo><twComp>MemWData&lt;22&gt;</twComp><twBEL>MemWData_22_OBUF</twBEL><twBEL>MemWData&lt;22&gt;</twBEL></twPathDel><twLogDel>2.791</twLogDel><twRouteDel>4.721</twRouteDel><twTotDel>7.512</twTotDel><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="67"><twUnconstOffOut anchorID="68" twDataPathType="twDataPathMaxDelay"><twOff>11.336</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_0</twSrc><twDest BELType="PAD">MemWData&lt;22&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.126</twRouteDel><twTotDel>3.980</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_0</twSrc><twDest BELType='PAD'>MemWData&lt;22&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;0&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y173.D1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">2.340</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y173.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData301</twComp><twBEL>Core0/Mmux_MemWriteData302</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y167.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>Core0/Mmux_MemWriteData301</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y167.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_22_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData303</twBEL></twPathDel><twPathDel><twSite>G12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>MemWData_22_OBUF</twComp></twPathDel><twPathDel><twSite>G12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.350</twDelInfo><twComp>MemWData&lt;22&gt;</twComp><twBEL>MemWData_22_OBUF</twBEL><twBEL>MemWData&lt;22&gt;</twBEL></twPathDel><twLogDel>2.695</twLogDel><twRouteDel>4.636</twRouteDel><twTotDel>7.331</twTotDel><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;31&gt; (J14.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="69"><twUnconstOffOut anchorID="70" twDataPathType="twDataPathMaxDelay"><twOff>11.981</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;31&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.125</twRouteDel><twTotDel>3.979</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;31&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y166.A4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">3.031</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_DataIn[31]_dff_38&lt;15&gt;</twComp><twBEL>Core0/Mmux_MemWriteData50_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y161.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData50</twBEL></twPathDel><twPathDel><twSite>J14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>MemWData_31_OBUF</twComp></twPathDel><twPathDel><twSite>J14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.324</twDelInfo><twComp>MemWData&lt;31&gt;</twComp><twBEL>MemWData_31_OBUF</twBEL><twBEL>MemWData&lt;31&gt;</twBEL></twPathDel><twLogDel>2.669</twLogDel><twRouteDel>5.308</twRouteDel><twTotDel>7.977</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="71"><twUnconstOffOut anchorID="72" twDataPathType="twDataPathMaxDelay"><twOff>11.576</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;31&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.125</twRouteDel><twTotDel>3.979</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;31&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y161.D4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.739</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData3421</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y161.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData50</twBEL></twPathDel><twPathDel><twSite>J14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>MemWData_31_OBUF</twComp></twPathDel><twPathDel><twSite>J14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.324</twDelInfo><twComp>MemWData&lt;31&gt;</twComp><twBEL>MemWData_31_OBUF</twBEL><twBEL>MemWData&lt;31&gt;</twBEL></twPathDel><twLogDel>2.669</twLogDel><twRouteDel>4.903</twRouteDel><twTotDel>7.572</twTotDel><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="73"><twUnconstOffOut anchorID="74" twDataPathType="twDataPathMaxDelay"><twOff>11.498</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;31&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y107.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.125</twRouteDel><twTotDel>3.979</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;31&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X18Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y161.B4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">2.850</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y161.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/WB_MemCTRL[2]_MEM_ExResult[1]_AND_1288_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y161.C5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>Core0/WB_MemCTRL[2]_MEM_ExResult[1]_AND_1288_o</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData50</twBEL></twPathDel><twPathDel><twSite>J14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>MemWData_31_OBUF</twComp></twPathDel><twPathDel><twSite>J14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.324</twDelInfo><twComp>MemWData&lt;31&gt;</twComp><twBEL>MemWData_31_OBUF</twBEL><twBEL>MemWData&lt;31&gt;</twBEL></twPathDel><twLogDel>2.774</twLogDel><twRouteDel>4.720</twRouteDel><twTotDel>7.494</twTotDel><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PC&lt;8&gt; (H14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twUnconstOffOut anchorID="76" twDataPathType="twDataPathMinDelay"><twOff>3.619</twOff><twSrc BELType="FF">Core0/REG_PC[15]_dff_2_8</twSrc><twDest BELType="PAD">PC&lt;8&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y146.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.429</twRouteDel><twTotDel>1.558</twTotDel><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/REG_PC[15]_dff_2_8</twSrc><twDest BELType='PAD'>PC&lt;8&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X5Y146.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;8&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_2_8</twBEL></twPathDel><twPathDel><twSite>H14.O</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>H14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>PC&lt;8&gt;</twComp><twBEL>PC_8_OBUF</twBEL><twBEL>PC&lt;8&gt;</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>0.726</twRouteDel><twTotDel>2.086</twTotDel><twPctLog>65.2</twPctLog><twPctRoute>34.8</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PC&lt;12&gt; (D9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twUnconstOffOut anchorID="78" twDataPathType="twDataPathMinDelay"><twOff>3.625</twOff><twSrc BELType="FF">Core0/REG_PC[15]_dff_2_12</twSrc><twDest BELType="PAD">PC&lt;12&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y147.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.430</twRouteDel><twTotDel>1.559</twTotDel><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/REG_PC[15]_dff_2_12</twSrc><twDest BELType='PAD'>PC&lt;12&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X5Y147.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_2_12</twBEL></twPathDel><twPathDel><twSite>D9.O</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>D9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>PC&lt;12&gt;</twComp><twBEL>PC_12_OBUF</twBEL><twBEL>PC&lt;12&gt;</twBEL></twPathDel><twLogDel>1.445</twLogDel><twRouteDel>0.646</twRouteDel><twTotDel>2.091</twTotDel><twPctLog>69.1</twPctLog><twPctRoute>30.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;15&gt; (E13.PAD), 17 paths
</twPathRptBanner><twPathRpt anchorID="79"><twUnconstOffOut anchorID="80" twDataPathType="twDataPathMinDelay"><twOff>3.674</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_15</twSrc><twDest BELType="PAD">MemWData&lt;15&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y166.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.475</twRouteDel><twTotDel>1.604</twTotDel><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_15</twSrc><twDest BELType='PAD'>MemWData&lt;15&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y166.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y166.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;15&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y163.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y163.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_15_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData143</twBEL></twPathDel><twPathDel><twSite>E13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>MemWData_15_OBUF</twComp></twPathDel><twPathDel><twSite>E13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>MemWData&lt;15&gt;</twComp><twBEL>MemWData_15_OBUF</twBEL><twBEL>MemWData&lt;15&gt;</twBEL></twPathDel><twLogDel>1.428</twLogDel><twRouteDel>0.667</twRouteDel><twTotDel>2.095</twTotDel><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="81"><twUnconstOffOut anchorID="82" twDataPathType="twDataPathMinDelay"><twOff>4.043</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_7</twSrc><twDest BELType="PAD">MemWData&lt;15&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y171.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.470</twRouteDel><twTotDel>1.599</twTotDel><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_7</twSrc><twDest BELType='PAD'>MemWData&lt;15&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y171.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;7&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y163.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_14_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData142</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y163.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>Core0/Mmux_MemWriteData141</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y163.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_15_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData143</twBEL></twPathDel><twPathDel><twSite>E13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>MemWData_15_OBUF</twComp></twPathDel><twPathDel><twSite>E13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>MemWData&lt;15&gt;</twComp><twBEL>MemWData_15_OBUF</twBEL><twBEL>MemWData&lt;15&gt;</twBEL></twPathDel><twLogDel>1.456</twLogDel><twRouteDel>1.013</twRouteDel><twTotDel>2.469</twTotDel><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="83"><twUnconstOffOut anchorID="84" twDataPathType="twDataPathMinDelay"><twOff>4.126</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_1</twSrc><twDest BELType="PAD">MemWData&lt;15&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y148.CLK</twSite><twDelType>net</twDelType><twFanCnt>507</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.431</twRouteDel><twTotDel>1.560</twTotDel><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_1</twSrc><twDest BELType='PAD'>MemWData&lt;15&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X3Y148.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y163.A6</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_14_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData142</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y163.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>Core0/Mmux_MemWriteData141</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y163.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_15_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData143</twBEL></twPathDel><twPathDel><twSite>E13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>MemWData_15_OBUF</twComp></twPathDel><twPathDel><twSite>E13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.282</twDelInfo><twComp>MemWData&lt;15&gt;</twComp><twBEL>MemWData_15_OBUF</twBEL><twBEL>MemWData&lt;15&gt;</twBEL></twPathDel><twLogDel>1.438</twLogDel><twRouteDel>1.153</twRouteDel><twTotDel>2.591</twTotDel><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twUnmetConstCnt anchorID="85">0</twUnmetConstCnt><twDataSheet anchorID="86" twNameLen="15"><twSUH2ClkList anchorID="87" twDestWidth="5" twPhaseWidth="9"><twDest>clk</twDest><twSUH2Clk ><twSrc>reset</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.104</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.310</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="88" twDestWidth="12" twPhaseWidth="9"><twSrc>clk</twSrc><twClk2Out  twOutPad = "MemAdd&lt;0&gt;" twMinTime = "3.910" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.998" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;1&gt;" twMinTime = "4.295" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.670" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;2&gt;" twMinTime = "4.359" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.636" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;3&gt;" twMinTime = "4.377" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.842" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;4&gt;" twMinTime = "4.619" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.248" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;5&gt;" twMinTime = "4.444" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.850" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;6&gt;" twMinTime = "4.433" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.866" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;7&gt;" twMinTime = "4.589" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.200" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;8&gt;" twMinTime = "4.340" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;9&gt;" twMinTime = "4.363" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.824" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;10&gt;" twMinTime = "4.038" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.242" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;11&gt;" twMinTime = "4.120" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.354" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;12&gt;" twMinTime = "4.205" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.524" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;13&gt;" twMinTime = "4.011" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.180" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;14&gt;" twMinTime = "3.943" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.063" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;15&gt;" twMinTime = "4.377" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.814" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;0&gt;" twMinTime = "4.072" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.523" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;1&gt;" twMinTime = "4.099" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.619" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;2&gt;" twMinTime = "4.300" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.902" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;3&gt;" twMinTime = "4.108" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.603" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;4&gt;" twMinTime = "4.182" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.686" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;5&gt;" twMinTime = "4.045" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.682" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;6&gt;" twMinTime = "4.072" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.673" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;7&gt;" twMinTime = "4.096" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.744" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;8&gt;" twMinTime = "3.901" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.386" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;9&gt;" twMinTime = "3.804" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.296" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;10&gt;" twMinTime = "4.111" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.371" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;11&gt;" twMinTime = "4.069" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.989" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;12&gt;" twMinTime = "4.147" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.343" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;13&gt;" twMinTime = "3.871" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.881" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;14&gt;" twMinTime = "3.696" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.876" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;15&gt;" twMinTime = "3.674" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.202" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;16&gt;" twMinTime = "4.172" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.851" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;17&gt;" twMinTime = "4.076" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;18&gt;" twMinTime = "4.351" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.283" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;19&gt;" twMinTime = "4.135" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.373" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;20&gt;" twMinTime = "4.252" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.600" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;21&gt;" twMinTime = "4.374" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.767" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;22&gt;" twMinTime = "4.270" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.376" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;23&gt;" twMinTime = "4.272" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.911" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;24&gt;" twMinTime = "3.969" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.715" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;25&gt;" twMinTime = "4.153" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.488" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;26&gt;" twMinTime = "4.141" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.764" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;27&gt;" twMinTime = "4.038" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.636" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;28&gt;" twMinTime = "3.909" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.718" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;29&gt;" twMinTime = "3.946" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.710" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;30&gt;" twMinTime = "3.928" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.659" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;31&gt;" twMinTime = "4.060" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.981" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWE" twMinTime = "4.511" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.002" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;0&gt;" twMinTime = "3.832" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.816" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;1&gt;" twMinTime = "3.874" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.940" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;2&gt;" twMinTime = "3.758" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.841" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;3&gt;" twMinTime = "3.992" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.178" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;4&gt;" twMinTime = "3.681" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.641" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;5&gt;" twMinTime = "3.949" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.089" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;6&gt;" twMinTime = "3.721" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.688" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;7&gt;" twMinTime = "3.779" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.857" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;8&gt;" twMinTime = "3.619" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.569" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;9&gt;" twMinTime = "3.760" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.834" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;10&gt;" twMinTime = "3.707" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.667" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;11&gt;" twMinTime = "4.121" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.289" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;12&gt;" twMinTime = "3.625" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.471" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;13&gt;" twMinTime = "3.701" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.663" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;14&gt;" twMinTime = "3.693" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.623" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;15&gt;" twMinTime = "3.682" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.593" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="89" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>8.822</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="90"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>363373246</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>16312</twConnCnt></twConstCov><twStats anchorID="91"><twMinPer>8.822</twMinPer><twFootnote number="1" /><twMaxFreq>113.353</twMaxFreq><twMinInBeforeClk>11.104</twMinInBeforeClk><twMaxOutBeforeClk>12.488</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Apr  2 18:49:36 2016 </twTimestamp></twFoot><twClientInfo anchorID="92"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 785 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
