$date
	Fri Jun 06 17:18:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tbgate $end
$var wire 1 ! y6 $end
$var wire 1 " y5 $end
$var wire 1 # y4 $end
$var wire 1 $ y3 $end
$var wire 1 % y2 $end
$var wire 1 & y1 $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$var reg 1 ) en $end
$var reg 2 * i1 [1:0] $end
$var reg 2 + i2 [1:0] $end
$var reg 2 , i3 [1:0] $end
$var reg 2 - i4 [1:0] $end
$var reg 2 . i5 [1:0] $end
$var reg 2 / i6 [1:0] $end
$var reg 1 0 s $end
$var integer 32 1 j [31:0] $end
$scope module and_mux $end
$var wire 1 ) en $end
$var wire 2 2 i [1:0] $end
$var wire 1 0 s $end
$var wire 1 & y $end
$upscope $end
$scope module nand_mux $end
$var wire 1 ) en $end
$var wire 2 3 i [1:0] $end
$var wire 1 0 s $end
$var wire 1 # y $end
$upscope $end
$scope module nor_mux $end
$var wire 1 ) en $end
$var wire 2 4 i [1:0] $end
$var wire 1 0 s $end
$var wire 1 $ y $end
$upscope $end
$scope module or_mux $end
$var wire 1 ) en $end
$var wire 2 5 i [1:0] $end
$var wire 1 0 s $end
$var wire 1 % y $end
$upscope $end
$scope module xnor_mux $end
$var wire 1 ) en $end
$var wire 2 6 i [1:0] $end
$var wire 1 0 s $end
$var wire 1 ! y $end
$upscope $end
$scope module xor_mux $end
$var wire 1 ) en $end
$var wire 2 7 i [1:0] $end
$var wire 1 0 s $end
$var wire 1 " y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 7
b1 6
b10 5
b1 4
b11 3
b0 2
b0 1
00
b1 /
b10 .
b11 -
b1 ,
b10 +
b0 *
1)
0(
0'
0&
0%
1$
1#
0"
1!
$end
#1000
0$
0!
1%
1"
10
1(
b1 1
#2000
1#
1%
1"
b10 /
b10 6
b1 .
b1 7
b1 -
b1 3
b0 ,
b0 4
b11 +
b11 5
b10 *
b10 2
00
1'
0(
b10 1
#3000
0#
0"
1&
1!
10
1(
b11 1
#4000
b100 1
