//   Ordt 171103.01 autogenerated file 
//   Input: NVDLA_GLB.rdl
//   Parms: opendla.parms
//   Date: Tue Feb 04 11:11:15 CET 2020
//

//
//---------- module addrmap_NVDLA_jrdl_logic
//
module addrmap_NVDLA_jrdl_logic
(
  clk,
  reset,
  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w,
  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we,
  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re,
  d2l_NVDLA_GLB_S_INTR_MASK_w,
  d2l_NVDLA_GLB_S_INTR_MASK_we,
  d2l_NVDLA_GLB_S_INTR_MASK_re,
  d2l_NVDLA_GLB_S_INTR_SET_w,
  d2l_NVDLA_GLB_S_INTR_SET_we,
  d2l_NVDLA_GLB_S_INTR_SET_re,
  d2l_NVDLA_GLB_S_INTR_STATUS_w,
  d2l_NVDLA_GLB_S_INTR_STATUS_we,
  d2l_NVDLA_GLB_S_INTR_STATUS_re,

  l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r,
  l2d_NVDLA_GLB_S_INTR_MASK_r,
  l2d_NVDLA_GLB_S_INTR_SET_r,
  l2d_NVDLA_GLB_S_INTR_STATUS_r,
  l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR_r,
  l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR_r,
  l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_r );

  //------- inputs
  input    clk;
  input    reset;
  input     [31:0] d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w;
  input    d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we;
  input    d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re;
  input     [31:0] d2l_NVDLA_GLB_S_INTR_MASK_w;
  input    d2l_NVDLA_GLB_S_INTR_MASK_we;
  input    d2l_NVDLA_GLB_S_INTR_MASK_re;
  input     [31:0] d2l_NVDLA_GLB_S_INTR_SET_w;
  input    d2l_NVDLA_GLB_S_INTR_SET_we;
  input    d2l_NVDLA_GLB_S_INTR_SET_re;
  input     [31:0] d2l_NVDLA_GLB_S_INTR_STATUS_w;
  input    d2l_NVDLA_GLB_S_INTR_STATUS_we;
  input    d2l_NVDLA_GLB_S_INTR_STATUS_re;

  //------- outputs
  output     [31:0] l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r;
  output     [31:0] l2d_NVDLA_GLB_S_INTR_MASK_r;
  output     [31:0] l2d_NVDLA_GLB_S_INTR_SET_r;
  output     [31:0] l2d_NVDLA_GLB_S_INTR_STATUS_r;
  output     [7:0] l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR_r;
  output     [15:0] l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_r;


  //------- wire defines
  wire   [7:0] rg_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR;
  wire   [15:0] rg_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR;
  
  //------- reg defines
  reg   [7:0] l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR_r;
  reg   [15:0] l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR_r;
  reg   [31:0] l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0;
  reg  reg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1;
  reg  reg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0;
  reg  reg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1;
  reg  reg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0;
  reg  reg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1;
  reg  reg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0;
  reg  reg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1;
  reg  reg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0;
  reg  reg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1;
  reg  reg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0;
  reg  reg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1;
  reg  reg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0;
  reg  reg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1;
  reg  reg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0;
  reg  reg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_r;
  reg  rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1;
  reg  reg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_next;
  reg  l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_r;
  reg   [31:0] l2d_NVDLA_GLB_S_INTR_MASK_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0;
  reg  reg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1;
  reg  reg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0;
  reg  reg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1;
  reg  reg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0;
  reg  reg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1;
  reg  reg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0;
  reg  reg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1;
  reg  reg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0;
  reg  reg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1;
  reg  reg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0;
  reg  reg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1;
  reg  reg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0;
  reg  reg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1;
  reg  reg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0;
  reg  reg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_r;
  reg  rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1;
  reg  reg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_next;
  reg  l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_r;
  reg   [31:0] l2d_NVDLA_GLB_S_INTR_SET_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_r;
  reg  rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1;
  reg  reg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_next;
  reg  l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_r;
  reg   [31:0] l2d_NVDLA_GLB_S_INTR_STATUS_r;
  
  
  //------- assigns
  assign  rg_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR = 8'h31;
  assign  rg_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR = 16'h3030;
  
  //------- combinatorial assigns for NVDLA_GLB_S_INTR_SET (pio read data)
  always @ (*) begin
    l2d_NVDLA_GLB_S_INTR_SET_r = 32'b0;
  end
  
  //------- combinatorial assigns for NVDLA_GLB_S_INTR_MASK (pio read data)
  always @ (*) begin
    l2d_NVDLA_GLB_S_INTR_MASK_r = 32'b0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [0]  = rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [1]  = rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1;
    l2d_NVDLA_GLB_S_INTR_MASK_r [2]  = rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [3]  = rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1;
    l2d_NVDLA_GLB_S_INTR_MASK_r [4]  = rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [5]  = rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1;
    l2d_NVDLA_GLB_S_INTR_MASK_r [6]  = rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [7]  = rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1;
    l2d_NVDLA_GLB_S_INTR_MASK_r [8]  = rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [9]  = rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1;
    l2d_NVDLA_GLB_S_INTR_MASK_r [16]  = rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [17]  = rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1;
    l2d_NVDLA_GLB_S_INTR_MASK_r [18]  = rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [19]  = rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1;
    l2d_NVDLA_GLB_S_INTR_MASK_r [20]  = rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0;
    l2d_NVDLA_GLB_S_INTR_MASK_r [21]  = rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1;
  end
  
  //------- combinatorial assigns for NVDLA_GLB_S_INTR_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_GLB_S_INTR_STATUS_r = 32'b0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [0]  = rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [1]  = rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [2]  = rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [3]  = rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [4]  = rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [5]  = rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [6]  = rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [7]  = rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [8]  = rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [9]  = rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [16]  = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [17]  = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [18]  = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [19]  = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [20]  = rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0;
    l2d_NVDLA_GLB_S_INTR_STATUS_r [21]  = rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1;
  end
  
  //------- combinatorial assigns for NVDLA_GLB_S_NVDLA_HW_VERSION (pio read data)
  always @ (*) begin
    l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r = 32'b0;
    l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r [7:0]  = rg_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR;
    l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r [23:8]  = rg_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR;
  end
  
  //------- combinatorial assigns for NVDLA_GLB_S_INTR_STATUS
  always @ (*) begin
    reg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_next = rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0;
    l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_r = rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0;
    reg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_next = rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1;
    l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_r = rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1;
    reg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_next = rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0;
    l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_r = rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0;
    reg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_next = rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1;
    l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_r = rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1;
    reg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_next = rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0;
    l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_r = rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0;
    reg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_next = rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1;
    l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_r = rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1;
    reg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_next = rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0;
    l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_r = rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0;
    reg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_next = rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1;
    l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_r = rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1;
    reg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_next = rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0;
    l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_r = rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0;
    reg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_next = rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1;
    l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_r = rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1;
    reg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_next = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0;
    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_r = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0;
    reg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_next = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1;
    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_r = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1;
    reg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_next = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0;
    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_r = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0;
    reg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_next = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1;
    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_r = rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1;
    reg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_next = rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0;
    l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_r = rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0;
    reg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_next = rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1;
    l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_r = rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [0] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [1] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [2] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [3] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [4] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [5] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [6] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [7] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [8] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [9] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [16] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [17] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [18] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [19] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [20] ;
    if (d2l_NVDLA_GLB_S_INTR_STATUS_we) reg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_next = d2l_NVDLA_GLB_S_INTR_STATUS_w [21] ;
  end
  
  //------- reg assigns for NVDLA_GLB_S_INTR_STATUS
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_next;
      rg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_next;
      rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_next;
      rg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_next;
      rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_next;
      rg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_next;
      rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_next;
      rg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_next;
      rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_next;
      rg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_next;
      rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_next;
      rg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_next;
      rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_next;
      rg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_next;
      rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_next;
      rg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1 <= #1  reg_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GLB_S_INTR_SET
  always @ (*) begin
    reg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_next = rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0;
    l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_r = rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0;
    reg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_next = rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1;
    l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_r = rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1;
    reg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_next = rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0;
    l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_r = rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0;
    reg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_next = rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1;
    l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_r = rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1;
    reg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_next = rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0;
    l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_r = rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0;
    reg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_next = rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1;
    l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_r = rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1;
    reg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_next = rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0;
    l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_r = rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0;
    reg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_next = rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1;
    l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_r = rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1;
    reg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_next = rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0;
    l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_r = rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0;
    reg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_next = rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1;
    l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_r = rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1;
    reg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_next = rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0;
    l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_r = rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0;
    reg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_next = rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1;
    l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_r = rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1;
    reg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_next = rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0;
    l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_r = rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0;
    reg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_next = rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1;
    l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_r = rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1;
    reg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_next = rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0;
    l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_r = rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0;
    reg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_next = rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1;
    l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_r = rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_next = d2l_NVDLA_GLB_S_INTR_SET_w [0] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_next = d2l_NVDLA_GLB_S_INTR_SET_w [1] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_next = d2l_NVDLA_GLB_S_INTR_SET_w [2] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_next = d2l_NVDLA_GLB_S_INTR_SET_w [3] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_next = d2l_NVDLA_GLB_S_INTR_SET_w [4] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_next = d2l_NVDLA_GLB_S_INTR_SET_w [5] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_next = d2l_NVDLA_GLB_S_INTR_SET_w [6] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_next = d2l_NVDLA_GLB_S_INTR_SET_w [7] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_next = d2l_NVDLA_GLB_S_INTR_SET_w [8] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_next = d2l_NVDLA_GLB_S_INTR_SET_w [9] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_next = d2l_NVDLA_GLB_S_INTR_SET_w [16] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_next = d2l_NVDLA_GLB_S_INTR_SET_w [17] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_next = d2l_NVDLA_GLB_S_INTR_SET_w [18] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_next = d2l_NVDLA_GLB_S_INTR_SET_w [19] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_next = d2l_NVDLA_GLB_S_INTR_SET_w [20] ;
    if (d2l_NVDLA_GLB_S_INTR_SET_we) reg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_next = d2l_NVDLA_GLB_S_INTR_SET_w [21] ;
  end
  
  //------- reg assigns for NVDLA_GLB_S_INTR_SET
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0 <= #1  reg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_next;
      rg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1 <= #1  reg_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_next;
      rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0 <= #1  reg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_next;
      rg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1 <= #1  reg_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_next;
      rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0 <= #1  reg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_next;
      rg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1 <= #1  reg_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_next;
      rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0 <= #1  reg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_next;
      rg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1 <= #1  reg_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_next;
      rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0 <= #1  reg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_next;
      rg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1 <= #1  reg_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_next;
      rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0 <= #1  reg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_next;
      rg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1 <= #1  reg_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_next;
      rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0 <= #1  reg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_next;
      rg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1 <= #1  reg_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_next;
      rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0 <= #1  reg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_next;
      rg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1 <= #1  reg_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GLB_S_INTR_MASK
  always @ (*) begin
    reg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_next = rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0;
    l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_r = rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0;
    reg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_next = rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1;
    l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_r = rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1;
    reg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_next = rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0;
    l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_r = rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0;
    reg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_next = rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1;
    l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_r = rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1;
    reg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_next = rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0;
    l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_r = rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0;
    reg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_next = rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1;
    l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_r = rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1;
    reg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_next = rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0;
    l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_r = rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0;
    reg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_next = rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1;
    l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_r = rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1;
    reg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_next = rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0;
    l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_r = rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0;
    reg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_next = rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1;
    l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_r = rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1;
    reg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_next = rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0;
    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_r = rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0;
    reg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_next = rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1;
    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_r = rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1;
    reg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_next = rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0;
    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_r = rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0;
    reg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_next = rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1;
    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_r = rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1;
    reg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_next = rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0;
    l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_r = rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0;
    reg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_next = rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1;
    l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_r = rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_next = d2l_NVDLA_GLB_S_INTR_MASK_w [0] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_next = d2l_NVDLA_GLB_S_INTR_MASK_w [1] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_next = d2l_NVDLA_GLB_S_INTR_MASK_w [2] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_next = d2l_NVDLA_GLB_S_INTR_MASK_w [3] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_next = d2l_NVDLA_GLB_S_INTR_MASK_w [4] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_next = d2l_NVDLA_GLB_S_INTR_MASK_w [5] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_next = d2l_NVDLA_GLB_S_INTR_MASK_w [6] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_next = d2l_NVDLA_GLB_S_INTR_MASK_w [7] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_next = d2l_NVDLA_GLB_S_INTR_MASK_w [8] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_next = d2l_NVDLA_GLB_S_INTR_MASK_w [9] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_next = d2l_NVDLA_GLB_S_INTR_MASK_w [16] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_next = d2l_NVDLA_GLB_S_INTR_MASK_w [17] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_next = d2l_NVDLA_GLB_S_INTR_MASK_w [18] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_next = d2l_NVDLA_GLB_S_INTR_MASK_w [19] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_next = d2l_NVDLA_GLB_S_INTR_MASK_w [20] ;
    if (d2l_NVDLA_GLB_S_INTR_MASK_we) reg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_next = d2l_NVDLA_GLB_S_INTR_MASK_w [21] ;
  end
  
  //------- reg assigns for NVDLA_GLB_S_INTR_MASK
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0 <= #1 1'h0;
      rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1 <= #1 1'h0;
    end
    else begin
      rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0 <= #1  reg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_next;
      rg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1 <= #1  reg_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_next;
      rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0 <= #1  reg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_next;
      rg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1 <= #1  reg_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_next;
      rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0 <= #1  reg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_next;
      rg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1 <= #1  reg_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_next;
      rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0 <= #1  reg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_next;
      rg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1 <= #1  reg_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_next;
      rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0 <= #1  reg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_next;
      rg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1 <= #1  reg_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_next;
      rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0 <= #1  reg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_next;
      rg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1 <= #1  reg_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_next;
      rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0 <= #1  reg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_next;
      rg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1 <= #1  reg_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_next;
      rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0 <= #1  reg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_next;
      rg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1 <= #1  reg_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_GLB_S_NVDLA_HW_VERSION
  always @ (*) begin
    l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR_r = rg_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR;
    l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR_r = rg_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR;
  end
  
endmodule

//
//---------- module addrmap_NVDLA_jrdl_decode
//
module addrmap_NVDLA_jrdl_decode
(
  clk,
  reset,
  leaf_dec_wr_data,
  leaf_dec_addr,
  leaf_dec_block_sel,
  leaf_dec_valid,
  leaf_dec_wr_dvld,
  leaf_dec_cycle,
  leaf_dec_wr_width,
  l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r,
  l2d_NVDLA_GLB_S_INTR_MASK_r,
  l2d_NVDLA_GLB_S_INTR_SET_r,
  l2d_NVDLA_GLB_S_INTR_STATUS_r,

  dec_leaf_rd_data,
  dec_leaf_ack,
  dec_leaf_nack,
  dec_leaf_accept,
  dec_leaf_reject,
  dec_leaf_retry_atomic,
  dec_leaf_data_width,
  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w,
  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we,
  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re,
  d2l_NVDLA_GLB_S_INTR_MASK_w,
  d2l_NVDLA_GLB_S_INTR_MASK_we,
  d2l_NVDLA_GLB_S_INTR_MASK_re,
  d2l_NVDLA_GLB_S_INTR_SET_w,
  d2l_NVDLA_GLB_S_INTR_SET_we,
  d2l_NVDLA_GLB_S_INTR_SET_re,
  d2l_NVDLA_GLB_S_INTR_STATUS_w,
  d2l_NVDLA_GLB_S_INTR_STATUS_we,
  d2l_NVDLA_GLB_S_INTR_STATUS_re );

  //------- inputs
  input    clk;
  input    reset;
  input     [31:0] leaf_dec_wr_data;
  input     [39:0] leaf_dec_addr;
  input    leaf_dec_block_sel;
  input    leaf_dec_valid;
  input    leaf_dec_wr_dvld;
  input     [1:0] leaf_dec_cycle;
  input     [2:0] leaf_dec_wr_width;
  input     [31:0] l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r;
  input     [31:0] l2d_NVDLA_GLB_S_INTR_MASK_r;
  input     [31:0] l2d_NVDLA_GLB_S_INTR_SET_r;
  input     [31:0] l2d_NVDLA_GLB_S_INTR_STATUS_r;

  //------- outputs
  output     [31:0] dec_leaf_rd_data;
  output    dec_leaf_ack;
  output    dec_leaf_nack;
  output    dec_leaf_accept;
  output    dec_leaf_reject;
  output    dec_leaf_retry_atomic;
  output     [2:0] dec_leaf_data_width;
  output     [31:0] d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w;
  output    d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we;
  output    d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re;
  output     [31:0] d2l_NVDLA_GLB_S_INTR_MASK_w;
  output    d2l_NVDLA_GLB_S_INTR_MASK_we;
  output    d2l_NVDLA_GLB_S_INTR_MASK_re;
  output     [31:0] d2l_NVDLA_GLB_S_INTR_SET_w;
  output    d2l_NVDLA_GLB_S_INTR_SET_we;
  output    d2l_NVDLA_GLB_S_INTR_SET_re;
  output     [31:0] d2l_NVDLA_GLB_S_INTR_STATUS_w;
  output    d2l_NVDLA_GLB_S_INTR_STATUS_we;
  output    d2l_NVDLA_GLB_S_INTR_STATUS_re;


  //------- wire defines
  wire   [31:0] pio_dec_write_data;
  wire   [12:2] pio_dec_address;
  wire  pio_dec_read;
  wire  pio_dec_write;
  wire   [39:0] block_sel_addr;
  wire  block_sel;
  wire  leaf_dec_valid_active;
  wire  leaf_dec_wr_dvld_active;
  
  //------- reg defines
  reg   [31:0] d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w;
  reg  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we;
  reg  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re;
  reg   [31:0] d2l_NVDLA_GLB_S_INTR_MASK_w;
  reg  d2l_NVDLA_GLB_S_INTR_MASK_we;
  reg  d2l_NVDLA_GLB_S_INTR_MASK_re;
  reg   [31:0] d2l_NVDLA_GLB_S_INTR_SET_w;
  reg  d2l_NVDLA_GLB_S_INTR_SET_we;
  reg  d2l_NVDLA_GLB_S_INTR_SET_re;
  reg   [31:0] d2l_NVDLA_GLB_S_INTR_STATUS_w;
  reg  d2l_NVDLA_GLB_S_INTR_STATUS_we;
  reg  d2l_NVDLA_GLB_S_INTR_STATUS_re;
  reg  leaf_dec_valid_hld1;
  reg  leaf_dec_valid_hld1_next;
  reg  leaf_dec_wr_dvld_hld1;
  reg  leaf_dec_wr_dvld_hld1_next;
  reg  pio_write_active;
  reg  pio_read_active;
  reg   [12:2] pio_dec_address_d1;
  reg   [31:0] pio_dec_write_data_d1;
  reg   [31:0] dec_pio_read_data;
  reg   [31:0] dec_pio_read_data_d1;
  reg  dec_pio_ack;
  reg  dec_pio_nack;
  reg  dec_pio_ack_next;
  reg  dec_pio_nack_next;
  reg  pio_internal_ack;
  reg  pio_internal_nack;
  reg  pio_external_ack;
  reg  pio_external_nack;
  reg  pio_external_ack_next;
  reg  pio_external_nack_next;
  reg  pio_no_acks;
  reg  pio_activate_write;
  reg  pio_activate_read;
  reg   [31:0] dec_pio_read_data_next;
  reg  external_transaction_active;
  
  
  //------- assigns
  assign  pio_dec_write_data = leaf_dec_wr_data;
  assign  dec_leaf_rd_data = dec_pio_read_data;
  assign  dec_leaf_ack = dec_pio_ack;
  assign  dec_leaf_nack = dec_pio_nack;
  assign  pio_dec_address = leaf_dec_addr [12:2] ;
  assign  block_sel_addr = 40'h0;
  assign  block_sel = leaf_dec_block_sel;
  assign  leaf_dec_wr_dvld_active = leaf_dec_wr_dvld | leaf_dec_wr_dvld_hld1;
  assign  leaf_dec_valid_active = leaf_dec_valid | leaf_dec_valid_hld1;
  assign  dec_leaf_accept = leaf_dec_valid & block_sel;
  assign  dec_leaf_reject = leaf_dec_valid & ~block_sel;
  assign  pio_dec_read = block_sel & leaf_dec_valid_active & (leaf_dec_cycle == 2'b10);
  assign  pio_dec_write = block_sel & leaf_dec_wr_dvld_active & (leaf_dec_cycle[1] == 1'b0);
  assign  dec_leaf_retry_atomic = 1'b0;
  assign  dec_leaf_data_width = 3'b0;
  
  //------- combinatorial assigns for pio read data
  always @ (*) begin
    dec_pio_read_data = dec_pio_read_data_d1;
  end
  
  //------- reg assigns for pio read data
  always @ (posedge clk) begin
    if (reset) begin
      dec_pio_read_data_d1 <= #1  32'b0;
    end
    else begin
      dec_pio_read_data_d1 <= #1 dec_pio_read_data_next;
    end
  end
  
  //------- reg assigns for pio i/f
  always @ (posedge clk) begin
    if (reset) begin
      pio_write_active <= #1  1'b0;
      pio_read_active <= #1  1'b0;
    end
    else begin
      pio_write_active <= #1  pio_write_active ? pio_no_acks : pio_activate_write;
      pio_read_active <= #1  pio_read_active ? pio_no_acks : pio_activate_read;
      pio_dec_address_d1 <= #1   pio_dec_address;
      pio_dec_write_data_d1 <= #1  pio_dec_write_data;
    end
  end
  
  //------- combinatorial assigns for leaf i/f
  always @ (*) begin
    leaf_dec_valid_hld1_next = leaf_dec_valid | leaf_dec_valid_hld1;
    if (dec_pio_ack_next | dec_pio_nack_next) leaf_dec_valid_hld1_next = 1'b0;
    leaf_dec_wr_dvld_hld1_next = leaf_dec_wr_dvld | leaf_dec_wr_dvld_hld1;
    if (dec_pio_ack_next | dec_pio_nack_next | leaf_dec_valid) leaf_dec_wr_dvld_hld1_next = 1'b0;
  end
  
  //------- reg assigns for leaf i/f
  always @ (posedge clk) begin
    if (reset) begin
      leaf_dec_valid_hld1 <= #1  1'b0;
      leaf_dec_wr_dvld_hld1 <= #1  1'b0;
    end
    else begin
      leaf_dec_valid_hld1 <= #1 leaf_dec_valid_hld1_next;
      leaf_dec_wr_dvld_hld1 <= #1 leaf_dec_wr_dvld_hld1_next;
    end
  end
  
  //------- combinatorial assigns for pio ack/nack
  always @ (*) begin
    pio_internal_nack = (pio_read_active | pio_write_active) & ~pio_internal_ack & ~external_transaction_active;
    dec_pio_ack_next = (pio_internal_ack | (pio_external_ack_next & external_transaction_active));
    dec_pio_nack_next = (pio_internal_nack | (pio_external_nack_next & external_transaction_active));
    pio_no_acks = ~(dec_pio_ack | dec_pio_nack | pio_external_ack | pio_external_nack);
    pio_activate_write = (pio_dec_write & ~(dec_pio_ack | dec_pio_nack));
    pio_activate_read = (pio_dec_read & ~(dec_pio_ack | dec_pio_nack));
  end
  
  //------- reg assigns for pio ack/nack
  always @ (posedge clk) begin
    if (reset) begin
      dec_pio_ack <= #1 1'b0;
      dec_pio_nack <= #1 1'b0;
      pio_external_ack <= #1  1'b0;
      pio_external_nack <= #1  1'b0;
    end
    else begin
      dec_pio_ack <= #1 dec_pio_ack ? 1'b0 : dec_pio_ack_next;
      dec_pio_nack <= #1 dec_pio_nack ? 1'b0 : dec_pio_nack_next;
      pio_external_ack <= #1 pio_external_ack_next;
      pio_external_nack <= #1 pio_external_nack_next;
    end
  end
  
  
  //------- address decode
  always @ (*) begin
    pio_internal_ack = 1'b0;
    external_transaction_active = 1'b0;
    pio_external_ack_next = 1'b0;
    pio_external_nack_next = 1'b0;
    dec_pio_read_data_next = 32'b0;
    
    d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we = 1'b0;
    d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re = 1'b0;
    d2l_NVDLA_GLB_S_INTR_MASK_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GLB_S_INTR_MASK_we = 1'b0;
    d2l_NVDLA_GLB_S_INTR_MASK_re = 1'b0;
    d2l_NVDLA_GLB_S_INTR_SET_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GLB_S_INTR_SET_we = 1'b0;
    d2l_NVDLA_GLB_S_INTR_SET_re = 1'b0;
    d2l_NVDLA_GLB_S_INTR_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_GLB_S_INTR_STATUS_we = 1'b0;
    d2l_NVDLA_GLB_S_INTR_STATUS_re = 1'b0;
    
    casez(pio_dec_address_d1)
    //  Register: NVDLA_GLB.S_NVDLA_HW_VERSION     Address: 0x1000     External: false
    11'b10000000000:
      begin
        d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r;
      end
    //  Register: NVDLA_GLB.S_INTR_MASK     Address: 0x1004     External: false
    11'b10000000001:
      begin
        d2l_NVDLA_GLB_S_INTR_MASK_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GLB_S_INTR_MASK_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GLB_S_INTR_MASK_r;
      end
    //  Register: NVDLA_GLB.S_INTR_SET     Address: 0x1008     External: false
    11'b10000000010:
      begin
        d2l_NVDLA_GLB_S_INTR_SET_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GLB_S_INTR_SET_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GLB_S_INTR_SET_r;
      end
    //  Register: NVDLA_GLB.S_INTR_STATUS     Address: 0x100c     External: false
    11'b10000000011:
      begin
        d2l_NVDLA_GLB_S_INTR_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_GLB_S_INTR_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_GLB_S_INTR_STATUS_r;
      end
    endcase
  end
  
endmodule

//
//---------- module addrmap_NVDLA_pio
//
module addrmap_NVDLA_pio
(
  clk,
  reset,
  leaf_dec_wr_data,
  leaf_dec_addr,
  leaf_dec_block_sel,
  leaf_dec_valid,
  leaf_dec_wr_dvld,
  leaf_dec_cycle,
  leaf_dec_wr_width,

  l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR_r,
  l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR_r,
  l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_r,
  l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_r,
  l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_r,
  l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_r,
  l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_r,
  dec_leaf_rd_data,
  dec_leaf_ack,
  dec_leaf_nack,
  dec_leaf_accept,
  dec_leaf_reject,
  dec_leaf_retry_atomic,
  dec_leaf_data_width );

  //------- inputs
  input    clk;
  input    reset;
  input     [31:0] leaf_dec_wr_data;
  input     [39:0] leaf_dec_addr;
  input    leaf_dec_block_sel;
  input    leaf_dec_valid;
  input    leaf_dec_wr_dvld;
  input     [1:0] leaf_dec_cycle;
  input     [2:0] leaf_dec_wr_width;

  //------- outputs
  output     [7:0] l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR_r;
  output     [15:0] l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_r;
  output    l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_r;
  output    l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_r;
  output    l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_r;
  output     [31:0] dec_leaf_rd_data;
  output    dec_leaf_ack;
  output    dec_leaf_nack;
  output    dec_leaf_accept;
  output    dec_leaf_reject;
  output    dec_leaf_retry_atomic;
  output     [2:0] dec_leaf_data_width;


  //------- wire defines
  wire   [31:0] d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w;
  wire  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we;
  wire  d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re;
  wire   [31:0] d2l_NVDLA_GLB_S_INTR_MASK_w;
  wire  d2l_NVDLA_GLB_S_INTR_MASK_we;
  wire  d2l_NVDLA_GLB_S_INTR_MASK_re;
  wire   [31:0] d2l_NVDLA_GLB_S_INTR_SET_w;
  wire  d2l_NVDLA_GLB_S_INTR_SET_we;
  wire  d2l_NVDLA_GLB_S_INTR_SET_re;
  wire   [31:0] d2l_NVDLA_GLB_S_INTR_STATUS_w;
  wire  d2l_NVDLA_GLB_S_INTR_STATUS_we;
  wire  d2l_NVDLA_GLB_S_INTR_STATUS_re;
  wire   [31:0] l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r;
  wire   [31:0] l2d_NVDLA_GLB_S_INTR_MASK_r;
  wire   [31:0] l2d_NVDLA_GLB_S_INTR_SET_r;
  wire   [31:0] l2d_NVDLA_GLB_S_INTR_STATUS_r;
  
  
  addrmap_NVDLA_jrdl_decode pio_decode (
    .clk(clk),
    .reset(reset),
    .leaf_dec_wr_data(leaf_dec_wr_data),
    .leaf_dec_addr(leaf_dec_addr),
    .leaf_dec_block_sel(leaf_dec_block_sel),
    .leaf_dec_valid(leaf_dec_valid),
    .leaf_dec_wr_dvld(leaf_dec_wr_dvld),
    .leaf_dec_cycle(leaf_dec_cycle),
    .leaf_dec_wr_width(leaf_dec_wr_width),
    .l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r(l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r),
    .l2d_NVDLA_GLB_S_INTR_MASK_r(l2d_NVDLA_GLB_S_INTR_MASK_r),
    .l2d_NVDLA_GLB_S_INTR_SET_r(l2d_NVDLA_GLB_S_INTR_SET_r),
    .l2d_NVDLA_GLB_S_INTR_STATUS_r(l2d_NVDLA_GLB_S_INTR_STATUS_r),
    .dec_leaf_rd_data(dec_leaf_rd_data),
    .dec_leaf_ack(dec_leaf_ack),
    .dec_leaf_nack(dec_leaf_nack),
    .dec_leaf_accept(dec_leaf_accept),
    .dec_leaf_reject(dec_leaf_reject),
    .dec_leaf_retry_atomic(dec_leaf_retry_atomic),
    .dec_leaf_data_width(dec_leaf_data_width),
    .d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w(d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w),
    .d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we(d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we),
    .d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re(d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re),
    .d2l_NVDLA_GLB_S_INTR_MASK_w(d2l_NVDLA_GLB_S_INTR_MASK_w),
    .d2l_NVDLA_GLB_S_INTR_MASK_we(d2l_NVDLA_GLB_S_INTR_MASK_we),
    .d2l_NVDLA_GLB_S_INTR_MASK_re(d2l_NVDLA_GLB_S_INTR_MASK_re),
    .d2l_NVDLA_GLB_S_INTR_SET_w(d2l_NVDLA_GLB_S_INTR_SET_w),
    .d2l_NVDLA_GLB_S_INTR_SET_we(d2l_NVDLA_GLB_S_INTR_SET_we),
    .d2l_NVDLA_GLB_S_INTR_SET_re(d2l_NVDLA_GLB_S_INTR_SET_re),
    .d2l_NVDLA_GLB_S_INTR_STATUS_w(d2l_NVDLA_GLB_S_INTR_STATUS_w),
    .d2l_NVDLA_GLB_S_INTR_STATUS_we(d2l_NVDLA_GLB_S_INTR_STATUS_we),
    .d2l_NVDLA_GLB_S_INTR_STATUS_re(d2l_NVDLA_GLB_S_INTR_STATUS_re) );
    
  addrmap_NVDLA_jrdl_logic pio_logic (
    .clk(clk),
    .reset(reset),
    .d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w(d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_w),
    .d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we(d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_we),
    .d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re(d2l_NVDLA_GLB_S_NVDLA_HW_VERSION_re),
    .d2l_NVDLA_GLB_S_INTR_MASK_w(d2l_NVDLA_GLB_S_INTR_MASK_w),
    .d2l_NVDLA_GLB_S_INTR_MASK_we(d2l_NVDLA_GLB_S_INTR_MASK_we),
    .d2l_NVDLA_GLB_S_INTR_MASK_re(d2l_NVDLA_GLB_S_INTR_MASK_re),
    .d2l_NVDLA_GLB_S_INTR_SET_w(d2l_NVDLA_GLB_S_INTR_SET_w),
    .d2l_NVDLA_GLB_S_INTR_SET_we(d2l_NVDLA_GLB_S_INTR_SET_we),
    .d2l_NVDLA_GLB_S_INTR_SET_re(d2l_NVDLA_GLB_S_INTR_SET_re),
    .d2l_NVDLA_GLB_S_INTR_STATUS_w(d2l_NVDLA_GLB_S_INTR_STATUS_w),
    .d2l_NVDLA_GLB_S_INTR_STATUS_we(d2l_NVDLA_GLB_S_INTR_STATUS_we),
    .d2l_NVDLA_GLB_S_INTR_STATUS_re(d2l_NVDLA_GLB_S_INTR_STATUS_re),
    .l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r(l2d_NVDLA_GLB_S_NVDLA_HW_VERSION_r),
    .l2d_NVDLA_GLB_S_INTR_MASK_r(l2d_NVDLA_GLB_S_INTR_MASK_r),
    .l2d_NVDLA_GLB_S_INTR_SET_r(l2d_NVDLA_GLB_S_INTR_SET_r),
    .l2d_NVDLA_GLB_S_INTR_STATUS_r(l2d_NVDLA_GLB_S_INTR_STATUS_r),
    .l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR_r(l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MAJOR_r),
    .l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR_r(l2h_NVDLA_GLB_S_NVDLA_HW_VERSION_MINOR_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_r(l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK0_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_r(l2h_NVDLA_GLB_S_INTR_MASK_SDP_DONE_MASK1_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_r(l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK0_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_r(l2h_NVDLA_GLB_S_INTR_MASK_CDP_DONE_MASK1_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_r(l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK0_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_r(l2h_NVDLA_GLB_S_INTR_MASK_PDP_DONE_MASK1_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_r(l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK0_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_r(l2h_NVDLA_GLB_S_INTR_MASK_BDMA_DONE_MASK1_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_r(l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK0_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_r(l2h_NVDLA_GLB_S_INTR_MASK_RUBIK_DONE_MASK1_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_r(l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK0_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_r(l2h_NVDLA_GLB_S_INTR_MASK_CDMA_DAT_DONE_MASK1_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_r(l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK0_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_r(l2h_NVDLA_GLB_S_INTR_MASK_CDMA_WT_DONE_MASK1_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_r(l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK0_r),
    .l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_r(l2h_NVDLA_GLB_S_INTR_MASK_CACC_DONE_MASK1_r),
    .l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_r(l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET0_r),
    .l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_r(l2h_NVDLA_GLB_S_INTR_SET_SDP_DONE_SET1_r),
    .l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_r(l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET0_r),
    .l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_r(l2h_NVDLA_GLB_S_INTR_SET_CDP_DONE_SET1_r),
    .l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_r(l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET0_r),
    .l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_r(l2h_NVDLA_GLB_S_INTR_SET_PDP_DONE_SET1_r),
    .l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_r(l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET0_r),
    .l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_r(l2h_NVDLA_GLB_S_INTR_SET_BDMA_DONE_SET1_r),
    .l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_r(l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET0_r),
    .l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_r(l2h_NVDLA_GLB_S_INTR_SET_RUBIK_DONE_SET1_r),
    .l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_r(l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET0_r),
    .l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_r(l2h_NVDLA_GLB_S_INTR_SET_CDMA_DAT_DONE_SET1_r),
    .l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_r(l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET0_r),
    .l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_r(l2h_NVDLA_GLB_S_INTR_SET_CDMA_WT_DONE_SET1_r),
    .l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_r(l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET0_r),
    .l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_r(l2h_NVDLA_GLB_S_INTR_SET_CACC_DONE_SET1_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_r(l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS0_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_r(l2h_NVDLA_GLB_S_INTR_STATUS_SDP_DONE_STATUS1_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_r(l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS0_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_r(l2h_NVDLA_GLB_S_INTR_STATUS_CDP_DONE_STATUS1_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_r(l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS0_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_r(l2h_NVDLA_GLB_S_INTR_STATUS_PDP_DONE_STATUS1_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_r(l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS0_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_r(l2h_NVDLA_GLB_S_INTR_STATUS_BDMA_DONE_STATUS1_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_r(l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS0_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_r(l2h_NVDLA_GLB_S_INTR_STATUS_RUBIK_DONE_STATUS1_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_r(l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS0_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_r(l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_DAT_DONE_STATUS1_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_r(l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS0_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_r(l2h_NVDLA_GLB_S_INTR_STATUS_CDMA_WT_DONE_STATUS1_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_r(l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS0_r),
    .l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_r(l2h_NVDLA_GLB_S_INTR_STATUS_CACC_DONE_STATUS1_r) );
    
endmodule

