# SINGLE-CYCLE-RISC-V in VHDL

![image](https://user-images.githubusercontent.com/88595269/128728496-361a4712-8fa2-4301-8908-068fa6cf197c.png)
