

Implementation tool: Xilinx Vivado v.2017.4
Project:             filter2D
Solution:            solution1
Device target:       xc7z020clg400-1
Report date:         Mon Jun 25 15:16:29 +0200 2018

#=== Post-Implementation Resource usage ===
SLICE:          621
LUT:           1644
FF:            1679
DSP:             15
BRAM:             3
SRL:             86
#=== Final timing ===
CP required:    6.000
CP achieved post-synthesis:    6.899
CP achieved post-implementation:    5.944
Timing met
