#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun 28 20:04:04 2020
# Process ID: 5352
# Current directory: D:/ESCOM/ARQUITECTURA/Practica14/Unidad de Control
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14216 D:\ESCOM\ARQUITECTURA\Practica14\Unidad de Control\Unidad de Control.xpr
# Log file: D:/ESCOM/ARQUITECTURA/Practica14/Unidad de Control/vivado.log
# Journal file: D:/ESCOM/ARQUITECTURA/Practica14/Unidad de Control\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/ESCOM/ARQUITECTURA/Practica14/Unidad de Control/Unidad de Control.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 840.242 ; gain = 201.070
close_project
create_project ROM_FunCode D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 866.730 ; gain = 5.004
file mkdir D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.srcs/sources_1/new
close [ open D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.srcs/sources_1/new/CodFunROM.vhd w ]
add_files D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.srcs/sources_1/new/CodFunROM.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Sun Jun 28 20:12:39 2020] Launched synth_1...
Run output will be captured here: D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Jun 28 20:15:10 2020] Launched impl_1...
Run output will be captured here: D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.runs/impl_1/runme.log
file mkdir D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.srcs/sim_1/new/test.v w ]
add_files -fileset sim_1 D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.srcs/sim_1/new/test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.srcs/sim_1/new/test.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.srcs/sim_1/new/test.vhd w ]
add_files -fileset sim_1 D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.srcs/sim_1/new/test.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CodFunROM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_CodFunROM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.srcs/sources_1/new/CodFunROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CodFunROM'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_CodFunROM'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 910.512 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.sim/sim_1/behav/xsim'
"xelab -wto 2d4a9ed5966e45fda4e3c5c17474ccf5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_CodFunROM_behav xil_defaultlib.tb_CodFunROM -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2d4a9ed5966e45fda4e3c5c17474ccf5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_CodFunROM_behav xil_defaultlib.tb_CodFunROM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.CodFunROM [codfunrom_default]
Compiling architecture tb of entity xil_defaultlib.tb_codfunrom
Built simulation snapshot tb_CodFunROM_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.sim/sim_1/behav/xsim/xsim.dir/tb_CodFunROM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.sim/sim_1/behav/xsim/xsim.dir/tb_CodFunROM_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jun 28 20:21:51 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 28 20:21:51 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 910.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CodFunROM_behav -key {Behavioral:sim_1:Functional:tb_CodFunROM} -tclbatch {tb_CodFunROM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_CodFunROM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 946.359 ; gain = 29.574
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CodFunROM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 947.098 ; gain = 36.586
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 953.395 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CodFunROM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_CodFunROM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_CodFunROM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.sim/sim_1/behav/xsim'
"xelab -wto 2d4a9ed5966e45fda4e3c5c17474ccf5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_CodFunROM_behav xil_defaultlib.tb_CodFunROM -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2d4a9ed5966e45fda4e3c5c17474ccf5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_CodFunROM_behav xil_defaultlib.tb_CodFunROM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.CodFunROM [codfunrom_default]
Compiling architecture tb of entity xil_defaultlib.tb_codfunrom
Built simulation snapshot tb_CodFunROM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CodFunROM_behav -key {Behavioral:sim_1:Functional:tb_CodFunROM} -tclbatch {tb_CodFunROM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_CodFunROM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CodFunROM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 953.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CodFunROM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_CodFunROM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_CodFunROM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.sim/sim_1/behav/xsim'
"xelab -wto 2d4a9ed5966e45fda4e3c5c17474ccf5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_CodFunROM_behav xil_defaultlib.tb_CodFunROM -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2d4a9ed5966e45fda4e3c5c17474ccf5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_CodFunROM_behav xil_defaultlib.tb_CodFunROM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.CodFunROM [codfunrom_default]
Compiling architecture tb of entity xil_defaultlib.tb_codfunrom
Built simulation snapshot tb_CodFunROM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CodFunROM_behav -key {Behavioral:sim_1:Functional:tb_CodFunROM} -tclbatch {tb_CodFunROM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_CodFunROM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CodFunROM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 953.395 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CodFunROM
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1443.273 ; gain = 226.723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CodFunROM' [D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.srcs/sources_1/new/CodFunROM.vhd:24]
	Parameter tamWord bound to: 20 - type: integer 
	Parameter tamDir bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CodFunROM' (1#1) [D:/ESCOM/ARQUITECTURA/Practica14/ROM_FunCode/ROM_FunCode.srcs/sources_1/new/CodFunROM.vhd:24]
WARNING: [Synth 8-3917] design CodFunROM has port MicroinstruccionFuncion[19] driven by constant 0
WARNING: [Synth 8-3917] design CodFunROM has port MicroinstruccionFuncion[18] driven by constant 0
WARNING: [Synth 8-3917] design CodFunROM has port MicroinstruccionFuncion[17] driven by constant 0
WARNING: [Synth 8-3917] design CodFunROM has port MicroinstruccionFuncion[16] driven by constant 0
WARNING: [Synth 8-3917] design CodFunROM has port MicroinstruccionFuncion[15] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1490.379 ; gain = 273.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1490.379 ; gain = 273.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1490.379 ; gain = 273.828
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1490.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1544.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1642.086 ; gain = 425.535
7 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1642.086 ; gain = 688.691
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1642.086 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1650.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1718.438 ; gain = 76.352
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project ROM_OpCode D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2275.445 ; gain = 0.000
file mkdir D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.srcs/sources_1/new
close [ open D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.srcs/sources_1/new/CodOperROM.vhd w ]
add_files D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.srcs/sources_1/new/CodOperROM.vhd
update_compile_order -fileset sources_1
file mkdir D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.srcs/sim_1/new/test.vhd w ]
add_files -fileset sim_1 D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.srcs/sim_1/new/test.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
[Sun Jun 28 21:22:11 2020] Launched synth_1...
Run output will be captured here: D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CodOperROM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_CodOperROM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.srcs/sources_1/new/CodOperROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CodOperROM'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_CodOperROM'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.sim/sim_1/behav/xsim'
"xelab -wto a08c54dffc3349889f4988cc5f59a897 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_CodOperROM_behav xil_defaultlib.tb_CodOperROM -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a08c54dffc3349889f4988cc5f59a897 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_CodOperROM_behav xil_defaultlib.tb_CodOperROM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.CodOperROM [codoperrom_default]
Compiling architecture tb of entity xil_defaultlib.tb_codoperrom
Built simulation snapshot tb_CodOperROM_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.sim/sim_1/behav/xsim/xsim.dir/tb_CodOperROM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.sim/sim_1/behav/xsim/xsim.dir/tb_CodOperROM_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jun 28 21:23:28 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 28 21:23:28 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2275.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CodOperROM_behav -key {Behavioral:sim_1:Functional:tb_CodOperROM} -tclbatch {tb_CodOperROM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_CodOperROM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CodOperROM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 2275.445 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2275.445 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_CodOperROM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_CodOperROM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_CodOperROM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.sim/sim_1/behav/xsim'
"xelab -wto a08c54dffc3349889f4988cc5f59a897 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_CodOperROM_behav xil_defaultlib.tb_CodOperROM -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a08c54dffc3349889f4988cc5f59a897 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_CodOperROM_behav xil_defaultlib.tb_CodOperROM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.CodOperROM [codoperrom_default]
Compiling architecture tb of entity xil_defaultlib.tb_codoperrom
Built simulation snapshot tb_CodOperROM_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_CodOperROM_behav -key {Behavioral:sim_1:Functional:tb_CodOperROM} -tclbatch {tb_CodOperROM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_CodOperROM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_CodOperROM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2275.445 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CodOperROM
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2275.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CodOperROM' [D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.srcs/sources_1/new/CodOperROM.vhd:24]
	Parameter tamWord bound to: 20 - type: integer 
	Parameter tamDir bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CodOperROM' (1#1) [D:/ESCOM/ARQUITECTURA/Practica14/ROM_OpCode/ROM_OpCode.srcs/sources_1/new/CodOperROM.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2275.445 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2275.445 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2275.445 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.445 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2275.445 ; gain = 0.000
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2275.445 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project InstructDecoder D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2275.445 ; gain = 0.000
file mkdir D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder/InstructDecoder.srcs/sources_1/new
close [ open D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder/InstructDecoder.srcs/sources_1/new/DecoIns.vhd w ]
add_files D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder/InstructDecoder.srcs/sources_1/new/DecoIns.vhd
update_compile_order -fileset sources_1
file mkdir D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder/InstructDecoder.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder/InstructDecoder.srcs/sim_1/new/test.vhd w ]
add_files -fileset sim_1 D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder/InstructDecoder.srcs/sim_1/new/test.vhd
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
[Sun Jun 28 21:40:28 2020] Launched synth_1...
Run output will be captured here: D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder/InstructDecoder.runs/synth_1/runme.log
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder/InstructDecoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DecoIns' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder/InstructDecoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DecoIns_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder/InstructDecoder.srcs/sources_1/new/DecoIns.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DecoIns'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder/InstructDecoder.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_DecoIns'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder/InstructDecoder.sim/sim_1/behav/xsim'
"xelab -wto 3b34598457a34dd3a5b45822bfb1fb04 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DecoIns_behav xil_defaultlib.tb_DecoIns -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3b34598457a34dd3a5b45822bfb1fb04 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DecoIns_behav xil_defaultlib.tb_DecoIns -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.DecoIns [decoins_default]
Compiling architecture tb of entity xil_defaultlib.tb_decoins
Built simulation snapshot tb_DecoIns_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder/InstructDecoder.sim/sim_1/behav/xsim/xsim.dir/tb_DecoIns_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder/InstructDecoder.sim/sim_1/behav/xsim/xsim.dir/tb_DecoIns_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jun 28 21:43:51 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 28 21:43:51 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2275.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder/InstructDecoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_DecoIns_behav -key {Behavioral:sim_1:Functional:tb_DecoIns} -tclbatch {tb_DecoIns.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_DecoIns.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_DecoIns_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2275.445 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: DecoIns
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2275.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DecoIns' [D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder/InstructDecoder.srcs/sources_1/new/DecoIns.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'DecoIns' (1#1) [D:/ESCOM/ARQUITECTURA/Practica14/InstructDecoder/InstructDecoder.srcs/sources_1/new/DecoIns.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2275.445 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2275.445 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2275.445 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.445 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2284.039 ; gain = 8.594
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2284.039 ; gain = 8.594
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.039 ; gain = 0.000
close_project
create_project LevelDetect D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.039 ; gain = 0.000
file mkdir D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sources_1/new
close [ open D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sources_1/new/LevelDetector.vhd w ]
add_files D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sources_1/new/LevelDetector.vhd
update_compile_order -fileset sources_1
file mkdir D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sim_1/new/test.vhd w ]
add_files -fileset sim_1 D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sim_1/new/test.vhd
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
[Sun Jun 28 22:16:07 2020] Launched synth_1...
Run output will be captured here: D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.runs/synth_1/runme.log
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DetectorNivel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DetectorNivel_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sources_1/new/LevelDetector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetectorNivel'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetectorNivel_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xelab -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DetectorNivel [detectornivel_default]
Compiling architecture bench of entity xil_defaultlib.detectornivel_tb
Built simulation snapshot DetectorNivel_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim/xsim.dir/DetectorNivel_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim/xsim.dir/DetectorNivel_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jun 28 22:17:07 2020. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 28 22:17:07 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2284.039 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DetectorNivel_tb_behav -key {Behavioral:sim_1:Functional:DetectorNivel_tb} -tclbatch {DetectorNivel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DetectorNivel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DetectorNivel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2284.039 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2284.039 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DetectorNivel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DetectorNivel_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetectorNivel_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xelab -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DetectorNivel [detectornivel_default]
Compiling architecture bench of entity xil_defaultlib.detectornivel_tb
Built simulation snapshot DetectorNivel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DetectorNivel_tb_behav -key {Behavioral:sim_1:Functional:DetectorNivel_tb} -tclbatch {DetectorNivel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DetectorNivel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DetectorNivel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2284.039 ; gain = 0.000
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DetectorNivel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DetectorNivel_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetectorNivel_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xelab -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DetectorNivel [detectornivel_default]
Compiling architecture bench of entity xil_defaultlib.detectornivel_tb
Built simulation snapshot DetectorNivel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DetectorNivel_tb_behav -key {Behavioral:sim_1:Functional:DetectorNivel_tb} -tclbatch {DetectorNivel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DetectorNivel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DetectorNivel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2284.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DetectorNivel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DetectorNivel_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetectorNivel_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xelab -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DetectorNivel [detectornivel_default]
Compiling architecture bench of entity xil_defaultlib.detectornivel_tb
Built simulation snapshot DetectorNivel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DetectorNivel_tb_behav -key {Behavioral:sim_1:Functional:DetectorNivel_tb} -tclbatch {DetectorNivel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DetectorNivel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DetectorNivel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2284.039 ; gain = 0.000
run all
run all
run all
run all
run 200 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DetectorNivel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DetectorNivel_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetectorNivel_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xelab -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DetectorNivel [detectornivel_default]
Compiling architecture bench of entity xil_defaultlib.detectornivel_tb
Built simulation snapshot DetectorNivel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DetectorNivel_tb_behav -key {Behavioral:sim_1:Functional:DetectorNivel_tb} -tclbatch {DetectorNivel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DetectorNivel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DetectorNivel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2284.039 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DetectorNivel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DetectorNivel_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetectorNivel_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xelab -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DetectorNivel [detectornivel_default]
Compiling architecture bench of entity xil_defaultlib.detectornivel_tb
Built simulation snapshot DetectorNivel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DetectorNivel_tb_behav -key {Behavioral:sim_1:Functional:DetectorNivel_tb} -tclbatch {DetectorNivel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DetectorNivel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DetectorNivel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2284.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DetectorNivel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DetectorNivel_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetectorNivel_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xelab -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DetectorNivel [detectornivel_default]
Compiling architecture bench of entity xil_defaultlib.detectornivel_tb
Built simulation snapshot DetectorNivel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DetectorNivel_tb_behav -key {Behavioral:sim_1:Functional:DetectorNivel_tb} -tclbatch {DetectorNivel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DetectorNivel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DetectorNivel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2284.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DetectorNivel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DetectorNivel_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetectorNivel_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xelab -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DetectorNivel [detectornivel_default]
Compiling architecture bench of entity xil_defaultlib.detectornivel_tb
Built simulation snapshot DetectorNivel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DetectorNivel_tb_behav -key {Behavioral:sim_1:Functional:DetectorNivel_tb} -tclbatch {DetectorNivel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DetectorNivel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DetectorNivel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2284.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DetectorNivel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DetectorNivel_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetectorNivel_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xelab -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DetectorNivel [detectornivel_default]
Compiling architecture bench of entity xil_defaultlib.detectornivel_tb
Built simulation snapshot DetectorNivel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DetectorNivel_tb_behav -key {Behavioral:sim_1:Functional:DetectorNivel_tb} -tclbatch {DetectorNivel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DetectorNivel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DetectorNivel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2284.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DetectorNivel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DetectorNivel_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetectorNivel_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xelab -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DetectorNivel [detectornivel_default]
Compiling architecture bench of entity xil_defaultlib.detectornivel_tb
Built simulation snapshot DetectorNivel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DetectorNivel_tb_behav -key {Behavioral:sim_1:Functional:DetectorNivel_tb} -tclbatch {DetectorNivel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DetectorNivel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DetectorNivel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2284.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DetectorNivel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DetectorNivel_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetectorNivel_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xelab -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DetectorNivel [detectornivel_default]
Compiling architecture bench of entity xil_defaultlib.detectornivel_tb
Built simulation snapshot DetectorNivel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DetectorNivel_tb_behav -key {Behavioral:sim_1:Functional:DetectorNivel_tb} -tclbatch {DetectorNivel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DetectorNivel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DetectorNivel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2284.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DetectorNivel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DetectorNivel_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetectorNivel_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xelab -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DetectorNivel [detectornivel_default]
Compiling architecture bench of entity xil_defaultlib.detectornivel_tb
Built simulation snapshot DetectorNivel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DetectorNivel_tb_behav -key {Behavioral:sim_1:Functional:DetectorNivel_tb} -tclbatch {DetectorNivel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DetectorNivel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DetectorNivel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2284.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DetectorNivel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DetectorNivel_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetectorNivel_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xelab -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DetectorNivel [detectornivel_default]
Compiling architecture bench of entity xil_defaultlib.detectornivel_tb
Built simulation snapshot DetectorNivel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DetectorNivel_tb_behav -key {Behavioral:sim_1:Functional:DetectorNivel_tb} -tclbatch {DetectorNivel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source DetectorNivel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DetectorNivel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2284.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DetectorNivel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DetectorNivel_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DetectorNivel_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
"xelab -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1c9da95001940f5b24c4b1801aa7cb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DetectorNivel_tb_behav xil_defaultlib.DetectorNivel_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DetectorNivel [detectornivel_default]
Compiling architecture bench of entity xil_defaultlib.detectornivel_tb
Built simulation snapshot DetectorNivel_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ESCOM/ARQUITECTURA/Practica14/LevelDetect/LevelDetect.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DetectorNivel_tb_behav -key {Behavioral:sim_1:Functional:DetectorNivel_tb} -tclbatch {DetectorNivel_tb.tcl} -log {simulate.log}"
