14:56:36 INFO  : Registering command handlers for Vitis TCF services
14:56:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
14:56:40 INFO  : Platform repository initialization has completed.
14:56:40 INFO  : XSCT server has started successfully.
14:56:40 INFO  : plnx-install-location is set to ''
14:56:43 INFO  : Successfully done setting XSCT server connection channel  
14:56:43 INFO  : Successfully done query RDI_DATADIR 
14:56:43 INFO  : Successfully done setting workspace for the tool. 
14:58:00 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:58:00 INFO  : Result from executing command 'getPlatforms': 
14:58:00 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:58:00 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:58:12 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:59:52 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:59:52 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
14:59:52 INFO  : Checking for BSP changes to sync application flags for project 'lab5_1'...
15:00:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:00:13 INFO  : 'jtag frequency' command is executed.
15:00:13 INFO  : Context for 'APU' is selected.
15:00:13 INFO  : System reset is completed.
15:00:17 INFO  : 'after 3000' command is executed.
15:00:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:00:19 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/lab5_1/_ide/bitstream/design_1_wrapper.bit"
15:00:20 INFO  : Context for 'APU' is selected.
15:00:20 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:00:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:20 INFO  : Context for 'APU' is selected.
15:00:20 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/lab5_1/_ide/psinit/ps7_init.tcl' is done.
15:00:22 INFO  : 'ps7_init' command is executed.
15:00:22 INFO  : 'ps7_post_config' command is executed.
15:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:23 INFO  : The application 'C:/FPGA/hw5/Vitis/lab5_1/Debug/lab5_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/lab5_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/lab5_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/lab5_1/Debug/lab5_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:23 INFO  : 'con' command is executed.
15:00:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:00:23 INFO  : Disconnected from the channel tcfchan#2.
15:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:00:29 INFO  : 'jtag frequency' command is executed.
15:00:29 INFO  : Context for 'APU' is selected.
15:00:29 INFO  : System reset is completed.
15:00:33 INFO  : 'after 3000' command is executed.
15:00:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:00:35 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/lab5_1/_ide/bitstream/design_1_wrapper.bit"
15:00:35 INFO  : Context for 'APU' is selected.
15:00:35 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:00:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:35 INFO  : Context for 'APU' is selected.
15:00:35 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/lab5_1/_ide/psinit/ps7_init.tcl' is done.
15:00:36 INFO  : 'ps7_init' command is executed.
15:00:36 INFO  : 'ps7_post_config' command is executed.
15:00:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:37 INFO  : The application 'C:/FPGA/hw5/Vitis/lab5_1/Debug/lab5_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/lab5_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/lab5_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/lab5_1/Debug/lab5_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:37 INFO  : 'con' command is executed.
15:00:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:00:37 INFO  : Disconnected from the channel tcfchan#3.
16:00:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
16:00:31 INFO  : XSCT server has started successfully.
16:00:31 INFO  : plnx-install-location is set to ''
16:00:31 INFO  : Successfully done setting XSCT server connection channel  
16:00:31 INFO  : Successfully done setting workspace for the tool. 
16:00:37 INFO  : Platform repository initialization has completed.
16:00:37 INFO  : Registering command handlers for Vitis TCF services
16:00:38 INFO  : Successfully done query RDI_DATADIR 
16:01:58 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:01:58 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
16:01:58 WARN  : An unexpected exception occurred in the module 'platform project logging'
16:01:58 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
16:02:10 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
16:03:19 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:03:19 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
16:03:20 INFO  : Checking for BSP changes to sync application flags for project 'lab5_2'...
16:14:50 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:14:50 INFO  : Result from executing command 'getPlatforms': 
16:14:50 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
16:15:01 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
16:16:10 INFO  : Result from executing command 'getProjects': design_1_wrapper
16:16:10 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
16:16:10 INFO  : Checking for BSP changes to sync application flags for project 'lab5_2'...
16:53:31 INFO  : Checking for BSP changes to sync application flags for project 'lab5_2'...
17:23:37 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:23:37 INFO  : Result from executing command 'getPlatforms': 
17:23:37 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:23:51 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:24:59 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:24:59 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:25:00 INFO  : Checking for BSP changes to sync application flags for project 'lab5_2'...
17:31:42 ERROR : An unexpected exception occurred in the module 'reading platform'
17:32:48 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:32:48 INFO  : Result from executing command 'getPlatforms': 
17:32:49 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:33:00 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:34:11 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:34:11 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:34:11 INFO  : Checking for BSP changes to sync application flags for project 'lab5_2'...
17:37:51 INFO  : Checking for BSP changes to sync application flags for project 'lab5_2'...
17:37:58 INFO  : Checking for BSP changes to sync application flags for project 'lab5_2'...
17:38:06 INFO  : Checking for BSP changes to sync application flags for project 'lab5_2'...
18:03:48 ERROR : An unexpected exception occurred in the module 'reading platform'
18:05:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
18:05:29 INFO  : XSCT server has started successfully.
18:05:29 INFO  : plnx-install-location is set to ''
18:05:29 INFO  : Registering command handlers for Vitis TCF services
18:05:34 INFO  : Platform repository initialization has completed.
18:05:46 INFO  : Successfully done setting XSCT server connection channel  
18:05:46 INFO  : Successfully done query RDI_DATADIR 
18:05:46 INFO  : Successfully done setting workspace for the tool. 
18:08:56 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:08:56 INFO  : Result from executing command 'getPlatforms': 
18:08:57 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:08:57 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:09:10 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
18:10:21 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:10:21 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
18:10:22 INFO  : Checking for BSP changes to sync application flags for project 'lab5_2'...
18:14:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:14:22 INFO  : 'jtag frequency' command is executed.
18:14:22 INFO  : Context for 'APU' is selected.
18:14:22 INFO  : System reset is completed.
18:14:25 INFO  : 'after 3000' command is executed.
18:14:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:14:28 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/lab5_2/_ide/bitstream/design_1_wrapper.bit"
18:14:28 INFO  : Context for 'APU' is selected.
18:14:29 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:14:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:29 INFO  : Context for 'APU' is selected.
18:14:29 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/lab5_2/_ide/psinit/ps7_init.tcl' is done.
18:14:30 INFO  : 'ps7_init' command is executed.
18:14:30 INFO  : 'ps7_post_config' command is executed.
18:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:31 INFO  : The application 'C:/FPGA/hw5/Vitis/lab5_2/Debug/lab5_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/lab5_2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/lab5_2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/lab5_2/Debug/lab5_2.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:31 INFO  : 'con' command is executed.
18:14:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:14:31 INFO  : Disconnected from the channel tcfchan#2.
13:58:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
13:58:06 INFO  : XSCT server has started successfully.
13:58:06 INFO  : plnx-install-location is set to ''
13:58:06 INFO  : Successfully done setting XSCT server connection channel  
13:58:07 INFO  : Successfully done setting workspace for the tool. 
13:58:15 INFO  : Platform repository initialization has completed.
13:58:15 INFO  : Registering command handlers for Vitis TCF services
13:58:19 INFO  : Successfully done query RDI_DATADIR 
14:02:04 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:02:04 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
14:02:04 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:02:05 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:02:16 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:03:29 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:03:29 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
14:03:30 INFO  : Checking for BSP changes to sync application flags for project 'lab5_2_new'...
14:04:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:04:07 INFO  : 'jtag frequency' command is executed.
14:04:07 INFO  : Context for 'APU' is selected.
14:04:08 INFO  : System reset is completed.
14:04:11 INFO  : 'after 3000' command is executed.
14:04:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:04:13 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/lab5_2_new/_ide/bitstream/design_1_wrapper.bit"
14:04:14 INFO  : Context for 'APU' is selected.
14:04:14 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:04:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:14 INFO  : Context for 'APU' is selected.
14:04:14 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/lab5_2_new/_ide/psinit/ps7_init.tcl' is done.
14:04:15 INFO  : 'ps7_init' command is executed.
14:04:15 INFO  : 'ps7_post_config' command is executed.
14:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:15 INFO  : The application 'C:/FPGA/hw5/Vitis/lab5_2_new/Debug/lab5_2_new.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/lab5_2_new/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/lab5_2_new/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/lab5_2_new/Debug/lab5_2_new.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:16 INFO  : 'con' command is executed.
14:04:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:04:16 INFO  : Disconnected from the channel tcfchan#2.
21:44:16 ERROR : Failed to create platform for application project
Reason: Failed to create platform.
21:44:17 INFO  : Platform creation cancelled by the user.
21:46:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
21:46:47 INFO  : Registering command handlers for Vitis TCF services
21:46:51 INFO  : Platform repository initialization has completed.
21:46:52 INFO  : XSCT server has started successfully.
21:46:52 INFO  : plnx-install-location is set to ''
21:46:56 INFO  : Successfully done query RDI_DATADIR 
21:46:56 INFO  : Successfully done setting XSCT server connection channel  
21:46:56 INFO  : Successfully done setting workspace for the tool. 
21:47:44 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:47:44 INFO  : Result from executing command 'getPlatforms': 
21:47:44 WARN  : An unexpected exception occurred in the module 'platform project logging'
21:47:44 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
21:47:58 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
21:50:15 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:50:15 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
21:50:15 INFO  : Checking for BSP changes to sync application flags for project 'tttt'...
21:50:41 INFO  : Checking for BSP changes to sync application flags for project 'tttt'...
21:51:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:51:27 INFO  : 'jtag frequency' command is executed.
21:51:27 INFO  : Context for 'APU' is selected.
21:51:27 INFO  : System reset is completed.
21:51:30 INFO  : 'after 3000' command is executed.
21:51:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:51:33 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/tttt/_ide/bitstream/design_1_wrapper.bit"
21:51:34 INFO  : Context for 'APU' is selected.
21:51:34 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:51:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:34 INFO  : Context for 'APU' is selected.
21:51:34 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/tttt/_ide/psinit/ps7_init.tcl' is done.
21:51:35 INFO  : 'ps7_init' command is executed.
21:51:35 INFO  : 'ps7_post_config' command is executed.
21:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:36 INFO  : The application 'C:/FPGA/hw5/Vitis/tttt/Debug/tttt.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/tttt/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/tttt/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/tttt/Debug/tttt.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:36 INFO  : 'con' command is executed.
21:51:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:51:36 INFO  : Disconnected from the channel tcfchan#2.
21:52:12 INFO  : Checking for BSP changes to sync application flags for project 'tttt'...
21:52:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:52:21 INFO  : 'jtag frequency' command is executed.
21:52:21 INFO  : Context for 'APU' is selected.
21:52:21 INFO  : System reset is completed.
21:52:24 INFO  : 'after 3000' command is executed.
21:52:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:52:26 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/tttt/_ide/bitstream/design_1_wrapper.bit"
21:52:27 INFO  : Context for 'APU' is selected.
21:52:27 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:52:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:27 INFO  : Context for 'APU' is selected.
21:52:27 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/tttt/_ide/psinit/ps7_init.tcl' is done.
21:52:28 INFO  : 'ps7_init' command is executed.
21:52:28 INFO  : 'ps7_post_config' command is executed.
21:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:28 INFO  : The application 'C:/FPGA/hw5/Vitis/tttt/Debug/tttt.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/tttt/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/tttt/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/tttt/Debug/tttt.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:28 INFO  : 'con' command is executed.
21:52:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:52:28 INFO  : Disconnected from the channel tcfchan#3.
19:33:12 INFO  : Checking for BSP changes to sync application flags for project 'tttt'...
19:36:37 ERROR : Failed to update application flags from BSP for 'tttt'. Reason: null
java.lang.NullPointerException
	at java.base/java.lang.StringBuffer.<init>(StringBuffer.java:151)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.restore(SDxSwPlatform.java:388)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:310)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
19:36:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
19:39:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
19:39:43 INFO  : XSCT server has started successfully.
19:39:43 INFO  : plnx-install-location is set to ''
19:39:44 INFO  : Successfully done setting XSCT server connection channel  
19:39:44 INFO  : Successfully done setting workspace for the tool. 
19:39:50 INFO  : Registering command handlers for Vitis TCF services
19:39:51 INFO  : Platform repository initialization has completed.
19:39:56 INFO  : Successfully done query RDI_DATADIR 
19:40:40 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:40:40 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
19:40:41 INFO  : Checking for BSP changes to sync application flags for project 'tttt'...
19:40:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:40:54 INFO  : 'jtag frequency' command is executed.
19:40:54 INFO  : Context for 'APU' is selected.
19:40:54 INFO  : System reset is completed.
19:40:57 INFO  : 'after 3000' command is executed.
19:40:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:41:00 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/tttt/_ide/bitstream/design_1_wrapper.bit"
19:41:00 INFO  : Context for 'APU' is selected.
19:41:00 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:41:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:00 INFO  : Context for 'APU' is selected.
19:41:00 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/tttt/_ide/psinit/ps7_init.tcl' is done.
19:41:02 INFO  : 'ps7_init' command is executed.
19:41:02 INFO  : 'ps7_post_config' command is executed.
19:41:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:02 INFO  : The application 'C:/FPGA/hw5/Vitis/tttt/Debug/tttt.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/tttt/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/tttt/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/tttt/Debug/tttt.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:02 INFO  : 'con' command is executed.
19:41:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:41:02 INFO  : Disconnected from the channel tcfchan#2.
19:41:56 INFO  : Checking for BSP changes to sync application flags for project 'tttt'...
19:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:42:03 INFO  : 'jtag frequency' command is executed.
19:42:03 INFO  : Context for 'APU' is selected.
19:42:03 INFO  : System reset is completed.
19:42:06 INFO  : 'after 3000' command is executed.
19:42:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:42:09 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/tttt/_ide/bitstream/design_1_wrapper.bit"
19:42:09 INFO  : Context for 'APU' is selected.
19:42:09 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:42:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:09 INFO  : Context for 'APU' is selected.
19:42:09 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/tttt/_ide/psinit/ps7_init.tcl' is done.
19:42:10 INFO  : 'ps7_init' command is executed.
19:42:10 INFO  : 'ps7_post_config' command is executed.
19:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:11 INFO  : The application 'C:/FPGA/hw5/Vitis/tttt/Debug/tttt.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/tttt/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/tttt/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/tttt/Debug/tttt.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:11 INFO  : 'con' command is executed.
19:42:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:11 INFO  : Disconnected from the channel tcfchan#3.
19:43:07 INFO  : Checking for BSP changes to sync application flags for project 'tttt'...
19:43:14 INFO  : Checking for BSP changes to sync application flags for project 'tttt'...
19:43:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:43:19 INFO  : 'jtag frequency' command is executed.
19:43:19 INFO  : Context for 'APU' is selected.
19:43:20 INFO  : System reset is completed.
19:43:23 INFO  : 'after 3000' command is executed.
19:43:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:43:25 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/tttt/_ide/bitstream/design_1_wrapper.bit"
19:43:25 INFO  : Context for 'APU' is selected.
19:43:25 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:43:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:25 INFO  : Context for 'APU' is selected.
19:43:25 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/tttt/_ide/psinit/ps7_init.tcl' is done.
19:43:26 INFO  : 'ps7_init' command is executed.
19:43:26 INFO  : 'ps7_post_config' command is executed.
19:43:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:27 INFO  : The application 'C:/FPGA/hw5/Vitis/tttt/Debug/tttt.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/tttt/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/tttt/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/tttt/Debug/tttt.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:27 INFO  : 'con' command is executed.
19:43:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:43:27 INFO  : Disconnected from the channel tcfchan#4.
19:45:20 INFO  : Checking for BSP changes to sync application flags for project 'tttt'...
19:45:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:45:28 INFO  : 'jtag frequency' command is executed.
19:45:28 INFO  : Context for 'APU' is selected.
19:45:28 INFO  : System reset is completed.
19:45:31 INFO  : 'after 3000' command is executed.
19:45:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:45:34 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/tttt/_ide/bitstream/design_1_wrapper.bit"
19:45:34 INFO  : Context for 'APU' is selected.
19:45:34 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:45:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:34 INFO  : Context for 'APU' is selected.
19:45:34 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/tttt/_ide/psinit/ps7_init.tcl' is done.
19:45:35 INFO  : 'ps7_init' command is executed.
19:45:35 INFO  : 'ps7_post_config' command is executed.
19:45:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:35 INFO  : The application 'C:/FPGA/hw5/Vitis/tttt/Debug/tttt.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/tttt/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/tttt/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/tttt/Debug/tttt.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:36 INFO  : 'con' command is executed.
19:45:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:45:36 INFO  : Disconnected from the channel tcfchan#5.
21:37:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
21:37:53 INFO  : XSCT server has started successfully.
21:37:53 INFO  : plnx-install-location is set to ''
21:37:53 INFO  : Successfully done setting XSCT server connection channel  
21:37:53 INFO  : Successfully done setting workspace for the tool. 
21:37:59 INFO  : Platform repository initialization has completed.
21:37:59 INFO  : Registering command handlers for Vitis TCF services
21:38:02 INFO  : Successfully done query RDI_DATADIR 
21:38:20 WARN  : An unexpected exception occurred in the module 'platform project logging'
21:39:27 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:39:27 INFO  : Result from executing command 'getPlatforms': 
21:39:27 WARN  : An unexpected exception occurred in the module 'platform project logging'
21:39:27 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
21:39:38 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
21:41:19 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:41:19 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
21:41:19 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
21:42:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
21:42:21 INFO  : XSCT server has started successfully.
21:42:21 INFO  : plnx-install-location is set to ''
21:42:21 INFO  : Successfully done setting XSCT server connection channel  
21:42:22 INFO  : Successfully done setting workspace for the tool. 
21:42:26 INFO  : Platform repository initialization has completed.
21:42:27 INFO  : Successfully done query RDI_DATADIR 
21:42:27 INFO  : Registering command handlers for Vitis TCF services
21:42:41 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
21:42:51 ERROR : (XSDB Server)E
21:42:51 ERROR : (XSDB Server)RROR: [Hsi 55-1571] The design file C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

21:44:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
21:44:16 INFO  : Registering command handlers for Vitis TCF services
21:44:21 INFO  : Platform repository initialization has completed.
21:44:21 INFO  : XSCT server has started successfully.
21:44:21 INFO  : plnx-install-location is set to ''
21:44:21 INFO  : Successfully done setting XSCT server connection channel  
21:44:21 INFO  : Successfully done query RDI_DATADIR 
21:44:21 INFO  : Successfully done setting workspace for the tool. 
21:45:27 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:45:27 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
21:45:27 WARN  : An unexpected exception occurred in the module 'platform project logging'
21:45:28 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
21:45:39 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
21:46:45 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:46:45 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
21:46:46 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
21:47:38 INFO  : Platform repository initialization has completed.
21:47:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
21:47:40 INFO  : Registering command handlers for Vitis TCF services
21:47:43 INFO  : XSCT server has started successfully.
21:47:44 INFO  : plnx-install-location is set to ''
21:47:44 INFO  : Successfully done setting XSCT server connection channel  
21:47:44 INFO  : Successfully done query RDI_DATADIR 
21:47:44 INFO  : Successfully done setting workspace for the tool. 
21:48:50 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
21:50:01 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
21:50:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:50:34 INFO  : 'jtag frequency' command is executed.
21:50:34 INFO  : Context for 'APU' is selected.
21:50:34 INFO  : System reset is completed.
21:50:37 INFO  : 'after 3000' command is executed.
21:50:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:50:40 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
21:50:40 INFO  : Context for 'APU' is selected.
21:50:40 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:50:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:40 INFO  : Context for 'APU' is selected.
21:50:40 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
21:50:41 INFO  : 'ps7_init' command is executed.
21:50:41 INFO  : 'ps7_post_config' command is executed.
21:50:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:42 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:42 INFO  : 'con' command is executed.
21:50:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:50:42 INFO  : Disconnected from the channel tcfchan#1.
21:52:32 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
21:52:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:52:51 INFO  : 'jtag frequency' command is executed.
21:52:51 INFO  : Context for 'APU' is selected.
21:52:51 INFO  : System reset is completed.
21:52:54 INFO  : 'after 3000' command is executed.
21:52:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:52:57 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
21:52:57 INFO  : Context for 'APU' is selected.
21:52:57 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:52:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:57 INFO  : Context for 'APU' is selected.
21:52:57 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
21:52:59 INFO  : 'ps7_init' command is executed.
21:52:59 INFO  : 'ps7_post_config' command is executed.
21:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:59 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:59 INFO  : 'con' command is executed.
21:52:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:52:59 INFO  : Disconnected from the channel tcfchan#2.
21:53:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:53:14 INFO  : 'jtag frequency' command is executed.
21:53:14 INFO  : Context for 'APU' is selected.
21:53:14 INFO  : System reset is completed.
21:53:17 INFO  : 'after 3000' command is executed.
21:53:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:53:19 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
21:53:19 INFO  : Context for 'APU' is selected.
21:53:22 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:53:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:22 INFO  : Context for 'APU' is selected.
21:53:22 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
21:53:23 INFO  : 'ps7_init' command is executed.
21:53:23 INFO  : 'ps7_post_config' command is executed.
21:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:23 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:23 INFO  : 'con' command is executed.
21:53:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:53:24 INFO  : Disconnected from the channel tcfchan#3.
21:53:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:53:48 INFO  : 'jtag frequency' command is executed.
21:53:48 INFO  : Context for 'APU' is selected.
21:53:49 INFO  : System reset is completed.
21:53:52 INFO  : 'after 3000' command is executed.
21:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:53:54 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
21:53:54 INFO  : Context for 'APU' is selected.
21:53:57 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:53:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:57 INFO  : Context for 'APU' is selected.
21:53:57 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
21:53:58 INFO  : 'ps7_init' command is executed.
21:53:58 INFO  : 'ps7_post_config' command is executed.
21:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:59 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:59 INFO  : 'con' command is executed.
21:53:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:53:59 INFO  : Disconnected from the channel tcfchan#4.
21:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:54:36 INFO  : 'jtag frequency' command is executed.
21:54:36 INFO  : Context for 'APU' is selected.
21:54:36 INFO  : System reset is completed.
21:54:39 INFO  : 'after 3000' command is executed.
21:54:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:54:42 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
21:54:42 INFO  : Context for 'APU' is selected.
21:54:45 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:54:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:45 INFO  : Context for 'APU' is selected.
21:54:45 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
21:54:47 INFO  : 'ps7_init' command is executed.
21:54:47 INFO  : 'ps7_post_config' command is executed.
21:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:47 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:47 INFO  : 'con' command is executed.
21:54:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:54:47 INFO  : Disconnected from the channel tcfchan#5.
22:36:28 WARN  : An unexpected exception occurred in the module 'platform project logging'
22:53:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
22:53:08 INFO  : Registering command handlers for Vitis TCF services
22:53:11 INFO  : Platform repository initialization has completed.
22:53:12 INFO  : XSCT server has started successfully.
22:53:12 INFO  : plnx-install-location is set to ''
22:53:13 INFO  : Successfully done setting XSCT server connection channel  
22:53:13 INFO  : Successfully done query RDI_DATADIR 
22:53:13 INFO  : Successfully done setting workspace for the tool. 
23:02:38 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:02:38 INFO  : Result from executing command 'getPlatforms': 
23:02:38 WARN  : An unexpected exception occurred in the module 'platform project logging'
23:02:39 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:02:51 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:13:13 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:13:13 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
23:13:13 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
23:13:33 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
23:16:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:16:17 INFO  : 'jtag frequency' command is executed.
23:16:17 INFO  : Context for 'APU' is selected.
23:16:17 INFO  : System reset is completed.
23:16:20 INFO  : 'after 3000' command is executed.
23:16:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:16:22 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
23:16:22 INFO  : Context for 'APU' is selected.
23:16:22 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:16:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:22 INFO  : Context for 'APU' is selected.
23:16:22 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
23:16:24 INFO  : 'ps7_init' command is executed.
23:16:24 INFO  : 'ps7_post_config' command is executed.
23:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:24 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:24 INFO  : 'con' command is executed.
23:16:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:16:25 INFO  : Disconnected from the channel tcfchan#2.
23:18:18 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
23:21:49 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
23:22:15 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
23:22:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:22:20 INFO  : 'jtag frequency' command is executed.
23:22:20 INFO  : Context for 'APU' is selected.
23:22:20 INFO  : System reset is completed.
23:22:23 INFO  : 'after 3000' command is executed.
23:22:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:22:26 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
23:22:26 INFO  : Context for 'APU' is selected.
23:22:26 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:22:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:26 INFO  : Context for 'APU' is selected.
23:22:26 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
23:22:27 INFO  : 'ps7_init' command is executed.
23:22:27 INFO  : 'ps7_post_config' command is executed.
23:22:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:28 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:28 INFO  : 'con' command is executed.
23:22:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:22:28 INFO  : Disconnected from the channel tcfchan#3.
00:29:00 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
00:29:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:29:08 INFO  : 'jtag frequency' command is executed.
00:29:08 INFO  : Context for 'APU' is selected.
00:29:08 INFO  : System reset is completed.
00:29:11 INFO  : 'after 3000' command is executed.
00:29:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:29:14 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
00:29:14 INFO  : Context for 'APU' is selected.
00:29:14 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:29:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:14 INFO  : Context for 'APU' is selected.
00:29:14 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
00:29:15 INFO  : 'ps7_init' command is executed.
00:29:15 INFO  : 'ps7_post_config' command is executed.
00:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:16 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:16 INFO  : 'con' command is executed.
00:29:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:29:16 INFO  : Disconnected from the channel tcfchan#4.
00:35:53 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
00:35:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:35:59 INFO  : 'jtag frequency' command is executed.
00:35:59 INFO  : Context for 'APU' is selected.
00:35:59 INFO  : System reset is completed.
00:36:02 INFO  : 'after 3000' command is executed.
00:36:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:36:04 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
00:36:05 INFO  : Context for 'APU' is selected.
00:36:05 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:36:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:05 INFO  : Context for 'APU' is selected.
00:36:05 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
00:36:06 INFO  : 'ps7_init' command is executed.
00:36:06 INFO  : 'ps7_post_config' command is executed.
00:36:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:07 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:07 INFO  : 'con' command is executed.
00:36:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:36:07 INFO  : Disconnected from the channel tcfchan#5.
01:45:19 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
01:45:33 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:45:33 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
01:45:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:45:42 INFO  : 'jtag frequency' command is executed.
01:45:42 INFO  : Context for 'APU' is selected.
01:45:42 INFO  : System reset is completed.
01:45:45 INFO  : 'after 3000' command is executed.
01:45:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
01:45:47 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
01:45:47 INFO  : Context for 'APU' is selected.
01:45:48 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:45:48 INFO  : 'configparams force-mem-access 1' command is executed.
01:45:48 INFO  : Context for 'APU' is selected.
01:45:48 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
01:45:49 INFO  : 'ps7_init' command is executed.
01:45:49 INFO  : 'ps7_post_config' command is executed.
01:45:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:49 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:45:49 INFO  : 'configparams force-mem-access 0' command is executed.
01:45:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:45:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:49 INFO  : 'con' command is executed.
01:45:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:45:50 INFO  : Disconnected from the channel tcfchan#7.
01:46:04 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
01:46:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:46:10 INFO  : 'jtag frequency' command is executed.
01:46:10 INFO  : Context for 'APU' is selected.
01:46:10 INFO  : System reset is completed.
01:46:13 INFO  : 'after 3000' command is executed.
01:46:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
01:46:16 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
01:46:16 INFO  : Context for 'APU' is selected.
01:46:16 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:46:16 INFO  : 'configparams force-mem-access 1' command is executed.
01:46:16 INFO  : Context for 'APU' is selected.
01:46:16 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
01:46:17 INFO  : 'ps7_init' command is executed.
01:46:17 INFO  : 'ps7_post_config' command is executed.
01:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:18 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:46:18 INFO  : 'configparams force-mem-access 0' command is executed.
01:46:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:46:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:18 INFO  : 'con' command is executed.
01:46:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:46:18 INFO  : Disconnected from the channel tcfchan#8.
01:46:51 ERROR : An unexpected exception occurred in the module 'reading platform'
01:46:51 ERROR : Unexpected exception occurred while writing platform project 'design_1_wrapper' log.
01:48:07 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:48:07 INFO  : Result from executing command 'getPlatforms': 
01:48:07 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:48:15 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:50:04 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:50:04 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
01:50:04 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
01:50:10 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
01:50:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:50:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:50:16 INFO  : 'jtag frequency' command is executed.
01:50:16 INFO  : Context for 'APU' is selected.
01:50:16 INFO  : System reset is completed.
01:50:19 INFO  : 'after 3000' command is executed.
01:50:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
01:50:23 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
01:50:23 INFO  : Context for 'APU' is selected.
01:50:23 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:50:23 INFO  : 'configparams force-mem-access 1' command is executed.
01:50:23 INFO  : Context for 'APU' is selected.
01:50:23 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
01:50:24 INFO  : 'ps7_init' command is executed.
01:50:24 INFO  : 'ps7_post_config' command is executed.
01:50:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:24 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:50:25 INFO  : 'configparams force-mem-access 0' command is executed.
01:50:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:50:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:25 INFO  : 'con' command is executed.
01:50:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:50:25 INFO  : Disconnected from the channel tcfchan#10.
01:50:48 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
01:50:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:50:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:50:50 INFO  : 'jtag frequency' command is executed.
01:50:50 INFO  : Context for 'APU' is selected.
01:50:50 INFO  : System reset is completed.
01:50:53 INFO  : 'after 3000' command is executed.
01:50:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
01:50:56 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
01:50:56 INFO  : Context for 'APU' is selected.
01:50:56 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:50:56 INFO  : 'configparams force-mem-access 1' command is executed.
01:50:56 INFO  : Context for 'APU' is selected.
01:50:56 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
01:50:57 INFO  : 'ps7_init' command is executed.
01:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:50:57 INFO  : 'ps7_post_config' command is executed.
01:50:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:57 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:50:57 INFO  : 'configparams force-mem-access 0' command is executed.
01:50:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:58 INFO  : 'con' command is executed.
01:50:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:50:58 INFO  : Disconnected from the channel tcfchan#11.
01:50:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:50:58 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
01:53:05 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
01:53:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:53:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:53:10 INFO  : 'jtag frequency' command is executed.
01:53:10 INFO  : Context for 'APU' is selected.
01:53:10 INFO  : System reset is completed.
01:53:13 INFO  : 'after 3000' command is executed.
01:53:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
01:53:15 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
01:53:15 INFO  : Context for 'APU' is selected.
01:53:15 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:53:15 INFO  : 'configparams force-mem-access 1' command is executed.
01:53:16 INFO  : Context for 'APU' is selected.
01:53:16 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
01:53:17 INFO  : 'ps7_init' command is executed.
01:53:17 INFO  : 'ps7_post_config' command is executed.
01:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:18 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:53:18 INFO  : 'configparams force-mem-access 0' command is executed.
01:53:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:53:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:18 INFO  : 'con' command is executed.
01:53:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:53:18 INFO  : Disconnected from the channel tcfchan#12.
01:55:12 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
01:55:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:55:19 INFO  : 'jtag frequency' command is executed.
01:55:19 INFO  : Context for 'APU' is selected.
01:55:19 INFO  : System reset is completed.
01:55:22 INFO  : 'after 3000' command is executed.
01:55:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
01:55:24 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
01:55:24 INFO  : Context for 'APU' is selected.
01:55:24 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:55:25 INFO  : 'configparams force-mem-access 1' command is executed.
01:55:25 INFO  : Context for 'APU' is selected.
01:55:25 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
01:55:26 INFO  : 'ps7_init' command is executed.
01:55:26 INFO  : 'ps7_post_config' command is executed.
01:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:26 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:55:26 INFO  : 'configparams force-mem-access 0' command is executed.
01:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

01:55:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:27 INFO  : 'con' command is executed.
01:55:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:55:27 INFO  : Disconnected from the channel tcfchan#13.
02:19:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
02:19:07 INFO  : XSCT server has started successfully.
02:19:07 INFO  : plnx-install-location is set to ''
02:19:07 INFO  : Successfully done setting XSCT server connection channel  
02:19:07 INFO  : Successfully done setting workspace for the tool. 
02:19:13 INFO  : Platform repository initialization has completed.
02:19:13 INFO  : Registering command handlers for Vitis TCF services
02:19:14 INFO  : Successfully done query RDI_DATADIR 
02:19:51 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
02:20:15 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:20:15 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:20:15 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
02:20:20 INFO  : The hardware specfication used by project 'test2' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
02:20:20 INFO  : The file 'C:\FPGA\hw5\Vitis\test2\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
02:20:20 INFO  : The updated bitstream files are copied from platform to folder 'C:\FPGA\hw5\Vitis\test2\_ide\bitstream' in project 'test2'.
02:20:20 INFO  : The file 'C:\FPGA\hw5\Vitis\test2\_ide\psinit\ps7_init.tcl' stored in project is removed.
02:20:28 INFO  : The updated ps init files are copied from platform to folder 'C:\FPGA\hw5\Vitis\test2\_ide\psinit' in project 'test2'.
02:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:20:42 INFO  : 'jtag frequency' command is executed.
02:20:42 INFO  : Context for 'APU' is selected.
02:20:43 INFO  : System reset is completed.
02:20:46 INFO  : 'after 3000' command is executed.
02:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
02:20:48 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
02:20:48 INFO  : Context for 'APU' is selected.
02:20:48 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:20:48 INFO  : 'configparams force-mem-access 1' command is executed.
02:20:48 INFO  : Context for 'APU' is selected.
02:20:48 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
02:20:50 INFO  : 'ps7_init' command is executed.
02:20:50 INFO  : 'ps7_post_config' command is executed.
02:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:50 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:20:50 INFO  : 'configparams force-mem-access 0' command is executed.
02:20:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

02:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:50 INFO  : 'con' command is executed.
02:20:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:20:50 INFO  : Disconnected from the channel tcfchan#3.
02:22:40 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
02:22:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:22:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:22:46 INFO  : 'jtag frequency' command is executed.
02:22:46 INFO  : Context for 'APU' is selected.
02:22:46 INFO  : System reset is completed.
02:22:49 INFO  : 'after 3000' command is executed.
02:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
02:22:52 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
02:22:52 INFO  : Context for 'APU' is selected.
02:22:52 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:22:52 INFO  : 'configparams force-mem-access 1' command is executed.
02:22:52 INFO  : Context for 'APU' is selected.
02:22:52 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
02:22:53 INFO  : 'ps7_init' command is executed.
02:22:54 INFO  : 'ps7_post_config' command is executed.
02:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:22:54 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:22:54 INFO  : 'configparams force-mem-access 0' command is executed.
02:22:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

02:22:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:22:54 INFO  : 'con' command is executed.
02:22:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:22:54 INFO  : Disconnected from the channel tcfchan#4.
11:11:04 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
11:11:17 INFO  : Result from executing command 'getProjects': design_1_wrapper
11:11:17 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
11:13:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:13:03 INFO  : 'jtag frequency' command is executed.
11:13:03 INFO  : Context for 'APU' is selected.
11:13:03 INFO  : System reset is completed.
11:13:06 INFO  : 'after 3000' command is executed.
11:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:13:09 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
11:13:09 INFO  : Context for 'APU' is selected.
11:13:09 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:13:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:09 INFO  : Context for 'APU' is selected.
11:13:09 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
11:13:11 INFO  : 'ps7_init' command is executed.
11:13:11 INFO  : 'ps7_post_config' command is executed.
11:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:11 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:13:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:11 INFO  : 'con' command is executed.
11:13:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:13:11 INFO  : Disconnected from the channel tcfchan#6.
11:13:43 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
11:13:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:13:49 INFO  : 'jtag frequency' command is executed.
11:13:49 INFO  : Context for 'APU' is selected.
11:13:49 INFO  : System reset is completed.
11:13:52 INFO  : 'after 3000' command is executed.
11:13:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:13:55 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
11:13:55 INFO  : Context for 'APU' is selected.
11:13:55 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:13:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:13:55 INFO  : Context for 'APU' is selected.
11:13:55 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
11:13:56 INFO  : 'ps7_init' command is executed.
11:13:56 INFO  : 'ps7_post_config' command is executed.
11:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:57 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:13:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:13:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:13:57 INFO  : 'con' command is executed.
11:13:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:13:57 INFO  : Disconnected from the channel tcfchan#7.
11:14:10 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
11:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:14:16 INFO  : 'jtag frequency' command is executed.
11:14:16 INFO  : Context for 'APU' is selected.
11:14:16 INFO  : System reset is completed.
11:14:19 INFO  : 'after 3000' command is executed.
11:14:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:14:21 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
11:14:22 INFO  : Context for 'APU' is selected.
11:14:22 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:14:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:22 INFO  : Context for 'APU' is selected.
11:14:22 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
11:14:23 INFO  : 'ps7_init' command is executed.
11:14:23 INFO  : 'ps7_post_config' command is executed.
11:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:23 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:24 INFO  : 'con' command is executed.
11:14:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:14:24 INFO  : Disconnected from the channel tcfchan#8.
11:14:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:14:31 INFO  : 'jtag frequency' command is executed.
11:14:31 INFO  : Context for 'APU' is selected.
11:14:31 INFO  : System reset is completed.
11:14:34 INFO  : 'after 3000' command is executed.
11:14:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:14:37 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
11:14:37 INFO  : Context for 'APU' is selected.
11:14:37 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:14:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:37 INFO  : Context for 'APU' is selected.
11:14:37 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
11:14:38 INFO  : 'ps7_init' command is executed.
11:14:38 INFO  : 'ps7_post_config' command is executed.
11:14:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:39 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:40 INFO  : 'con' command is executed.
11:14:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:14:40 INFO  : Disconnected from the channel tcfchan#9.
21:42:00 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
21:42:41 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:42:41 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
21:43:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:43:11 INFO  : 'jtag frequency' command is executed.
21:43:11 INFO  : Context for 'APU' is selected.
21:43:11 INFO  : System reset is completed.
21:43:14 INFO  : 'after 3000' command is executed.
21:43:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:43:17 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
21:43:17 INFO  : Context for 'APU' is selected.
21:43:17 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:43:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:17 INFO  : Context for 'APU' is selected.
21:43:17 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
21:43:18 INFO  : 'ps7_init' command is executed.
21:43:18 INFO  : 'ps7_post_config' command is executed.
21:43:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:19 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:19 INFO  : 'con' command is executed.
21:43:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:43:19 INFO  : Disconnected from the channel tcfchan#11.
22:43:50 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
22:44:00 INFO  : Result from executing command 'getProjects': design_1_wrapper
22:44:00 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
22:44:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:44:09 INFO  : 'jtag frequency' command is executed.
22:44:09 INFO  : Context for 'APU' is selected.
22:44:09 INFO  : System reset is completed.
22:44:12 INFO  : 'after 3000' command is executed.
22:44:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:44:15 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
22:44:15 INFO  : Context for 'APU' is selected.
22:44:15 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:44:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:44:15 INFO  : Context for 'APU' is selected.
22:44:15 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
22:44:16 INFO  : 'ps7_init' command is executed.
22:44:16 INFO  : 'ps7_post_config' command is executed.
22:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:17 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:44:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:44:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:17 INFO  : 'con' command is executed.
22:44:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:44:17 INFO  : Disconnected from the channel tcfchan#13.
22:56:07 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
22:56:30 INFO  : Result from executing command 'getProjects': design_1_wrapper
22:56:30 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
22:56:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:56:46 INFO  : 'jtag frequency' command is executed.
22:56:46 INFO  : Context for 'APU' is selected.
22:56:46 INFO  : System reset is completed.
22:56:49 INFO  : 'after 3000' command is executed.
22:56:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:56:51 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
22:56:51 INFO  : Context for 'APU' is selected.
22:56:52 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:56:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:52 INFO  : Context for 'APU' is selected.
22:56:52 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
22:56:53 INFO  : 'ps7_init' command is executed.
22:56:53 INFO  : 'ps7_post_config' command is executed.
22:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:53 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:54 INFO  : 'con' command is executed.
22:56:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:56:54 INFO  : Disconnected from the channel tcfchan#15.
00:30:48 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
00:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:30:55 INFO  : 'jtag frequency' command is executed.
00:30:55 INFO  : Context for 'APU' is selected.
00:30:56 INFO  : System reset is completed.
00:30:59 INFO  : 'after 3000' command is executed.
00:30:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:31:01 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
00:31:01 INFO  : Context for 'APU' is selected.
00:31:01 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:31:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:01 INFO  : Context for 'APU' is selected.
00:31:01 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
00:31:02 INFO  : 'ps7_init' command is executed.
00:31:02 INFO  : 'ps7_post_config' command is executed.
00:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:03 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:03 INFO  : 'con' command is executed.
00:31:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:31:03 INFO  : Disconnected from the channel tcfchan#16.
00:34:00 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
00:34:07 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
00:34:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:34:13 INFO  : 'jtag frequency' command is executed.
00:34:13 INFO  : Context for 'APU' is selected.
00:34:13 INFO  : System reset is completed.
00:34:16 INFO  : 'after 3000' command is executed.
00:34:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:34:19 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
00:34:19 INFO  : Context for 'APU' is selected.
00:34:19 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:34:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:19 INFO  : Context for 'APU' is selected.
00:34:19 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
00:34:20 INFO  : 'ps7_init' command is executed.
00:34:20 INFO  : 'ps7_post_config' command is executed.
00:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:21 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:21 INFO  : 'con' command is executed.
00:34:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:34:21 INFO  : Disconnected from the channel tcfchan#17.
00:37:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:37:40 INFO  : 'jtag frequency' command is executed.
00:37:40 INFO  : Context for 'APU' is selected.
00:37:40 INFO  : System reset is completed.
00:37:43 INFO  : 'after 3000' command is executed.
00:37:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:37:45 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
00:37:46 INFO  : Context for 'APU' is selected.
00:37:46 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:37:46 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:46 INFO  : Context for 'APU' is selected.
00:37:46 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
00:37:47 INFO  : 'ps7_init' command is executed.
00:37:47 INFO  : 'ps7_post_config' command is executed.
00:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:47 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:48 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:48 INFO  : 'con' command is executed.
00:37:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:37:48 INFO  : Disconnected from the channel tcfchan#18.
02:14:44 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
02:14:53 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:14:53 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:15:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:15:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:15:15 INFO  : 'jtag frequency' command is executed.
02:15:15 INFO  : Context for 'APU' is selected.
02:15:15 INFO  : System reset is completed.
02:15:18 INFO  : 'after 3000' command is executed.
02:15:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
02:15:20 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
02:15:20 INFO  : Context for 'APU' is selected.
02:15:21 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:15:21 INFO  : 'configparams force-mem-access 1' command is executed.
02:15:21 INFO  : Context for 'APU' is selected.
02:15:21 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
02:15:22 INFO  : 'ps7_init' command is executed.
02:15:22 INFO  : 'ps7_post_config' command is executed.
02:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:15:22 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:15:22 INFO  : 'configparams force-mem-access 0' command is executed.
02:15:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

02:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:15:23 INFO  : 'con' command is executed.
02:15:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:15:23 INFO  : Disconnected from the channel tcfchan#20.
02:18:25 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:18:26 INFO  : Result from executing command 'getPlatforms': 
02:18:26 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
02:18:35 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
02:19:46 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:19:46 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:19:46 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
02:19:58 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
02:20:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:20:05 INFO  : 'jtag frequency' command is executed.
02:20:05 INFO  : Context for 'APU' is selected.
02:20:05 INFO  : System reset is completed.
02:20:08 INFO  : 'after 3000' command is executed.
02:20:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
02:20:10 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
02:20:11 INFO  : Context for 'APU' is selected.
02:20:11 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:20:11 INFO  : 'configparams force-mem-access 1' command is executed.
02:20:11 INFO  : Context for 'APU' is selected.
02:20:11 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
02:20:12 INFO  : 'ps7_init' command is executed.
02:20:12 INFO  : 'ps7_post_config' command is executed.
02:20:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:12 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:20:13 INFO  : 'configparams force-mem-access 0' command is executed.
02:20:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

02:20:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:13 INFO  : 'con' command is executed.
02:20:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:20:13 INFO  : Disconnected from the channel tcfchan#22.
02:20:43 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
02:20:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:20:49 INFO  : 'jtag frequency' command is executed.
02:20:49 INFO  : Context for 'APU' is selected.
02:20:49 INFO  : System reset is completed.
02:20:52 INFO  : 'after 3000' command is executed.
02:20:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
02:20:54 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
02:20:54 INFO  : Context for 'APU' is selected.
02:20:55 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:20:55 INFO  : 'configparams force-mem-access 1' command is executed.
02:20:55 INFO  : Context for 'APU' is selected.
02:20:55 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
02:20:56 INFO  : 'ps7_init' command is executed.
02:20:56 INFO  : 'ps7_post_config' command is executed.
02:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:56 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:20:56 INFO  : 'configparams force-mem-access 0' command is executed.
02:20:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

02:20:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:56 INFO  : 'con' command is executed.
02:20:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:20:56 INFO  : Disconnected from the channel tcfchan#23.
02:22:51 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
02:22:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:22:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:22:58 INFO  : 'jtag frequency' command is executed.
02:22:58 INFO  : Context for 'APU' is selected.
02:22:58 INFO  : System reset is completed.
02:23:01 INFO  : 'after 3000' command is executed.
02:23:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
02:23:04 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
02:23:04 INFO  : Context for 'APU' is selected.
02:23:04 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:23:04 INFO  : 'configparams force-mem-access 1' command is executed.
02:23:04 INFO  : Context for 'APU' is selected.
02:23:04 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
02:23:05 INFO  : 'ps7_init' command is executed.
02:23:05 INFO  : 'ps7_post_config' command is executed.
02:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:06 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:23:06 INFO  : 'configparams force-mem-access 0' command is executed.
02:23:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

02:23:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:06 INFO  : 'con' command is executed.
02:23:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:23:06 INFO  : Disconnected from the channel tcfchan#24.
02:42:17 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
02:42:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:42:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:42:28 INFO  : 'jtag frequency' command is executed.
02:42:28 INFO  : Context for 'APU' is selected.
02:42:28 INFO  : System reset is completed.
02:42:31 INFO  : 'after 3000' command is executed.
02:42:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
02:42:34 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
02:42:34 INFO  : Context for 'APU' is selected.
02:42:34 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:42:34 INFO  : 'configparams force-mem-access 1' command is executed.
02:42:34 INFO  : Context for 'APU' is selected.
02:42:34 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
02:42:35 INFO  : 'ps7_init' command is executed.
02:42:35 INFO  : 'ps7_post_config' command is executed.
02:42:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:42:36 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:42:36 INFO  : 'configparams force-mem-access 0' command is executed.
02:42:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

02:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:42:36 INFO  : 'con' command is executed.
02:42:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:42:36 INFO  : Disconnected from the channel tcfchan#25.
03:00:30 INFO  : Result from executing command 'getProjects': design_1_wrapper
03:00:30 INFO  : Result from executing command 'getPlatforms': 
03:00:30 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
03:00:41 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
03:01:52 INFO  : Result from executing command 'getProjects': design_1_wrapper
03:01:52 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
03:01:52 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
03:02:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:02:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:02:13 INFO  : 'jtag frequency' command is executed.
03:02:13 INFO  : Context for 'APU' is selected.
03:02:13 INFO  : System reset is completed.
03:02:16 INFO  : 'after 3000' command is executed.
03:02:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
03:02:18 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
03:02:18 INFO  : Context for 'APU' is selected.
03:02:18 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:02:18 INFO  : 'configparams force-mem-access 1' command is executed.
03:02:18 INFO  : Context for 'APU' is selected.
03:02:18 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
03:02:20 INFO  : 'ps7_init' command is executed.
03:02:20 INFO  : 'ps7_post_config' command is executed.
03:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:20 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:02:20 INFO  : 'configparams force-mem-access 0' command is executed.
03:02:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

03:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:02:20 INFO  : 'con' command is executed.
03:02:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:02:20 INFO  : Disconnected from the channel tcfchan#27.
03:04:58 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
03:05:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:05:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:05:03 INFO  : 'jtag frequency' command is executed.
03:05:03 INFO  : Context for 'APU' is selected.
03:05:04 INFO  : System reset is completed.
03:05:07 INFO  : 'after 3000' command is executed.
03:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
03:05:09 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
03:05:09 INFO  : Context for 'APU' is selected.
03:05:09 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:05:09 INFO  : 'configparams force-mem-access 1' command is executed.
03:05:09 INFO  : Context for 'APU' is selected.
03:05:09 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
03:05:10 INFO  : 'ps7_init' command is executed.
03:05:10 INFO  : 'ps7_post_config' command is executed.
03:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:05:11 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:05:11 INFO  : 'configparams force-mem-access 0' command is executed.
03:05:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

03:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:05:11 INFO  : 'con' command is executed.
03:05:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:05:11 INFO  : Disconnected from the channel tcfchan#28.
03:30:11 ERROR : An unexpected exception occurred in the module 'reading platform'
03:31:14 INFO  : Result from executing command 'getProjects': design_1_wrapper
03:31:14 INFO  : Result from executing command 'getPlatforms': 
03:31:14 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
03:31:28 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
03:32:33 INFO  : Result from executing command 'getProjects': design_1_wrapper
03:32:33 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
03:32:34 INFO  : Checking for BSP changes to sync application flags for project 'test2'...
03:32:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:32:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:32:48 INFO  : 'jtag frequency' command is executed.
03:32:48 INFO  : Context for 'APU' is selected.
03:32:48 INFO  : System reset is completed.
03:32:51 INFO  : 'after 3000' command is executed.
03:32:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
03:32:54 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit"
03:32:54 INFO  : Context for 'APU' is selected.
03:32:54 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:32:54 INFO  : 'configparams force-mem-access 1' command is executed.
03:32:54 INFO  : Context for 'APU' is selected.
03:32:54 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl' is done.
03:32:55 INFO  : 'ps7_init' command is executed.
03:32:55 INFO  : 'ps7_post_config' command is executed.
03:32:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:56 INFO  : The application 'C:/FPGA/hw5/Vitis/test2/Debug/test2.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:32:56 INFO  : 'configparams force-mem-access 0' command is executed.
03:32:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test2/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test2/Debug/test2.elf
configparams force-mem-access 0
----------------End of Script----------------

03:32:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:56 INFO  : 'con' command is executed.
03:32:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:32:56 INFO  : Disconnected from the channel tcfchan#30.
00:30:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
00:30:20 INFO  : XSCT server has started successfully.
00:30:24 INFO  : plnx-install-location is set to ''
00:30:25 INFO  : Successfully done setting XSCT server connection channel  
00:30:25 INFO  : Successfully done setting workspace for the tool. 
00:30:29 INFO  : Platform repository initialization has completed.
00:30:29 INFO  : Registering command handlers for Vitis TCF services
00:30:34 INFO  : Successfully done query RDI_DATADIR 
00:31:48 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:31:48 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
00:31:48 WARN  : An unexpected exception occurred in the module 'platform project logging'
00:31:48 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:32:01 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:33:16 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:33:16 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
00:33:16 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
00:33:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:33:55 INFO  : 'jtag frequency' command is executed.
00:33:55 INFO  : Context for 'APU' is selected.
00:33:55 INFO  : System reset is completed.
00:33:58 INFO  : 'after 3000' command is executed.
00:33:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:34:01 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
00:34:01 INFO  : Context for 'APU' is selected.
00:34:01 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:34:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:01 INFO  : Context for 'APU' is selected.
00:34:01 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
00:34:02 INFO  : 'ps7_init' command is executed.
00:34:02 INFO  : 'ps7_post_config' command is executed.
00:34:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:02 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:03 INFO  : 'con' command is executed.
00:34:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:34:03 INFO  : Disconnected from the channel tcfchan#2.
00:53:39 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:53:39 INFO  : Result from executing command 'getPlatforms': 
00:53:39 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:53:51 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:55:34 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:55:34 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
00:55:35 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
00:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:55:46 INFO  : 'jtag frequency' command is executed.
00:55:46 INFO  : Context for 'APU' is selected.
00:55:46 INFO  : System reset is completed.
00:55:49 INFO  : 'after 3000' command is executed.
00:55:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:55:52 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
00:55:52 INFO  : Context for 'APU' is selected.
00:55:52 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:55:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:52 INFO  : Context for 'APU' is selected.
00:55:52 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
00:55:53 INFO  : 'ps7_init' command is executed.
00:55:53 INFO  : 'ps7_post_config' command is executed.
00:55:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:54 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:55:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:54 INFO  : 'con' command is executed.
00:55:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:55:54 INFO  : Disconnected from the channel tcfchan#4.
01:47:50 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
01:48:16 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:48:16 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
01:48:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:48:53 INFO  : 'jtag frequency' command is executed.
01:48:53 INFO  : Context for 'APU' is selected.
01:48:53 INFO  : System reset is completed.
01:48:56 INFO  : 'after 3000' command is executed.
01:48:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
01:48:59 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
01:48:59 INFO  : Context for 'APU' is selected.
01:48:59 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:48:59 INFO  : 'configparams force-mem-access 1' command is executed.
01:48:59 INFO  : Context for 'APU' is selected.
01:48:59 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
01:49:00 INFO  : 'ps7_init' command is executed.
01:49:00 INFO  : 'ps7_post_config' command is executed.
01:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:00 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:49:00 INFO  : 'configparams force-mem-access 0' command is executed.
01:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:49:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:01 INFO  : 'con' command is executed.
01:49:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:49:01 INFO  : Disconnected from the channel tcfchan#6.
01:49:30 ERROR : An unexpected exception occurred in the module 'reading platform'
01:50:55 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:50:55 INFO  : Result from executing command 'getPlatforms': 
01:50:55 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:51:04 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:53:17 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:53:17 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
01:53:17 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
01:53:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:53:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:53:28 INFO  : 'jtag frequency' command is executed.
01:53:28 INFO  : Context for 'APU' is selected.
01:53:28 INFO  : System reset is completed.
01:53:31 INFO  : 'after 3000' command is executed.
01:53:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
01:53:33 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
01:53:34 INFO  : Context for 'APU' is selected.
01:53:34 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:53:34 INFO  : 'configparams force-mem-access 1' command is executed.
01:53:34 INFO  : Context for 'APU' is selected.
01:53:34 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
01:53:35 INFO  : 'ps7_init' command is executed.
01:53:35 INFO  : 'ps7_post_config' command is executed.
01:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:35 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:53:35 INFO  : 'configparams force-mem-access 0' command is executed.
01:53:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:35 INFO  : 'con' command is executed.
01:53:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:53:35 INFO  : Disconnected from the channel tcfchan#8.
12:22:27 INFO  : Result from executing command 'getProjects': design_1_wrapper
12:22:27 INFO  : Result from executing command 'getPlatforms': 
12:22:27 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
12:22:37 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
12:24:02 INFO  : Result from executing command 'getProjects': design_1_wrapper
12:24:02 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
12:24:02 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
12:24:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:24:15 INFO  : 'jtag frequency' command is executed.
12:24:15 INFO  : Context for 'APU' is selected.
12:24:15 INFO  : System reset is completed.
12:24:18 INFO  : 'after 3000' command is executed.
12:24:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:24:20 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
12:24:21 INFO  : Context for 'APU' is selected.
12:24:21 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:24:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:21 INFO  : Context for 'APU' is selected.
12:24:21 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
12:24:22 INFO  : 'ps7_init' command is executed.
12:24:22 INFO  : 'ps7_post_config' command is executed.
12:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:23 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:24:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:24:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:23 INFO  : 'con' command is executed.
12:24:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:24:23 INFO  : Disconnected from the channel tcfchan#10.
12:24:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:24:53 INFO  : 'jtag frequency' command is executed.
12:24:53 INFO  : Context for 'APU' is selected.
12:24:53 INFO  : System reset is completed.
12:24:56 INFO  : 'after 3000' command is executed.
12:24:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:24:58 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
12:24:58 INFO  : Context for 'APU' is selected.
12:24:58 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:24:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:58 INFO  : Context for 'APU' is selected.
12:24:58 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
12:25:00 INFO  : 'ps7_init' command is executed.
12:25:00 INFO  : 'ps7_post_config' command is executed.
12:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:00 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:00 INFO  : 'con' command is executed.
12:25:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:25:00 INFO  : Disconnected from the channel tcfchan#11.
14:13:02 ERROR : An unexpected exception occurred in the module 'reading platform'
14:13:02 ERROR : Unexpected exception occurred while writing platform project 'design_1_wrapper' log.
14:14:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
14:14:33 INFO  : Registering command handlers for Vitis TCF services
14:14:36 INFO  : Platform repository initialization has completed.
14:14:37 INFO  : XSCT server has started successfully.
14:14:40 INFO  : plnx-install-location is set to ''
14:14:40 INFO  : Successfully done query RDI_DATADIR 
14:14:40 INFO  : Successfully done setting XSCT server connection channel  
14:14:40 INFO  : Successfully done setting workspace for the tool. 
14:15:34 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:15:34 INFO  : Result from executing command 'getPlatforms': 
14:15:34 WARN  : An unexpected exception occurred in the module 'platform project logging'
14:15:35 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:15:47 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
14:17:10 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:17:10 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
14:17:11 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
14:17:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:17:36 INFO  : 'jtag frequency' command is executed.
14:17:36 INFO  : Context for 'APU' is selected.
14:17:36 INFO  : System reset is completed.
14:17:39 INFO  : 'after 3000' command is executed.
14:17:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:17:41 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
14:17:41 INFO  : Context for 'APU' is selected.
14:17:42 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:17:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:42 INFO  : Context for 'APU' is selected.
14:17:42 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
14:17:43 INFO  : 'ps7_init' command is executed.
14:17:43 INFO  : 'ps7_post_config' command is executed.
14:17:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:43 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:43 INFO  : 'con' command is executed.
14:17:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:17:43 INFO  : Disconnected from the channel tcfchan#2.
14:39:24 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
14:39:31 INFO  : Result from executing command 'getProjects': design_1_wrapper
14:39:31 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
14:39:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:39:39 INFO  : 'jtag frequency' command is executed.
14:39:39 INFO  : Context for 'APU' is selected.
14:39:39 INFO  : System reset is completed.
14:39:42 INFO  : 'after 3000' command is executed.
14:39:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:39:45 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
14:39:45 INFO  : Context for 'APU' is selected.
14:39:45 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:39:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:45 INFO  : Context for 'APU' is selected.
14:39:45 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
14:39:47 INFO  : 'ps7_init' command is executed.
14:39:47 INFO  : 'ps7_post_config' command is executed.
14:39:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:47 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:47 INFO  : 'con' command is executed.
14:39:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:39:47 INFO  : Disconnected from the channel tcfchan#4.
15:18:01 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
15:18:10 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:18:10 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
15:18:11 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
15:18:15 INFO  : The hardware specfication used by project 'test3' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:18:15 INFO  : The file 'C:\FPGA\hw5\Vitis\test3\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
15:18:15 INFO  : The updated bitstream files are copied from platform to folder 'C:\FPGA\hw5\Vitis\test3\_ide\bitstream' in project 'test3'.
15:18:15 INFO  : The file 'C:\FPGA\hw5\Vitis\test3\_ide\psinit\ps7_init.tcl' stored in project is removed.
15:18:22 INFO  : The updated ps init files are copied from platform to folder 'C:\FPGA\hw5\Vitis\test3\_ide\psinit' in project 'test3'.
15:18:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:18:32 INFO  : 'jtag frequency' command is executed.
15:18:32 INFO  : Context for 'APU' is selected.
15:18:33 INFO  : System reset is completed.
15:18:36 INFO  : 'after 3000' command is executed.
15:18:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:18:38 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
15:18:38 INFO  : Context for 'APU' is selected.
15:18:38 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:18:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:38 INFO  : Context for 'APU' is selected.
15:18:38 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
15:18:39 INFO  : 'ps7_init' command is executed.
15:18:39 INFO  : 'ps7_post_config' command is executed.
15:18:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:40 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:40 INFO  : 'con' command is executed.
15:18:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:18:40 INFO  : Disconnected from the channel tcfchan#7.
17:07:38 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:07:48 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:07:48 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:08:05 INFO  : 'jtag frequency' command is executed.
17:08:05 INFO  : Context for 'APU' is selected.
17:08:05 INFO  : System reset is completed.
17:08:08 INFO  : 'after 3000' command is executed.
17:08:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:08:11 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
17:08:11 INFO  : Context for 'APU' is selected.
17:08:11 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:08:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:11 INFO  : Context for 'APU' is selected.
17:08:11 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
17:08:12 INFO  : 'ps7_init' command is executed.
17:08:13 INFO  : 'ps7_post_config' command is executed.
17:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:13 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:13 INFO  : 'con' command is executed.
17:08:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:08:13 INFO  : Disconnected from the channel tcfchan#9.
17:11:09 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:11:09 INFO  : Result from executing command 'getPlatforms': 
17:11:09 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:11:18 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:12:35 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:12:35 INFO  : Result from executing command 'getPlatforms': C:\FPGA\hw5\Vitis\design_1_wrapper\export\design_1_wrapper\design_1_wrapper.xpfm|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:12:35 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
17:12:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:12:47 INFO  : 'jtag frequency' command is executed.
17:12:47 INFO  : Context for 'APU' is selected.
17:12:47 INFO  : System reset is completed.
17:12:50 INFO  : 'after 3000' command is executed.
17:12:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:12:53 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
17:12:53 INFO  : Context for 'APU' is selected.
17:12:53 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:12:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:53 INFO  : Context for 'APU' is selected.
17:12:53 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
17:12:54 INFO  : 'ps7_init' command is executed.
17:12:54 INFO  : 'ps7_post_config' command is executed.
17:12:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:55 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:55 INFO  : 'con' command is executed.
17:12:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:12:55 INFO  : Disconnected from the channel tcfchan#11.
17:23:13 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
17:23:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:23:19 INFO  : 'jtag frequency' command is executed.
17:23:19 INFO  : Context for 'APU' is selected.
17:23:19 INFO  : System reset is completed.
17:23:22 INFO  : 'after 3000' command is executed.
17:23:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:23:25 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
17:23:25 INFO  : Context for 'APU' is selected.
17:23:25 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:23:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:25 INFO  : Context for 'APU' is selected.
17:23:25 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
17:23:26 INFO  : 'ps7_init' command is executed.
17:23:26 INFO  : 'ps7_post_config' command is executed.
17:23:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:26 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:27 INFO  : 'con' command is executed.
17:23:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:23:27 INFO  : Disconnected from the channel tcfchan#12.
17:24:29 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
17:57:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
17:57:50 INFO  : XSCT server has started successfully.
17:57:50 INFO  : plnx-install-location is set to ''
17:57:50 INFO  : Successfully done setting XSCT server connection channel  
17:57:50 INFO  : Successfully done setting workspace for the tool. 
17:57:55 INFO  : Registering command handlers for Vitis TCF services
17:57:55 INFO  : Platform repository initialization has completed.
17:58:00 INFO  : Successfully done query RDI_DATADIR 
22:41:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
22:41:48 INFO  : XSCT server has started successfully.
22:41:48 INFO  : plnx-install-location is set to ''
22:41:49 INFO  : Successfully done setting XSCT server connection channel  
22:41:49 INFO  : Successfully done setting workspace for the tool. 
22:41:53 INFO  : Platform repository initialization has completed.
22:41:54 INFO  : Registering command handlers for Vitis TCF services
22:41:57 INFO  : Successfully done query RDI_DATADIR 
22:42:19 INFO  : Result from executing command 'getProjects': design_1_wrapper
22:42:19 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
22:42:19 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
22:43:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:43:25 INFO  : 'jtag frequency' command is executed.
22:43:25 INFO  : Context for 'APU' is selected.
22:43:25 INFO  : System reset is completed.
22:43:28 INFO  : 'after 3000' command is executed.
22:43:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:43:31 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
22:43:32 INFO  : Context for 'APU' is selected.
22:43:32 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:43:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:32 INFO  : Context for 'APU' is selected.
22:43:32 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
22:43:33 INFO  : 'ps7_init' command is executed.
22:43:33 INFO  : 'ps7_post_config' command is executed.
22:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:34 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:34 INFO  : 'con' command is executed.
22:43:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:43:34 INFO  : Disconnected from the channel tcfchan#2.
23:05:37 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
23:05:57 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:05:57 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
23:05:57 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
23:06:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:06:05 INFO  : 'jtag frequency' command is executed.
23:06:05 INFO  : Context for 'APU' is selected.
23:06:06 INFO  : System reset is completed.
23:06:09 INFO  : 'after 3000' command is executed.
23:06:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:06:11 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
23:06:11 INFO  : Context for 'APU' is selected.
23:06:12 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:06:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:12 INFO  : Context for 'APU' is selected.
23:06:12 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
23:06:13 INFO  : 'ps7_init' command is executed.
23:06:13 INFO  : 'ps7_post_config' command is executed.
23:06:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:13 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:14 INFO  : 'con' command is executed.
23:06:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:06:14 INFO  : Disconnected from the channel tcfchan#4.
23:07:42 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:07:42 INFO  : Result from executing command 'getPlatforms': 
23:07:43 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:07:51 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:08:49 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:08:49 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
23:08:49 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
23:09:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:09:14 INFO  : 'jtag frequency' command is executed.
23:09:14 INFO  : Context for 'APU' is selected.
23:09:14 INFO  : System reset is completed.
23:09:17 INFO  : 'after 3000' command is executed.
23:09:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:09:21 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
23:09:21 INFO  : Context for 'APU' is selected.
23:09:21 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:09:21 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:21 INFO  : Context for 'APU' is selected.
23:09:21 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
23:09:22 INFO  : 'ps7_init' command is executed.
23:09:22 INFO  : 'ps7_post_config' command is executed.
23:09:22 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

23:09:22 INFO  : Disconnected from the channel tcfchan#6.
23:09:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:09:48 INFO  : 'jtag frequency' command is executed.
23:09:48 INFO  : Context for 'APU' is selected.
23:09:48 INFO  : System reset is completed.
23:09:51 INFO  : 'after 3000' command is executed.
23:09:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:09:54 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
23:09:54 INFO  : Context for 'APU' is selected.
23:09:54 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:09:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:54 INFO  : Context for 'APU' is selected.
23:09:54 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
23:09:55 INFO  : 'ps7_init' command is executed.
23:09:55 INFO  : 'ps7_post_config' command is executed.
23:09:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

23:09:55 INFO  : Disconnected from the channel tcfchan#7.
23:11:13 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
23:11:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:11:31 INFO  : 'jtag frequency' command is executed.
23:11:31 INFO  : Context for 'APU' is selected.
23:11:31 INFO  : System reset is completed.
23:11:34 INFO  : 'after 3000' command is executed.
23:11:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:11:36 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
23:11:37 INFO  : Context for 'APU' is selected.
23:11:37 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:11:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:37 INFO  : Context for 'APU' is selected.
23:11:37 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
23:11:38 INFO  : 'ps7_init' command is executed.
23:11:38 INFO  : 'ps7_post_config' command is executed.
23:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:38 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:39 INFO  : 'con' command is executed.
23:11:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:11:39 INFO  : Disconnected from the channel tcfchan#8.
23:20:04 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
23:20:12 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:20:12 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
23:20:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:20:42 INFO  : 'jtag frequency' command is executed.
23:20:42 INFO  : Context for 'APU' is selected.
23:20:42 INFO  : System reset is completed.
23:20:45 INFO  : 'after 3000' command is executed.
23:20:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:20:48 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
23:20:48 INFO  : Context for 'APU' is selected.
23:20:48 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:20:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:48 INFO  : Context for 'APU' is selected.
23:20:48 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
23:20:49 INFO  : 'ps7_init' command is executed.
23:20:49 INFO  : 'ps7_post_config' command is executed.
23:20:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:50 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:50 INFO  : 'con' command is executed.
23:20:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:20:50 INFO  : Disconnected from the channel tcfchan#10.
23:33:10 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
23:33:22 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:33:22 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
23:33:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:33:38 INFO  : 'jtag frequency' command is executed.
23:33:38 INFO  : Context for 'APU' is selected.
23:33:38 INFO  : System reset is completed.
23:33:42 INFO  : 'after 3000' command is executed.
23:33:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:33:44 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
23:33:44 INFO  : Context for 'APU' is selected.
23:33:44 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:44 INFO  : Context for 'APU' is selected.
23:33:44 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
23:33:45 INFO  : 'ps7_init' command is executed.
23:33:45 INFO  : 'ps7_post_config' command is executed.
23:33:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:46 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:46 INFO  : 'con' command is executed.
23:33:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:33:46 INFO  : Disconnected from the channel tcfchan#12.
23:34:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
23:34:48 INFO  : Platform repository initialization has completed.
23:34:49 INFO  : XSCT server has started successfully.
23:34:51 INFO  : plnx-install-location is set to ''
23:34:51 INFO  : Successfully done setting XSCT server connection channel  
23:34:51 INFO  : Registering command handlers for Vitis TCF services
23:34:57 INFO  : Successfully done setting workspace for the tool. 
23:34:58 INFO  : Successfully done query RDI_DATADIR 
23:35:03 WARN  : An unexpected exception occurred in the module 'platform project logging'
23:35:59 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:35:59 INFO  : Result from executing command 'getPlatforms': 
23:35:59 WARN  : An unexpected exception occurred in the module 'platform project logging'
23:35:59 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:36:12 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
23:38:01 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:38:01 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
23:38:02 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
23:38:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:38:22 INFO  : 'jtag frequency' command is executed.
23:38:22 INFO  : Context for 'APU' is selected.
23:38:23 INFO  : System reset is completed.
23:38:26 INFO  : 'after 3000' command is executed.
23:38:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:38:29 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
23:38:29 INFO  : Context for 'APU' is selected.
23:38:29 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:38:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:29 INFO  : Context for 'APU' is selected.
23:38:29 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
23:38:30 INFO  : 'ps7_init' command is executed.
23:38:30 INFO  : 'ps7_post_config' command is executed.
23:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:31 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:31 INFO  : 'con' command is executed.
23:38:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:38:31 INFO  : Disconnected from the channel tcfchan#2.
23:43:20 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
23:43:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:43:31 INFO  : 'jtag frequency' command is executed.
23:43:31 INFO  : Context for 'APU' is selected.
23:43:31 INFO  : System reset is completed.
23:43:34 INFO  : 'after 3000' command is executed.
23:43:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:43:36 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
23:43:36 INFO  : Context for 'APU' is selected.
23:43:36 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:43:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:36 INFO  : Context for 'APU' is selected.
23:43:36 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
23:43:37 INFO  : 'ps7_init' command is executed.
23:43:37 INFO  : 'ps7_post_config' command is executed.
23:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:38 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:43:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:38 INFO  : 'con' command is executed.
23:43:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:43:38 INFO  : Disconnected from the channel tcfchan#3.
23:46:35 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
23:47:18 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
23:47:34 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
23:48:11 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
23:48:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:48:39 INFO  : 'jtag frequency' command is executed.
23:48:39 INFO  : Context for 'APU' is selected.
23:48:39 INFO  : System reset is completed.
23:48:42 INFO  : 'after 3000' command is executed.
23:48:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:48:45 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
23:48:46 INFO  : Context for 'APU' is selected.
23:48:46 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:48:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:46 INFO  : Context for 'APU' is selected.
23:48:46 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
23:48:47 INFO  : 'ps7_init' command is executed.
23:48:48 INFO  : 'ps7_post_config' command is executed.
23:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:48 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:48 INFO  : 'con' command is executed.
23:48:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:48:48 INFO  : Disconnected from the channel tcfchan#4.
23:56:22 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
23:56:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:56:27 INFO  : 'jtag frequency' command is executed.
23:56:27 INFO  : Context for 'APU' is selected.
23:56:27 INFO  : System reset is completed.
23:56:30 INFO  : 'after 3000' command is executed.
23:56:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:56:33 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
23:56:33 INFO  : Context for 'APU' is selected.
23:56:33 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:56:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:33 INFO  : Context for 'APU' is selected.
23:56:33 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
23:56:34 INFO  : 'ps7_init' command is executed.
23:56:34 INFO  : 'ps7_post_config' command is executed.
23:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:35 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:56:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:56:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

23:56:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:35 INFO  : 'con' command is executed.
23:56:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:56:35 INFO  : Disconnected from the channel tcfchan#5.
23:57:08 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
23:57:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:57:14 INFO  : 'jtag frequency' command is executed.
23:57:14 INFO  : Context for 'APU' is selected.
23:57:14 INFO  : System reset is completed.
23:57:17 INFO  : 'after 3000' command is executed.
23:57:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
23:57:20 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
23:57:20 INFO  : Context for 'APU' is selected.
23:57:20 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:57:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:20 INFO  : Context for 'APU' is selected.
23:57:20 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
23:57:21 INFO  : 'ps7_init' command is executed.
23:57:21 INFO  : 'ps7_post_config' command is executed.
23:57:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:22 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:22 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:22 INFO  : 'con' command is executed.
23:57:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:57:22 INFO  : Disconnected from the channel tcfchan#6.
00:04:58 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
00:05:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:05:04 INFO  : 'jtag frequency' command is executed.
00:05:04 INFO  : Context for 'APU' is selected.
00:05:04 INFO  : System reset is completed.
00:05:07 INFO  : 'after 3000' command is executed.
00:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:05:10 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
00:05:10 INFO  : Context for 'APU' is selected.
00:05:10 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:05:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:10 INFO  : Context for 'APU' is selected.
00:05:10 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
00:05:11 INFO  : 'ps7_init' command is executed.
00:05:11 INFO  : 'ps7_post_config' command is executed.
00:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:12 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:12 INFO  : 'con' command is executed.
00:05:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:05:12 INFO  : Disconnected from the channel tcfchan#7.
00:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:06:15 INFO  : 'jtag frequency' command is executed.
00:06:15 INFO  : Context for 'APU' is selected.
00:06:15 INFO  : System reset is completed.
00:06:18 INFO  : 'after 3000' command is executed.
00:06:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:06:20 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
00:06:21 INFO  : Context for 'APU' is selected.
00:06:21 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:06:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:21 INFO  : Context for 'APU' is selected.
00:06:21 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
00:06:22 INFO  : 'ps7_init' command is executed.
00:06:22 INFO  : 'ps7_post_config' command is executed.
00:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:22 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:22 INFO  : 'con' command is executed.
00:06:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:06:23 INFO  : Disconnected from the channel tcfchan#8.
00:12:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
00:13:09 INFO  : Platform repository initialization has completed.
00:13:09 INFO  : Registering command handlers for Vitis TCF services
00:13:48 WARN  : An unexpected exception occurred in the module 'platform project logging'
00:16:03 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
00:16:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
00:16:05 INFO  : XSCT server has started successfully.
00:16:06 INFO  : plnx-install-location is set to ''
00:16:08 INFO  : Successfully done query RDI_DATADIR 
00:16:08 INFO  : Successfully done setting XSCT server connection channel  
00:16:08 INFO  : Successfully done setting workspace for the tool. 
00:16:44 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:16:44 INFO  : Result from executing command 'getPlatforms': 
00:16:44 WARN  : An unexpected exception occurred in the module 'platform project logging'
00:16:45 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:16:59 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:18:33 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:18:33 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
00:18:33 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
00:18:39 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
00:18:48 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
00:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:19:06 INFO  : 'jtag frequency' command is executed.
00:19:07 INFO  : Context for 'APU' is selected.
00:19:07 INFO  : System reset is completed.
00:19:10 INFO  : 'after 3000' command is executed.
00:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:19:12 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
00:19:12 INFO  : Context for 'APU' is selected.
00:19:13 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:19:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:13 INFO  : Context for 'APU' is selected.
00:19:13 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
00:19:14 INFO  : 'ps7_init' command is executed.
00:19:14 INFO  : 'ps7_post_config' command is executed.
00:19:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:14 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:14 INFO  : 'con' command is executed.
00:19:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:19:14 INFO  : Disconnected from the channel tcfchan#2.
00:44:46 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
00:45:31 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:45:31 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
00:45:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:45:44 INFO  : 'jtag frequency' command is executed.
00:45:44 INFO  : Context for 'APU' is selected.
00:45:44 INFO  : System reset is completed.
00:45:47 INFO  : 'after 3000' command is executed.
00:45:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:45:50 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
00:45:50 INFO  : Context for 'APU' is selected.
00:45:50 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:45:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:50 INFO  : Context for 'APU' is selected.
00:45:50 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
00:45:52 INFO  : 'ps7_init' command is executed.
00:45:52 INFO  : 'ps7_post_config' command is executed.
00:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:52 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:52 INFO  : 'con' command is executed.
00:45:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:45:52 INFO  : Disconnected from the channel tcfchan#4.
00:46:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
00:46:38 INFO  : XSCT server has started successfully.
00:46:39 INFO  : plnx-install-location is set to ''
00:46:39 INFO  : Successfully done setting XSCT server connection channel  
00:46:39 INFO  : Successfully done setting workspace for the tool. 
00:46:45 INFO  : Platform repository initialization has completed.
00:46:45 INFO  : Registering command handlers for Vitis TCF services
00:46:47 INFO  : Successfully done query RDI_DATADIR 
00:46:52 WARN  : An unexpected exception occurred in the module 'platform project logging'
00:47:53 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:47:53 INFO  : Result from executing command 'getPlatforms': 
00:47:53 WARN  : An unexpected exception occurred in the module 'platform project logging'
00:47:54 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:48:07 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:49:20 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:49:20 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
00:49:20 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
00:49:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:49:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:49:34 INFO  : 'jtag frequency' command is executed.
00:49:34 INFO  : Context for 'APU' is selected.
00:49:35 INFO  : System reset is completed.
00:49:38 INFO  : 'after 3000' command is executed.
00:49:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:49:40 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
00:49:40 INFO  : Context for 'APU' is selected.
00:49:40 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:49:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:49:40 INFO  : Context for 'APU' is selected.
00:49:40 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
00:49:41 INFO  : 'ps7_init' command is executed.
00:49:41 INFO  : 'ps7_post_config' command is executed.
00:49:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:42 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:49:42 INFO  : 'configparams force-mem-access 0' command is executed.
00:49:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:42 INFO  : 'con' command is executed.
00:49:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:49:42 INFO  : Disconnected from the channel tcfchan#2.
00:50:03 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
00:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:50:09 INFO  : 'jtag frequency' command is executed.
00:50:09 INFO  : Context for 'APU' is selected.
00:50:09 INFO  : System reset is completed.
00:50:12 INFO  : 'after 3000' command is executed.
00:50:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:50:15 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
00:50:15 INFO  : Context for 'APU' is selected.
00:50:15 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:50:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:50:15 INFO  : Context for 'APU' is selected.
00:50:15 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
00:50:16 INFO  : 'ps7_init' command is executed.
00:50:16 INFO  : 'ps7_post_config' command is executed.
00:50:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:16 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:50:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:50:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:17 INFO  : 'con' command is executed.
00:50:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:50:17 INFO  : Disconnected from the channel tcfchan#3.
01:09:04 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
01:09:12 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:09:12 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
01:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:09:22 INFO  : 'jtag frequency' command is executed.
01:09:22 INFO  : Context for 'APU' is selected.
01:09:22 INFO  : System reset is completed.
01:09:26 INFO  : 'after 3000' command is executed.
01:09:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
01:09:28 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
01:09:28 INFO  : Context for 'APU' is selected.
01:09:28 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:09:28 INFO  : 'configparams force-mem-access 1' command is executed.
01:09:28 INFO  : Context for 'APU' is selected.
01:09:28 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
01:09:29 INFO  : 'ps7_init' command is executed.
01:09:29 INFO  : 'ps7_post_config' command is executed.
01:09:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:30 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:09:30 INFO  : 'configparams force-mem-access 0' command is executed.
01:09:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:30 INFO  : 'con' command is executed.
01:09:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:09:30 INFO  : Disconnected from the channel tcfchan#5.
01:12:15 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
01:12:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:12:25 INFO  : 'jtag frequency' command is executed.
01:12:25 INFO  : Context for 'APU' is selected.
01:12:25 INFO  : System reset is completed.
01:12:28 INFO  : 'after 3000' command is executed.
01:12:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
01:12:30 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
01:12:31 INFO  : Context for 'APU' is selected.
01:12:31 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:12:31 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:31 INFO  : Context for 'APU' is selected.
01:12:31 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
01:12:32 INFO  : 'ps7_init' command is executed.
01:12:32 INFO  : 'ps7_post_config' command is executed.
01:12:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:32 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:33 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:33 INFO  : 'con' command is executed.
01:12:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:12:33 INFO  : Disconnected from the channel tcfchan#6.
01:13:24 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
01:13:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:13:31 INFO  : 'jtag frequency' command is executed.
01:13:31 INFO  : Context for 'APU' is selected.
01:13:31 INFO  : System reset is completed.
01:13:34 INFO  : 'after 3000' command is executed.
01:13:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
01:13:36 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
01:13:36 INFO  : Context for 'APU' is selected.
01:13:36 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:13:36 INFO  : 'configparams force-mem-access 1' command is executed.
01:13:37 INFO  : Context for 'APU' is selected.
01:13:37 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
01:13:37 INFO  : 'ps7_init' command is executed.
01:13:38 INFO  : 'ps7_post_config' command is executed.
01:13:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:38 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:13:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:13:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:13:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:38 INFO  : 'con' command is executed.
01:13:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:13:38 INFO  : Disconnected from the channel tcfchan#7.
01:15:24 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:15:24 INFO  : Result from executing command 'getPlatforms': 
01:15:25 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:15:34 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:17:57 ERROR : (XSDB Server)arm-none-eabi-ar: creating ps7_cortexa9_0/lib/libxil.a

01:17:58 ERROR : (XSDB Server)In file included from main.c:115:
zynq_fsbl_bsp/ps7_cortexa9_0/include/xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

01:17:59 ERROR : (XSDB Server)In file included from pcap.c:78:
zynq_fsbl_bsp/ps7_cortexa9_0/include/xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

01:18:23 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:18:23 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
01:18:34 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:18:34 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
01:18:35 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
01:18:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:18:42 INFO  : 'jtag frequency' command is executed.
01:18:42 INFO  : Context for 'APU' is selected.
01:18:42 INFO  : System reset is completed.
01:18:45 INFO  : 'after 3000' command is executed.
01:18:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
01:18:47 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
01:18:47 INFO  : Context for 'APU' is selected.
01:18:47 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:18:47 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:47 INFO  : Context for 'APU' is selected.
01:18:47 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
01:18:48 INFO  : 'ps7_init' command is executed.
01:18:48 INFO  : 'ps7_post_config' command is executed.
01:18:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:49 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:49 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:49 INFO  : 'con' command is executed.
01:18:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:18:49 INFO  : Disconnected from the channel tcfchan#10.
01:19:30 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
01:19:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:19:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:19:37 INFO  : 'jtag frequency' command is executed.
01:19:37 INFO  : Context for 'APU' is selected.
01:19:37 INFO  : System reset is completed.
01:19:40 INFO  : 'after 3000' command is executed.
01:19:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
01:19:42 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
01:19:43 INFO  : Context for 'APU' is selected.
01:19:43 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:19:43 INFO  : 'configparams force-mem-access 1' command is executed.
01:19:43 INFO  : Context for 'APU' is selected.
01:19:43 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
01:19:44 INFO  : 'ps7_init' command is executed.
01:19:44 INFO  : 'ps7_post_config' command is executed.
01:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:44 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:19:44 INFO  : 'configparams force-mem-access 0' command is executed.
01:19:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:19:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:19:44 INFO  : 'con' command is executed.
01:19:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:19:44 INFO  : Disconnected from the channel tcfchan#11.
01:22:12 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
01:22:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:22:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:22:22 INFO  : 'jtag frequency' command is executed.
01:22:22 INFO  : Context for 'APU' is selected.
01:22:22 INFO  : System reset is completed.
01:22:25 INFO  : 'after 3000' command is executed.
01:22:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
01:22:28 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit"
01:22:28 INFO  : Context for 'APU' is selected.
01:22:28 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:22:28 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:28 INFO  : Context for 'APU' is selected.
01:22:28 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
01:22:29 INFO  : 'ps7_init' command is executed.
01:22:29 INFO  : 'ps7_post_config' command is executed.
01:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:29 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:29 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:30 INFO  : 'con' command is executed.
01:22:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:22:30 INFO  : Disconnected from the channel tcfchan#12.
01:28:57 ERROR : An unexpected exception occurred in the module 'reading platform'
01:29:49 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:29:49 INFO  : Result from executing command 'getPlatforms': 
01:29:49 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:29:58 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
01:31:27 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:31:27 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
01:31:28 INFO  : Checking for BSP changes to sync application flags for project 'hw5-1'...
01:32:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:32:39 INFO  : 'jtag frequency' command is executed.
01:32:39 INFO  : Context for 'APU' is selected.
01:32:39 INFO  : System reset is completed.
01:32:42 INFO  : 'after 3000' command is executed.
01:32:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
01:32:45 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/hw5-1/_ide/bitstream/design_1_wrapper.bit"
01:32:45 INFO  : Context for 'APU' is selected.
01:32:45 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:32:45 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:45 INFO  : Context for 'APU' is selected.
01:32:45 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/hw5-1/_ide/psinit/ps7_init.tcl' is done.
01:32:46 INFO  : 'ps7_init' command is executed.
01:32:46 INFO  : 'ps7_post_config' command is executed.
01:32:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:47 INFO  : The application 'C:/FPGA/hw5/Vitis/hw5-1/Debug/hw5-1.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:32:47 INFO  : 'configparams force-mem-access 0' command is executed.
01:32:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/hw5-1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/hw5-1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/hw5-1/Debug/hw5-1.elf
configparams force-mem-access 0
----------------End of Script----------------

01:32:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:47 INFO  : 'con' command is executed.
01:32:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:32:47 INFO  : Disconnected from the channel tcfchan#14.
01:34:58 INFO  : Checking for BSP changes to sync application flags for project 'hw5-1'...
01:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:35:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:35:06 INFO  : 'jtag frequency' command is executed.
01:35:06 INFO  : Context for 'APU' is selected.
01:35:06 INFO  : System reset is completed.
01:35:09 INFO  : 'after 3000' command is executed.
01:35:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
01:35:11 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/hw5-1/_ide/bitstream/design_1_wrapper.bit"
01:35:12 INFO  : Context for 'APU' is selected.
01:35:12 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:35:12 INFO  : 'configparams force-mem-access 1' command is executed.
01:35:12 INFO  : Context for 'APU' is selected.
01:35:12 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/hw5-1/_ide/psinit/ps7_init.tcl' is done.
01:35:13 INFO  : 'ps7_init' command is executed.
01:35:13 INFO  : 'ps7_post_config' command is executed.
01:35:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:13 INFO  : The application 'C:/FPGA/hw5/Vitis/hw5-1/Debug/hw5-1.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:35:13 INFO  : 'configparams force-mem-access 0' command is executed.
01:35:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/hw5-1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/hw5-1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/hw5-1/Debug/hw5-1.elf
configparams force-mem-access 0
----------------End of Script----------------

01:35:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:13 INFO  : 'con' command is executed.
01:35:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:35:14 INFO  : Disconnected from the channel tcfchan#15.
18:54:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\FPGA\hw5\Vitis\temp_xsdb_launch_script.tcl
18:54:18 INFO  : XSCT server has started successfully.
18:54:21 INFO  : plnx-install-location is set to ''
18:54:21 INFO  : Successfully done setting XSCT server connection channel  
18:54:21 INFO  : Successfully done setting workspace for the tool. 
18:54:28 INFO  : Platform repository initialization has completed.
18:54:28 INFO  : Registering command handlers for Vitis TCF services
18:54:35 INFO  : Successfully done query RDI_DATADIR 
18:55:31 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:56:59 INFO  : Result from executing command 'getProjects': top_wrapper
18:56:59 INFO  : Result from executing command 'getPlatforms': 
18:56:59 WARN  : An unexpected exception occurred in the module 'platform project logging'
18:56:59 INFO  : Platform 'top_wrapper' is added to custom repositories.
18:57:10 INFO  : Platform 'top_wrapper' is added to custom repositories.
18:58:29 INFO  : Result from executing command 'getProjects': top_wrapper
18:58:29 INFO  : Result from executing command 'getPlatforms': top_wrapper|C:/FPGA/hw5/Vitis/top_wrapper/export/top_wrapper/top_wrapper.xpfm
18:58:30 INFO  : Checking for BSP changes to sync application flags for project 'test3'...
18:59:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:59:08 INFO  : 'jtag frequency' command is executed.
18:59:08 INFO  : Context for 'APU' is selected.
18:59:08 INFO  : System reset is completed.
18:59:11 INFO  : 'after 3000' command is executed.
18:59:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:59:13 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/test3/_ide/bitstream/top_wrapper.bit"
18:59:13 INFO  : Context for 'APU' is selected.
18:59:13 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
18:59:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:14 INFO  : Context for 'APU' is selected.
18:59:14 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl' is done.
18:59:14 INFO  : 'ps7_init' command is executed.
18:59:14 INFO  : 'ps7_post_config' command is executed.
18:59:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:15 INFO  : The application 'C:/FPGA/hw5/Vitis/test3/Debug/test3.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/test3/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/test3/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/test3/Debug/test3.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:15 INFO  : 'con' command is executed.
18:59:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:59:15 INFO  : Disconnected from the channel tcfchan#2.
19:13:29 INFO  : Result from executing command 'getProjects': top_wrapper;top_wrapper_1
19:13:29 INFO  : Result from executing command 'getPlatforms': top_wrapper|C:/FPGA/hw5/Vitis/top_wrapper/export/top_wrapper/top_wrapper.xpfm
19:13:30 INFO  : Platform 'top_wrapper_1' is added to custom repositories.
19:13:40 INFO  : Platform 'top_wrapper_1' is added to custom repositories.
19:15:59 INFO  : Result from executing command 'getProjects': top_wrapper_1
19:15:59 INFO  : Result from executing command 'getPlatforms': top_wrapper_1|C:/FPGA/hw5/Vitis/top_wrapper_1/export/top_wrapper_1/top_wrapper_1.xpfm
19:16:00 INFO  : Checking for BSP changes to sync application flags for project 'hw5-1'...
19:16:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:16:37 INFO  : 'jtag frequency' command is executed.
19:16:37 INFO  : Context for 'APU' is selected.
19:16:38 INFO  : System reset is completed.
19:16:41 INFO  : 'after 3000' command is executed.
19:16:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:16:43 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/hw5-1/_ide/bitstream/top_wrapper.bit"
19:16:43 INFO  : Context for 'APU' is selected.
19:16:43 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/top_wrapper_1/export/top_wrapper_1/hw/top_wrapper.xsa'.
19:16:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:43 INFO  : Context for 'APU' is selected.
19:16:43 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/hw5-1/_ide/psinit/ps7_init.tcl' is done.
19:16:44 INFO  : 'ps7_init' command is executed.
19:16:44 INFO  : 'ps7_post_config' command is executed.
19:16:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:45 INFO  : The application 'C:/FPGA/hw5/Vitis/hw5-1/Debug/hw5-1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/hw5-1/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/top_wrapper_1/export/top_wrapper_1/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/hw5-1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/hw5-1/Debug/hw5-1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:45 INFO  : 'con' command is executed.
19:16:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:16:45 INFO  : Disconnected from the channel tcfchan#4.
19:40:24 INFO  : Checking for BSP changes to sync application flags for project 'hw5-1'...
19:41:02 INFO  : Checking for BSP changes to sync application flags for project 'hw5-1'...
19:41:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:41:14 INFO  : 'jtag frequency' command is executed.
19:41:14 INFO  : Context for 'APU' is selected.
19:41:14 INFO  : System reset is completed.
19:41:17 INFO  : 'after 3000' command is executed.
19:41:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:41:20 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/hw5-1/_ide/bitstream/top_wrapper.bit"
19:41:20 INFO  : Context for 'APU' is selected.
19:41:20 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/top_wrapper_1/export/top_wrapper_1/hw/top_wrapper.xsa'.
19:41:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:20 INFO  : Context for 'APU' is selected.
19:41:20 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/hw5-1/_ide/psinit/ps7_init.tcl' is done.
19:41:21 INFO  : 'ps7_init' command is executed.
19:41:21 INFO  : 'ps7_post_config' command is executed.
19:41:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:21 INFO  : The application 'C:/FPGA/hw5/Vitis/hw5-1/Debug/hw5-1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/hw5-1/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/top_wrapper_1/export/top_wrapper_1/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/hw5-1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/hw5-1/Debug/hw5-1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:22 INFO  : 'con' command is executed.
19:41:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:41:22 INFO  : Disconnected from the channel tcfchan#5.
19:51:46 INFO  : Checking for BSP changes to sync application flags for project 'hw5-1'...
19:51:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:51:54 INFO  : 'jtag frequency' command is executed.
19:51:54 INFO  : Context for 'APU' is selected.
19:51:55 INFO  : System reset is completed.
19:51:58 INFO  : 'after 3000' command is executed.
19:51:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:52:00 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/hw5-1/_ide/bitstream/top_wrapper.bit"
19:52:00 INFO  : Context for 'APU' is selected.
19:52:00 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/top_wrapper_1/export/top_wrapper_1/hw/top_wrapper.xsa'.
19:52:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:00 INFO  : Context for 'APU' is selected.
19:52:00 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/hw5-1/_ide/psinit/ps7_init.tcl' is done.
19:52:01 INFO  : 'ps7_init' command is executed.
19:52:01 INFO  : 'ps7_post_config' command is executed.
19:52:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:02 INFO  : The application 'C:/FPGA/hw5/Vitis/hw5-1/Debug/hw5-1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/hw5-1/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/top_wrapper_1/export/top_wrapper_1/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/hw5-1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/hw5-1/Debug/hw5-1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:02 INFO  : 'con' command is executed.
19:52:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:52:02 INFO  : Disconnected from the channel tcfchan#6.
19:59:14 ERROR : An unexpected exception occurred in the module 'reading platform'
19:59:14 ERROR : Unexpected exception occurred while writing platform project 'top_wrapper_1' log.
20:00:13 INFO  : Result from executing command 'getProjects': top_wrapper
20:00:13 INFO  : Result from executing command 'getPlatforms': 
20:00:13 ERROR : Unexpected exception occurred while writing platform project 'top_wrapper_1' log.
20:00:14 INFO  : Platform 'top_wrapper' is added to custom repositories.
20:00:22 INFO  : Platform 'top_wrapper' is added to custom repositories.
20:01:34 INFO  : Result from executing command 'getProjects': top_wrapper
20:01:34 INFO  : Result from executing command 'getPlatforms': top_wrapper|C:/FPGA/hw5/Vitis/top_wrapper/export/top_wrapper/top_wrapper.xpfm
20:01:35 INFO  : Checking for BSP changes to sync application flags for project 'hw5_1'...
20:02:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:02:07 INFO  : 'jtag frequency' command is executed.
20:02:07 INFO  : Context for 'APU' is selected.
20:02:07 INFO  : System reset is completed.
20:02:10 INFO  : 'after 3000' command is executed.
20:02:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:02:13 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/hw5_1/_ide/bitstream/top_wrapper.bit"
20:02:13 INFO  : Context for 'APU' is selected.
20:02:13 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
20:02:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:13 INFO  : Context for 'APU' is selected.
20:02:13 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/hw5_1/_ide/psinit/ps7_init.tcl' is done.
20:02:14 INFO  : 'ps7_init' command is executed.
20:02:14 INFO  : 'ps7_post_config' command is executed.
20:02:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:15 INFO  : The application 'C:/FPGA/hw5/Vitis/hw5_1/Debug/hw5_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/hw5_1/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/hw5_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/hw5_1/Debug/hw5_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:15 INFO  : 'con' command is executed.
20:02:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:02:15 INFO  : Disconnected from the channel tcfchan#8.
02:38:33 INFO  : Checking for BSP changes to sync application flags for project 'hw5_1'...
02:38:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:38:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:38:40 INFO  : 'jtag frequency' command is executed.
02:38:40 INFO  : Context for 'APU' is selected.
02:38:40 INFO  : System reset is completed.
02:38:43 INFO  : 'after 3000' command is executed.
02:38:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
02:38:46 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/hw5_1/_ide/bitstream/top_wrapper.bit"
02:38:46 INFO  : Context for 'APU' is selected.
02:38:46 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:38:46 INFO  : 'configparams force-mem-access 1' command is executed.
02:38:46 INFO  : Context for 'APU' is selected.
02:38:46 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/hw5_1/_ide/psinit/ps7_init.tcl' is done.
02:38:47 INFO  : 'ps7_init' command is executed.
02:38:47 INFO  : 'ps7_post_config' command is executed.
02:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:38:47 INFO  : The application 'C:/FPGA/hw5/Vitis/hw5_1/Debug/hw5_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:38:48 INFO  : 'configparams force-mem-access 0' command is executed.
02:38:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/hw5_1/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/hw5_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/hw5_1/Debug/hw5_1.elf
configparams force-mem-access 0
----------------End of Script----------------

02:38:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:38:48 INFO  : 'con' command is executed.
02:38:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:38:48 INFO  : Disconnected from the channel tcfchan#9.
02:38:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:38:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:38:55 INFO  : 'jtag frequency' command is executed.
02:38:55 INFO  : Context for 'APU' is selected.
02:38:55 INFO  : System reset is completed.
02:38:58 INFO  : 'after 3000' command is executed.
02:38:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
02:39:00 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/hw5_1/_ide/bitstream/top_wrapper.bit"
02:39:00 INFO  : Context for 'APU' is selected.
02:39:00 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
02:39:00 INFO  : 'configparams force-mem-access 1' command is executed.
02:39:00 INFO  : Context for 'APU' is selected.
02:39:00 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/hw5_1/_ide/psinit/ps7_init.tcl' is done.
02:39:01 INFO  : 'ps7_init' command is executed.
02:39:01 INFO  : 'ps7_post_config' command is executed.
02:39:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:39:02 INFO  : The application 'C:/FPGA/hw5/Vitis/hw5_1/Debug/hw5_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:39:02 INFO  : 'configparams force-mem-access 0' command is executed.
02:39:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/hw5_1/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/hw5_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/hw5_1/Debug/hw5_1.elf
configparams force-mem-access 0
----------------End of Script----------------

02:39:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:39:02 INFO  : 'con' command is executed.
02:39:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:39:02 INFO  : Disconnected from the channel tcfchan#10.
12:13:03 INFO  : Result from executing command 'getProjects': top_wrapper
12:13:03 INFO  : Result from executing command 'getPlatforms': 
12:13:03 INFO  : Platform 'top_wrapper' is added to custom repositories.
12:13:13 INFO  : Platform 'top_wrapper' is added to custom repositories.
12:14:42 INFO  : Result from executing command 'getProjects': top_wrapper
12:14:42 INFO  : Result from executing command 'getPlatforms': top_wrapper|C:/FPGA/hw5/Vitis/top_wrapper/export/top_wrapper/top_wrapper.xpfm
12:14:42 INFO  : Checking for BSP changes to sync application flags for project 'hw5_1'...
12:14:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:14:55 INFO  : 'jtag frequency' command is executed.
12:14:55 INFO  : Context for 'APU' is selected.
12:14:55 INFO  : System reset is completed.
12:14:58 INFO  : 'after 3000' command is executed.
12:14:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:15:00 INFO  : Device configured successfully with "C:/FPGA/hw5/Vitis/hw5_1/_ide/bitstream/top_wrapper.bit"
12:15:00 INFO  : Context for 'APU' is selected.
12:15:01 INFO  : Hardware design and registers information is loaded from 'C:/FPGA/hw5/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa'.
12:15:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:01 INFO  : Context for 'APU' is selected.
12:15:01 INFO  : Sourcing of 'C:/FPGA/hw5/Vitis/hw5_1/_ide/psinit/ps7_init.tcl' is done.
12:15:02 INFO  : 'ps7_init' command is executed.
12:15:02 INFO  : 'ps7_post_config' command is executed.
12:15:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:02 INFO  : The application 'C:/FPGA/hw5/Vitis/hw5_1/Debug/hw5_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:15:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/FPGA/hw5/Vitis/hw5_1/_ide/bitstream/top_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/FPGA/hw5/Vitis/top_wrapper/export/top_wrapper/hw/top_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/FPGA/hw5/Vitis/hw5_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/FPGA/hw5/Vitis/hw5_1/Debug/hw5_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:15:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:02 INFO  : 'con' command is executed.
12:15:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:15:02 INFO  : Disconnected from the channel tcfchan#12.
