Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar  5 14:14:50 2019
| Host         : Alex-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab8_KeyboardMusic_timing_summary_routed.rpt -pb Lab8_KeyboardMusic_timing_summary_routed.pb -rpx Lab8_KeyboardMusic_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab8_KeyboardMusic
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.412        0.000                      0                  492        0.095        0.000                      0                  492        4.500        0.000                       0                   257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.412        0.000                      0                  375        0.095        0.000                      0                  375        4.500        0.000                       0                   257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.599        0.000                      0                  117        0.332        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 atk_step_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddfs0/modu/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.642ns (16.875%)  route 3.162ns (83.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.712     5.315    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  atk_step_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.518     5.833 r  atk_step_reg[16]/Q
                         net (fo=33, routed)          2.580     8.413    adsr0/atk_step[16]
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.124     8.537 r  adsr0/modu_i_21/O
                         net (fo=1, routed)           0.582     9.119    ddfs0/A[10]
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.607    15.029    ddfs0/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/CLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.253    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.722    11.531    ddfs0/modu
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 atk_step_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddfs0/modu/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.952ns (25.081%)  route 2.844ns (74.919%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDSE                                         r  atk_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDSE (Prop_fdse_C_Q)         0.456     5.770 r  atk_step_reg[14]/Q
                         net (fo=3, routed)           0.832     6.601    ddfs0/atk_step[13]
    SLICE_X7Y80          LUT4 (Prop_lut4_I2_O)        0.124     6.725 f  ddfs0/modu_i_123/O
                         net (fo=1, routed)           0.407     7.132    ddfs0/modu_i_123_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.256 f  ddfs0/modu_i_120/O
                         net (fo=1, routed)           0.296     7.552    ddfs0/modu_i_120_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.676 f  ddfs0/modu_i_65/O
                         net (fo=15, routed)          0.771     8.447    adsr0/modu_1
    SLICE_X8Y83          LUT6 (Prop_lut6_I2_O)        0.124     8.571 r  adsr0/modu_i_17/O
                         net (fo=1, routed)           0.538     9.109    ddfs0/A[14]
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.607    15.029    ddfs0/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/CLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.253    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.722    11.531    ddfs0/modu
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 atk_step_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddfs0/modu/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.952ns (25.111%)  route 2.839ns (74.889%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDSE                                         r  atk_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDSE (Prop_fdse_C_Q)         0.456     5.770 f  atk_step_reg[14]/Q
                         net (fo=3, routed)           0.832     6.601    ddfs0/atk_step[13]
    SLICE_X7Y80          LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  ddfs0/modu_i_123/O
                         net (fo=1, routed)           0.407     7.132    ddfs0/modu_i_123_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  ddfs0/modu_i_120/O
                         net (fo=1, routed)           0.296     7.552    ddfs0/modu_i_120_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  ddfs0/modu_i_65/O
                         net (fo=15, routed)          0.767     8.443    adsr0/modu_1
    SLICE_X8Y83          LUT6 (Prop_lut6_I3_O)        0.124     8.567 r  adsr0/modu_i_22/O
                         net (fo=1, routed)           0.538     9.105    ddfs0/A[9]
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.607    15.029    ddfs0/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/CLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.253    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722    11.531    ddfs0/modu
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 atk_step_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddfs0/modu/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.952ns (25.206%)  route 2.825ns (74.794%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDSE                                         r  atk_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDSE (Prop_fdse_C_Q)         0.456     5.770 f  atk_step_reg[14]/Q
                         net (fo=3, routed)           0.832     6.601    ddfs0/atk_step[13]
    SLICE_X7Y80          LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  ddfs0/modu_i_123/O
                         net (fo=1, routed)           0.407     7.132    ddfs0/modu_i_123_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  ddfs0/modu_i_120/O
                         net (fo=1, routed)           0.296     7.552    ddfs0/modu_i_120_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  ddfs0/modu_i_65/O
                         net (fo=15, routed)          0.768     8.444    adsr0/modu_1
    SLICE_X8Y83          LUT6 (Prop_lut6_I3_O)        0.124     8.568 r  adsr0/modu_i_19/O
                         net (fo=1, routed)           0.522     9.091    ddfs0/A[12]
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.607    15.029    ddfs0/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/CLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.253    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.722    11.531    ddfs0/modu
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 atk_step_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddfs0/modu/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 0.952ns (25.407%)  route 2.795ns (74.593%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDSE                                         r  atk_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDSE (Prop_fdse_C_Q)         0.456     5.770 f  atk_step_reg[14]/Q
                         net (fo=3, routed)           0.832     6.601    ddfs0/atk_step[13]
    SLICE_X7Y80          LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  ddfs0/modu_i_123/O
                         net (fo=1, routed)           0.407     7.132    ddfs0/modu_i_123_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  ddfs0/modu_i_120/O
                         net (fo=1, routed)           0.296     7.552    ddfs0/modu_i_120_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  ddfs0/modu_i_65/O
                         net (fo=15, routed)          0.735     8.411    adsr0/modu_1
    SLICE_X9Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.535 r  adsr0/modu_i_24/O
                         net (fo=1, routed)           0.526     9.061    ddfs0/A[7]
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.607    15.029    ddfs0/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/CLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.253    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.722    11.531    ddfs0/modu
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 atk_step_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddfs0/modu/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.952ns (25.450%)  route 2.789ns (74.550%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDSE                                         r  atk_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDSE (Prop_fdse_C_Q)         0.456     5.770 f  atk_step_reg[14]/Q
                         net (fo=3, routed)           0.832     6.601    ddfs0/atk_step[13]
    SLICE_X7Y80          LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  ddfs0/modu_i_123/O
                         net (fo=1, routed)           0.407     7.132    ddfs0/modu_i_123_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  ddfs0/modu_i_120/O
                         net (fo=1, routed)           0.296     7.552    ddfs0/modu_i_120_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  ddfs0/modu_i_65/O
                         net (fo=15, routed)          0.732     8.408    adsr0/modu_1
    SLICE_X9Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.532 r  adsr0/modu_i_27/O
                         net (fo=1, routed)           0.522     9.054    ddfs0/A[4]
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.607    15.029    ddfs0/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/CLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.253    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    11.531    ddfs0/modu
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 atk_step_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddfs0/modu/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.952ns (25.599%)  route 2.767ns (74.401%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDSE                                         r  atk_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDSE (Prop_fdse_C_Q)         0.456     5.770 f  atk_step_reg[14]/Q
                         net (fo=3, routed)           0.832     6.601    ddfs0/atk_step[13]
    SLICE_X7Y80          LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  ddfs0/modu_i_123/O
                         net (fo=1, routed)           0.407     7.132    ddfs0/modu_i_123_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  ddfs0/modu_i_120/O
                         net (fo=1, routed)           0.296     7.552    ddfs0/modu_i_120_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  ddfs0/modu_i_65/O
                         net (fo=15, routed)          0.569     8.245    adsr0/modu_1
    SLICE_X9Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.369 r  adsr0/modu_i_30/O
                         net (fo=1, routed)           0.663     9.033    ddfs0/A[1]
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.607    15.029    ddfs0/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/CLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.253    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722    11.531    ddfs0/modu
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 atk_step_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddfs0/modu/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.952ns (25.774%)  route 2.742ns (74.226%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDSE                                         r  atk_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDSE (Prop_fdse_C_Q)         0.456     5.770 f  atk_step_reg[14]/Q
                         net (fo=3, routed)           0.832     6.601    ddfs0/atk_step[13]
    SLICE_X7Y80          LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  ddfs0/modu_i_123/O
                         net (fo=1, routed)           0.407     7.132    ddfs0/modu_i_123_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  ddfs0/modu_i_120/O
                         net (fo=1, routed)           0.296     7.552    ddfs0/modu_i_120_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  ddfs0/modu_i_65/O
                         net (fo=15, routed)          0.673     8.349    adsr0/modu_1
    SLICE_X8Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.473 r  adsr0/modu_i_28/O
                         net (fo=1, routed)           0.534     9.007    ddfs0/A[3]
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.607    15.029    ddfs0/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/CLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.253    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722    11.531    ddfs0/modu
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 atk_step_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddfs0/modu/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.952ns (25.788%)  route 2.740ns (74.212%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDSE                                         r  atk_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDSE (Prop_fdse_C_Q)         0.456     5.770 f  atk_step_reg[14]/Q
                         net (fo=3, routed)           0.832     6.601    ddfs0/atk_step[13]
    SLICE_X7Y80          LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  ddfs0/modu_i_123/O
                         net (fo=1, routed)           0.407     7.132    ddfs0/modu_i_123_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  ddfs0/modu_i_120/O
                         net (fo=1, routed)           0.296     7.552    ddfs0/modu_i_120_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  ddfs0/modu_i_65/O
                         net (fo=15, routed)          0.299     7.975    adsr0/modu_1
    SLICE_X7Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  adsr0/modu_i_26/O
                         net (fo=1, routed)           0.906     9.005    ddfs0/A[5]
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.607    15.029    ddfs0/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/CLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.253    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722    11.531    ddfs0/modu
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 atk_step_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddfs0/modu/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.952ns (25.877%)  route 2.727ns (74.123%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.711     5.314    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDSE                                         r  atk_step_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDSE (Prop_fdse_C_Q)         0.456     5.770 f  atk_step_reg[14]/Q
                         net (fo=3, routed)           0.832     6.601    ddfs0/atk_step[13]
    SLICE_X7Y80          LUT4 (Prop_lut4_I2_O)        0.124     6.725 r  ddfs0/modu_i_123/O
                         net (fo=1, routed)           0.407     7.132    ddfs0/modu_i_123_n_0
    SLICE_X7Y80          LUT5 (Prop_lut5_I4_O)        0.124     7.256 r  ddfs0/modu_i_120/O
                         net (fo=1, routed)           0.296     7.552    ddfs0/modu_i_120_n_0
    SLICE_X7Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.676 r  ddfs0/modu_i_65/O
                         net (fo=15, routed)          0.670     8.346    adsr0/modu_1
    SLICE_X8Y81          LUT6 (Prop_lut6_I3_O)        0.124     8.470 r  adsr0/modu_i_31/O
                         net (fo=1, routed)           0.522     8.993    ddfs0/A[0]
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.607    15.029    ddfs0/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ddfs0/modu/CLK
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.253    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722    11.531    ddfs0/modu
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  2.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ps2rx0/b_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            makeCode_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.260%)  route 0.193ns (57.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.566     1.485    ps2rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  ps2rx0/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ps2rx0/b_reg_reg[4]/Q
                         net (fo=5, routed)           0.193     1.819    rxData[3]
    RAMB18_X0Y28         RAMB18E1                                     r  makeCode_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.876     2.041    CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  makeCode_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.724    makeCode_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ps2rx0/b_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            makeCode_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.063%)  route 0.194ns (57.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.566     1.485    ps2rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  ps2rx0/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ps2rx0/b_reg_reg[4]/Q
                         net (fo=5, routed)           0.194     1.821    rxData[3]
    RAMB18_X0Y28         RAMB18E1                                     r  makeCode_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.873     2.038    CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  makeCode_reg/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.721    makeCode_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sus_level_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adsr0/a_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.699%)  route 0.115ns (38.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  sus_level_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sus_level_reg[24]/Q
                         net (fo=3, routed)           0.115     1.775    adsr0/a_reg_reg[31]_0[8]
    SLICE_X6Y85          LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  adsr0/a_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.820    adsr0/a_reg[24]_i_1_n_0
    SLICE_X6Y85          FDCE                                         r  adsr0/a_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.869     2.034    adsr0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  adsr0/a_reg_reg[24]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y85          FDCE (Hold_fdce_C_D)         0.120     1.653    adsr0/a_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ps2rx0/filter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2rx0/filter_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.590     1.509    ps2rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  ps2rx0/filter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  ps2rx0/filter_reg_reg[3]/Q
                         net (fo=3, routed)           0.119     1.769    ps2rx0/filter_next[2]
    SLICE_X6Y75          FDRE                                         r  ps2rx0/filter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.858     2.023    ps2rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y75          FDRE                                         r  ps2rx0/filter_reg_reg[2]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X6Y75          FDRE (Hold_fdre_C_D)         0.063     1.585    ps2rx0/filter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ps2rx0/b_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            makeCode_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.782%)  route 0.303ns (68.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.565     1.484    ps2rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  ps2rx0/b_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  ps2rx0/b_reg_reg[8]/Q
                         net (fo=8, routed)           0.303     1.928    rxData[7]
    RAMB18_X0Y28         RAMB18E1                                     r  makeCode_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.876     2.041    CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  makeCode_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.724    makeCode_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ps2rx0/b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            makeCode_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.549%)  route 0.306ns (68.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.566     1.485    ps2rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  ps2rx0/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ps2rx0/b_reg_reg[3]/Q
                         net (fo=8, routed)           0.306     1.932    rxData[2]
    RAMB18_X0Y28         RAMB18E1                                     r  makeCode_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.876     2.041    CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  makeCode_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.724    makeCode_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ps2rx0/b_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            makeCode_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.671%)  route 0.304ns (68.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.565     1.484    ps2rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  ps2rx0/b_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  ps2rx0/b_reg_reg[8]/Q
                         net (fo=8, routed)           0.304     1.930    rxData[7]
    RAMB18_X0Y28         RAMB18E1                                     r  makeCode_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.873     2.038    CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  makeCode_reg/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.721    makeCode_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundOn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.593     1.512    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  state_reg[0]/Q
                         net (fo=7, routed)           0.106     1.783    ps2rx0/state[0]
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.045     1.828 r  ps2rx0/soundOn_i_1/O
                         net (fo=1, routed)           0.000     1.828    ps2rx0_n_3
    SLICE_X7Y71          FDRE                                         r  soundOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.862     2.027    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  soundOn_reg/C
                         clock pessimism             -0.501     1.525    
    SLICE_X7Y71          FDRE (Hold_fdre_C_D)         0.091     1.616    soundOn_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ps2rx0/b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            makeCode_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.549%)  route 0.306ns (68.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.566     1.485    ps2rx0/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y70          FDRE                                         r  ps2rx0/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ps2rx0/b_reg_reg[3]/Q
                         net (fo=8, routed)           0.306     1.932    rxData[2]
    RAMB18_X0Y28         RAMB18E1                                     r  makeCode_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.873     2.038    CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  makeCode_reg/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.721    makeCode_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.593     1.512    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.148     1.660 r  state_reg[2]/Q
                         net (fo=8, routed)           0.101     1.761    ps2rx0/state[2]
    SLICE_X6Y71          LUT4 (Prop_lut4_I3_O)        0.098     1.859 r  ps2rx0/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    ps2rx0_n_2
    SLICE_X6Y71          FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.862     2.027    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  state_reg[1]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X6Y71          FDRE (Hold_fdre_C_D)         0.121     1.633    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y32     ddfs0/modu/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28    makeCode_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28    makeCode_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y30     pcm_reg/CLK
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y79    pcm_reg_i_23/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y70     LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y70     LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y70     LED_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y70     LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y72     LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y72     LED_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y72     ps2rx0/b_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y72     ps2rx0/b_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75     ps2rx0/filter_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75     ps2rx0/filter_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75     ps2rx0/filter_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75     ps2rx0/filter_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75     ps2rx0/filter_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75     ps2rx0/filter_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y66     LED_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y66     LED_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y84     sus_level_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y83     sus_level_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y83     sus_level_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y84     sus_level_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y84     sus_level_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y83     sus_level_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y84     sus_level_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y84     sus_level_reg[25]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ds_1bit_dac0/acc_reg_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 0.456ns (9.436%)  route 4.376ns (90.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.721     5.324    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  reset_reg/Q
                         net (fo=145, routed)         4.376    10.156    ds_1bit_dac0/AR[0]
    SLICE_X13Y81         FDCE                                         f  ds_1bit_dac0/acc_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.514    14.937    ds_1bit_dac0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y81         FDCE                                         r  ds_1bit_dac0/acc_reg_reg[16]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X13Y81         FDCE (Recov_fdce_C_CLR)     -0.405    14.755    ds_1bit_dac0/acc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ds_1bit_dac0/acc_reg_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.456ns (9.715%)  route 4.238ns (90.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.721     5.324    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  reset_reg/Q
                         net (fo=145, routed)         4.238    10.018    ds_1bit_dac0/AR[0]
    SLICE_X13Y80         FDCE                                         f  ds_1bit_dac0/acc_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.513    14.936    ds_1bit_dac0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y80         FDCE                                         r  ds_1bit_dac0/acc_reg_reg[12]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X13Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.754    ds_1bit_dac0/acc_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ds_1bit_dac0/acc_reg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.456ns (9.715%)  route 4.238ns (90.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.721     5.324    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  reset_reg/Q
                         net (fo=145, routed)         4.238    10.018    ds_1bit_dac0/AR[0]
    SLICE_X13Y80         FDCE                                         f  ds_1bit_dac0/acc_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.513    14.936    ds_1bit_dac0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y80         FDCE                                         r  ds_1bit_dac0/acc_reg_reg[13]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X13Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.754    ds_1bit_dac0/acc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ds_1bit_dac0/acc_reg_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.456ns (9.715%)  route 4.238ns (90.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.721     5.324    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  reset_reg/Q
                         net (fo=145, routed)         4.238    10.018    ds_1bit_dac0/AR[0]
    SLICE_X13Y80         FDCE                                         f  ds_1bit_dac0/acc_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.513    14.936    ds_1bit_dac0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y80         FDCE                                         r  ds_1bit_dac0/acc_reg_reg[14]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X13Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.754    ds_1bit_dac0/acc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ds_1bit_dac0/acc_reg_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.456ns (9.715%)  route 4.238ns (90.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.721     5.324    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  reset_reg/Q
                         net (fo=145, routed)         4.238    10.018    ds_1bit_dac0/AR[0]
    SLICE_X13Y80         FDCE                                         f  ds_1bit_dac0/acc_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.513    14.936    ds_1bit_dac0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y80         FDCE                                         r  ds_1bit_dac0/acc_reg_reg[15]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X13Y80         FDCE (Recov_fdce_C_CLR)     -0.405    14.754    ds_1bit_dac0/acc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ds_1bit_dac0/acc_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.456ns (10.031%)  route 4.090ns (89.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.721     5.324    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  reset_reg/Q
                         net (fo=145, routed)         4.090     9.869    ds_1bit_dac0/AR[0]
    SLICE_X13Y79         FDCE                                         f  ds_1bit_dac0/acc_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.513    14.936    ds_1bit_dac0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y79         FDCE                                         r  ds_1bit_dac0/acc_reg_reg[10]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X13Y79         FDCE (Recov_fdce_C_CLR)     -0.405    14.754    ds_1bit_dac0/acc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ds_1bit_dac0/acc_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.456ns (10.031%)  route 4.090ns (89.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.721     5.324    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  reset_reg/Q
                         net (fo=145, routed)         4.090     9.869    ds_1bit_dac0/AR[0]
    SLICE_X13Y79         FDCE                                         f  ds_1bit_dac0/acc_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.513    14.936    ds_1bit_dac0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y79         FDCE                                         r  ds_1bit_dac0/acc_reg_reg[11]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X13Y79         FDCE (Recov_fdce_C_CLR)     -0.405    14.754    ds_1bit_dac0/acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ds_1bit_dac0/acc_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.456ns (10.031%)  route 4.090ns (89.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.721     5.324    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  reset_reg/Q
                         net (fo=145, routed)         4.090     9.869    ds_1bit_dac0/AR[0]
    SLICE_X13Y79         FDCE                                         f  ds_1bit_dac0/acc_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.513    14.936    ds_1bit_dac0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y79         FDCE                                         r  ds_1bit_dac0/acc_reg_reg[8]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X13Y79         FDCE (Recov_fdce_C_CLR)     -0.405    14.754    ds_1bit_dac0/acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ds_1bit_dac0/acc_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.456ns (10.031%)  route 4.090ns (89.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.721     5.324    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  reset_reg/Q
                         net (fo=145, routed)         4.090     9.869    ds_1bit_dac0/AR[0]
    SLICE_X13Y79         FDCE                                         f  ds_1bit_dac0/acc_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.513    14.936    ds_1bit_dac0/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y79         FDCE                                         r  ds_1bit_dac0/acc_reg_reg[9]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X13Y79         FDCE (Recov_fdce_C_CLR)     -0.405    14.754    ds_1bit_dac0/acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcm_reg_i_23/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.456ns (10.031%)  route 4.090ns (89.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.721     5.324    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  reset_reg/Q
                         net (fo=145, routed)         4.090     9.869    reset
    SLICE_X12Y79         FDCE                                         f  pcm_reg_i_23/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         1.513    14.936    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y79         FDCE                                         r  pcm_reg_i_23/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X12Y79         FDCE (Recov_fdce_C_CLR)     -0.319    14.840    pcm_reg_i_23
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  4.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adsr0/FSM_onehot_state_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.336%)  route 0.139ns (49.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=145, routed)         0.139     1.800    adsr0/AR[0]
    SLICE_X2Y87          FDCE                                         f  adsr0/FSM_onehot_state_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.873     2.038    adsr0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  adsr0/FSM_onehot_state_reg_reg[3]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDCE (Remov_fdce_C_CLR)     -0.067     1.468    adsr0/FSM_onehot_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adsr0/FSM_onehot_state_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.336%)  route 0.139ns (49.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=145, routed)         0.139     1.800    adsr0/AR[0]
    SLICE_X2Y87          FDCE                                         f  adsr0/FSM_onehot_state_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.873     2.038    adsr0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  adsr0/FSM_onehot_state_reg_reg[4]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDCE (Remov_fdce_C_CLR)     -0.067     1.468    adsr0/FSM_onehot_state_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adsr0/FSM_onehot_state_reg_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.336%)  route 0.139ns (49.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=145, routed)         0.139     1.800    adsr0/AR[0]
    SLICE_X2Y87          FDPE                                         f  adsr0/FSM_onehot_state_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.873     2.038    adsr0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDPE                                         r  adsr0/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDPE (Remov_fdpe_C_PRE)     -0.071     1.464    adsr0/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adsr0/a_reg_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.336%)  route 0.139ns (49.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=145, routed)         0.139     1.800    adsr0/AR[0]
    SLICE_X3Y87          FDCE                                         f  adsr0/a_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.873     2.038    adsr0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  adsr0/a_reg_reg[27]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X3Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.443    adsr0/a_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adsr0/a_reg_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.336%)  route 0.139ns (49.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=145, routed)         0.139     1.800    adsr0/AR[0]
    SLICE_X3Y87          FDCE                                         f  adsr0/a_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.873     2.038    adsr0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  adsr0/a_reg_reg[31]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X3Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.443    adsr0/a_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adsr0/FSM_onehot_state_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.680%)  route 0.189ns (57.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=145, routed)         0.189     1.851    adsr0/AR[0]
    SLICE_X5Y86          FDCE                                         f  adsr0/FSM_onehot_state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.869     2.034    adsr0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  adsr0/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X5Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.462    adsr0/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adsr0/FSM_onehot_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.907%)  route 0.195ns (58.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=145, routed)         0.195     1.857    adsr0/AR[0]
    SLICE_X2Y86          FDCE                                         f  adsr0/FSM_onehot_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.872     2.037    adsr0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  adsr0/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y86          FDCE (Remov_fdce_C_CLR)     -0.067     1.467    adsr0/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adsr0/a_reg_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.533%)  route 0.306ns (68.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=145, routed)         0.306     1.967    adsr0/AR[0]
    SLICE_X6Y86          FDCE                                         f  adsr0/a_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.869     2.034    adsr0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y86          FDCE                                         r  adsr0/a_reg_reg[23]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X6Y86          FDCE (Remov_fdce_C_CLR)     -0.067     1.487    adsr0/a_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adsr0/a_reg_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.598%)  route 0.370ns (72.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=145, routed)         0.370     2.031    adsr0/AR[0]
    SLICE_X6Y85          FDCE                                         f  adsr0/a_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.869     2.034    adsr0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  adsr0/a_reg_reg[24]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X6Y85          FDCE (Remov_fdce_C_CLR)     -0.067     1.487    adsr0/a_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adsr0/a_reg_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.598%)  route 0.370ns (72.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  reset_reg/Q
                         net (fo=145, routed)         0.370     2.031    adsr0/AR[0]
    SLICE_X6Y85          FDCE                                         f  adsr0/a_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=256, routed)         0.869     2.034    adsr0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y85          FDCE                                         r  adsr0/a_reg_reg[26]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X6Y85          FDCE (Remov_fdce_C_CLR)     -0.067     1.487    adsr0/a_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.544    





