

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Jul 19 17:37:32 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MM_FunctionPipeline
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    5|    5|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 5, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i8 %a_0, i64 0, i64 0" [../files/matrixmul.cpp:26]   --->   Operation 11 'getelementptr' 'a_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.67ns)   --->   "%a_0_load = load i2 %a_0_addr" [../files/matrixmul.cpp:26]   --->   Operation 12 'load' 'a_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i8 %a_1, i64 0, i64 0" [../files/matrixmul.cpp:26]   --->   Operation 13 'getelementptr' 'a_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.67ns)   --->   "%a_1_load = load i2 %a_1_addr" [../files/matrixmul.cpp:26]   --->   Operation 14 'load' 'a_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr i8 %a_2, i64 0, i64 0" [../files/matrixmul.cpp:26]   --->   Operation 15 'getelementptr' 'a_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.67ns)   --->   "%a_2_load = load i2 %a_2_addr" [../files/matrixmul.cpp:26]   --->   Operation 16 'load' 'a_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_0_addr_2 = getelementptr i8 %b_0, i64 0, i64 2" [../files/matrixmul.cpp:26]   --->   Operation 17 'getelementptr' 'b_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.67ns)   --->   "%b_0_load_2 = load i2 %b_0_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 18 'load' 'b_0_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b_1_addr_2 = getelementptr i8 %b_1, i64 0, i64 2" [../files/matrixmul.cpp:26]   --->   Operation 19 'getelementptr' 'b_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.67ns)   --->   "%b_1_load_2 = load i2 %b_1_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 20 'load' 'b_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_2_addr_2 = getelementptr i8 %b_2, i64 0, i64 2" [../files/matrixmul.cpp:26]   --->   Operation 21 'getelementptr' 'b_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.67ns)   --->   "%b_2_load_2 = load i2 %b_2_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 22 'load' 'b_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>

State 2 <SV = 1> <Delay = 1.67>
ST_2 : Operation 23 [1/2] (0.67ns)   --->   "%a_0_load = load i2 %a_0_addr" [../files/matrixmul.cpp:26]   --->   Operation 23 'load' 'a_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 24 [1/2] (0.67ns)   --->   "%a_1_load = load i2 %a_1_addr" [../files/matrixmul.cpp:26]   --->   Operation 24 'load' 'a_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%b_0_addr_1 = getelementptr i8 %b_0, i64 0, i64 1" [../files/matrixmul.cpp:26]   --->   Operation 25 'getelementptr' 'b_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.67ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 26 'load' 'b_0_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 27 [1/2] (0.67ns)   --->   "%a_2_load = load i2 %a_2_addr" [../files/matrixmul.cpp:26]   --->   Operation 27 'load' 'a_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i8 %a_2_load" [../files/matrixmul.cpp:26]   --->   Operation 28 'sext' 'sext_ln26_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.67ns)   --->   "%b_0_load_2 = load i2 %b_0_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 29 'load' 'b_0_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i8 %b_0_load_2" [../files/matrixmul.cpp:26]   --->   Operation 30 'sext' 'sext_ln26_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [3/3] (0.99ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_1 = mul i16 %sext_ln26_5, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 31 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr i8 %b_1, i64 0, i64 1" [../files/matrixmul.cpp:26]   --->   Operation 32 'getelementptr' 'b_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.67ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 33 'load' 'b_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 34 [1/2] (0.67ns)   --->   "%b_1_load_2 = load i2 %b_1_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 34 'load' 'b_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln26_8 = sext i8 %b_1_load_2" [../files/matrixmul.cpp:26]   --->   Operation 35 'sext' 'sext_ln26_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_2)   --->   "%mul_ln26_4 = mul i16 %sext_ln26_8, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 36 'mul' 'mul_ln26_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%b_2_addr_1 = getelementptr i8 %b_2, i64 0, i64 1" [../files/matrixmul.cpp:26]   --->   Operation 37 'getelementptr' 'b_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.67ns)   --->   "%b_2_load_1 = load i2 %b_2_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 38 'load' 'b_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 39 [1/2] (0.67ns)   --->   "%b_2_load_2 = load i2 %b_2_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 39 'load' 'b_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%a_0_addr_1 = getelementptr i8 %a_0, i64 0, i64 1" [../files/matrixmul.cpp:26]   --->   Operation 40 'getelementptr' 'a_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.67ns)   --->   "%a_0_load_1 = load i2 %a_0_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 41 'load' 'a_0_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%a_1_addr_1 = getelementptr i8 %a_1, i64 0, i64 1" [../files/matrixmul.cpp:26]   --->   Operation 42 'getelementptr' 'a_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (0.67ns)   --->   "%a_1_load_1 = load i2 %a_1_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 43 'load' 'a_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%a_2_addr_1 = getelementptr i8 %a_2, i64 0, i64 1" [../files/matrixmul.cpp:26]   --->   Operation 44 'getelementptr' 'a_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (0.67ns)   --->   "%a_2_load_1 = load i2 %a_2_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 45 'load' 'a_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>

State 3 <SV = 2> <Delay = 1.67>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i8 %b_0, i64 0, i64 0" [../files/matrixmul.cpp:26]   --->   Operation 46 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (0.67ns)   --->   "%b_0_load = load i2 %b_0_addr" [../files/matrixmul.cpp:26]   --->   Operation 47 'load' 'b_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i8 %a_1_load" [../files/matrixmul.cpp:26]   --->   Operation 48 'sext' 'sext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (0.67ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 49 'load' 'b_0_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i8 %b_0_load_1" [../files/matrixmul.cpp:26]   --->   Operation 50 'sext' 'sext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [3/3] (0.99ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln26 = mul i16 %sext_ln26_3, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 51 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [2/3] (0.99ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_1 = mul i16 %sext_ln26_5, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 52 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i8 %b_1, i64 0, i64 0" [../files/matrixmul.cpp:26]   --->   Operation 53 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.67ns)   --->   "%b_1_load = load i2 %b_1_addr" [../files/matrixmul.cpp:26]   --->   Operation 54 'load' 'b_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 55 [1/2] (0.67ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 55 'load' 'b_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i8 %b_1_load_1" [../files/matrixmul.cpp:26]   --->   Operation 56 'sext' 'sext_ln26_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [3/3] (0.99ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln26_3 = mul i16 %sext_ln26_7, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 57 'mul' 'mul_ln26_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_2)   --->   "%mul_ln26_4 = mul i16 %sext_ln26_8, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 58 'mul' 'mul_ln26_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr i8 %b_2, i64 0, i64 0" [../files/matrixmul.cpp:26]   --->   Operation 59 'getelementptr' 'b_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (0.67ns)   --->   "%b_2_load = load i2 %b_2_addr" [../files/matrixmul.cpp:26]   --->   Operation 60 'load' 'b_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 61 [1/2] (0.67ns)   --->   "%b_2_load_1 = load i2 %b_2_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 61 'load' 'b_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln26_11 = sext i8 %b_2_load_2" [../files/matrixmul.cpp:26]   --->   Operation 62 'sext' 'sext_ln26_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_4)   --->   "%mul_ln26_7 = mul i16 %sext_ln26_11, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 63 'mul' 'mul_ln26_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/2] (0.67ns)   --->   "%a_0_load_1 = load i2 %a_0_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 64 'load' 'a_0_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 65 [1/2] (0.67ns)   --->   "%a_1_load_1 = load i2 %a_1_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 65 'load' 'a_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 66 [1/2] (0.67ns)   --->   "%a_2_load_1 = load i2 %a_2_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 66 'load' 'a_2_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln26_14 = sext i8 %a_2_load_1" [../files/matrixmul.cpp:26]   --->   Operation 67 'sext' 'sext_ln26_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_6)   --->   "%mul_ln26_10 = mul i16 %sext_ln26_14, i16 %sext_ln26_5" [../files/matrixmul.cpp:26]   --->   Operation 68 'mul' 'mul_ln26_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%a_0_addr_2 = getelementptr i8 %a_0, i64 0, i64 2" [../files/matrixmul.cpp:26]   --->   Operation 69 'getelementptr' 'a_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (0.67ns)   --->   "%a_0_load_2 = load i2 %a_0_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 70 'load' 'a_0_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%a_1_addr_2 = getelementptr i8 %a_1, i64 0, i64 2" [../files/matrixmul.cpp:26]   --->   Operation 71 'getelementptr' 'a_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (0.67ns)   --->   "%a_1_load_2 = load i2 %a_1_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 72 'load' 'a_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%a_2_addr_2 = getelementptr i8 %a_2, i64 0, i64 2" [../files/matrixmul.cpp:26]   --->   Operation 73 'getelementptr' 'a_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (0.67ns)   --->   "%a_2_load_2 = load i2 %a_2_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 74 'load' 'a_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>

State 4 <SV = 3> <Delay = 2.97>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i8 %a_0_load" [../files/matrixmul.cpp:26]   --->   Operation 75 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (0.67ns)   --->   "%b_0_load = load i2 %b_0_addr" [../files/matrixmul.cpp:26]   --->   Operation 76 'load' 'b_0_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i8 %b_0_load" [../files/matrixmul.cpp:26]   --->   Operation 77 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.65ns)   --->   "%tmp = mul i16 %sext_ln26_1, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 78 'mul' 'tmp' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [2/3] (0.99ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln26 = mul i16 %sext_ln26_3, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 79 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/3] (0.00ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_1 = mul i16 %sext_ln26_5, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 80 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26 = add i16 %tmp, i16 %mul_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 81 'add' 'add_ln26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/2] (0.67ns)   --->   "%b_1_load = load i2 %b_1_addr" [../files/matrixmul.cpp:26]   --->   Operation 82 'load' 'b_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i8 %b_1_load" [../files/matrixmul.cpp:26]   --->   Operation 83 'sext' 'sext_ln26_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.65ns)   --->   "%tmp_2 = mul i16 %sext_ln26_6, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 84 'mul' 'tmp_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [2/3] (0.99ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln26_3 = mul i16 %sext_ln26_7, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 85 'mul' 'mul_ln26_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_2)   --->   "%mul_ln26_4 = mul i16 %sext_ln26_8, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 86 'mul' 'mul_ln26_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_2 = add i16 %tmp_2, i16 %mul_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 87 'add' 'add_ln26_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/2] (0.67ns)   --->   "%b_2_load = load i2 %b_2_addr" [../files/matrixmul.cpp:26]   --->   Operation 88 'load' 'b_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln26_10 = sext i8 %b_2_load_1" [../files/matrixmul.cpp:26]   --->   Operation 89 'sext' 'sext_ln26_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [3/3] (0.99ns) (grouped into DSP with root node tmp_5)   --->   "%mul_ln26_6 = mul i16 %sext_ln26_10, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 90 'mul' 'mul_ln26_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_4)   --->   "%mul_ln26_7 = mul i16 %sext_ln26_11, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 91 'mul' 'mul_ln26_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln26_13 = sext i8 %a_1_load_1" [../files/matrixmul.cpp:26]   --->   Operation 92 'sext' 'sext_ln26_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [3/3] (0.99ns) (grouped into DSP with root node tmp_7)   --->   "%mul_ln26_9 = mul i16 %sext_ln26_13, i16 %sext_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 93 'mul' 'mul_ln26_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 94 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_6)   --->   "%mul_ln26_10 = mul i16 %sext_ln26_14, i16 %sext_ln26_5" [../files/matrixmul.cpp:26]   --->   Operation 94 'mul' 'mul_ln26_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_8)   --->   "%mul_ln26_13 = mul i16 %sext_ln26_14, i16 %sext_ln26_8" [../files/matrixmul.cpp:26]   --->   Operation 95 'mul' 'mul_ln26_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_10)   --->   "%mul_ln26_16 = mul i16 %sext_ln26_14, i16 %sext_ln26_11" [../files/matrixmul.cpp:26]   --->   Operation 96 'mul' 'mul_ln26_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [1/2] (0.67ns)   --->   "%a_0_load_2 = load i2 %a_0_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 97 'load' 'a_0_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 98 [1/2] (0.67ns)   --->   "%a_1_load_2 = load i2 %a_1_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 98 'load' 'a_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>
ST_4 : Operation 99 [1/2] (0.67ns)   --->   "%a_2_load_2 = load i2 %a_2_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 99 'load' 'a_2_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 3> <RAM>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 100 [1/3] (0.00ns) (grouped into DSP with root node tmp_1)   --->   "%mul_ln26 = mul i16 %sext_ln26_3, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 100 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26 = add i16 %tmp, i16 %mul_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 101 'add' 'add_ln26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_1 = add i16 %add_ln26, i16 %mul_ln26" [../files/matrixmul.cpp:26]   --->   Operation 102 'add' 'tmp_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/3] (0.00ns) (grouped into DSP with root node tmp_3)   --->   "%mul_ln26_3 = mul i16 %sext_ln26_7, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 103 'mul' 'mul_ln26_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_2 = add i16 %tmp_2, i16 %mul_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 104 'add' 'add_ln26_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_3 = add i16 %add_ln26_2, i16 %mul_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 105 'add' 'tmp_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln26_9 = sext i8 %b_2_load" [../files/matrixmul.cpp:26]   --->   Operation 106 'sext' 'sext_ln26_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.65ns)   --->   "%tmp_4 = mul i16 %sext_ln26_9, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 107 'mul' 'tmp_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [2/3] (0.99ns) (grouped into DSP with root node tmp_5)   --->   "%mul_ln26_6 = mul i16 %sext_ln26_10, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 108 'mul' 'mul_ln26_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_4)   --->   "%mul_ln26_7 = mul i16 %sext_ln26_11, i16 %sext_ln26_4" [../files/matrixmul.cpp:26]   --->   Operation 109 'mul' 'mul_ln26_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_4 = add i16 %tmp_4, i16 %mul_ln26_7" [../files/matrixmul.cpp:26]   --->   Operation 110 'add' 'add_ln26_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln26_12 = sext i8 %a_0_load_1" [../files/matrixmul.cpp:26]   --->   Operation 111 'sext' 'sext_ln26_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (1.65ns)   --->   "%tmp_6 = mul i16 %sext_ln26_12, i16 %sext_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 112 'mul' 'tmp_6' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [2/3] (0.99ns) (grouped into DSP with root node tmp_7)   --->   "%mul_ln26_9 = mul i16 %sext_ln26_13, i16 %sext_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 113 'mul' 'mul_ln26_9' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_6)   --->   "%mul_ln26_10 = mul i16 %sext_ln26_14, i16 %sext_ln26_5" [../files/matrixmul.cpp:26]   --->   Operation 114 'mul' 'mul_ln26_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_6 = add i16 %tmp_6, i16 %mul_ln26_10" [../files/matrixmul.cpp:26]   --->   Operation 115 'add' 'add_ln26_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [3/3] (0.99ns) (grouped into DSP with root node tmp_9)   --->   "%mul_ln26_12 = mul i16 %sext_ln26_13, i16 %sext_ln26_7" [../files/matrixmul.cpp:26]   --->   Operation 116 'mul' 'mul_ln26_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_8)   --->   "%mul_ln26_13 = mul i16 %sext_ln26_14, i16 %sext_ln26_8" [../files/matrixmul.cpp:26]   --->   Operation 117 'mul' 'mul_ln26_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [3/3] (0.99ns) (grouped into DSP with root node tmp_11)   --->   "%mul_ln26_15 = mul i16 %sext_ln26_13, i16 %sext_ln26_10" [../files/matrixmul.cpp:26]   --->   Operation 118 'mul' 'mul_ln26_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_10)   --->   "%mul_ln26_16 = mul i16 %sext_ln26_14, i16 %sext_ln26_11" [../files/matrixmul.cpp:26]   --->   Operation 119 'mul' 'mul_ln26_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln26_17 = sext i8 %a_2_load_2" [../files/matrixmul.cpp:26]   --->   Operation 120 'sext' 'sext_ln26_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_12)   --->   "%mul_ln26_19 = mul i16 %sext_ln26_17, i16 %sext_ln26_5" [../files/matrixmul.cpp:26]   --->   Operation 121 'mul' 'mul_ln26_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_14)   --->   "%mul_ln26_22 = mul i16 %sext_ln26_17, i16 %sext_ln26_8" [../files/matrixmul.cpp:26]   --->   Operation 122 'mul' 'mul_ln26_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 0" [../files/matrixmul.cpp:28]   --->   Operation 123 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%res_addr_1 = getelementptr i16 %res, i64 0, i64 1" [../files/matrixmul.cpp:28]   --->   Operation 124 'getelementptr' 'res_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_1 = add i16 %add_ln26, i16 %mul_ln26" [../files/matrixmul.cpp:26]   --->   Operation 125 'add' 'tmp_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_1, i4 %res_addr" [../files/matrixmul.cpp:28]   --->   Operation 126 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 127 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_3 = add i16 %add_ln26_2, i16 %mul_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 127 'add' 'tmp_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 128 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_3, i4 %res_addr_1" [../files/matrixmul.cpp:28]   --->   Operation 128 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 129 [1/3] (0.00ns) (grouped into DSP with root node tmp_5)   --->   "%mul_ln26_6 = mul i16 %sext_ln26_10, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 129 'mul' 'mul_ln26_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 130 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_4 = add i16 %tmp_4, i16 %mul_ln26_7" [../files/matrixmul.cpp:26]   --->   Operation 130 'add' 'add_ln26_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 131 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_5 = add i16 %add_ln26_4, i16 %mul_ln26_6" [../files/matrixmul.cpp:26]   --->   Operation 131 'add' 'tmp_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 132 [1/3] (0.00ns) (grouped into DSP with root node tmp_7)   --->   "%mul_ln26_9 = mul i16 %sext_ln26_13, i16 %sext_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 132 'mul' 'mul_ln26_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 133 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_6 = add i16 %tmp_6, i16 %mul_ln26_10" [../files/matrixmul.cpp:26]   --->   Operation 133 'add' 'add_ln26_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_7 = add i16 %add_ln26_6, i16 %mul_ln26_9" [../files/matrixmul.cpp:26]   --->   Operation 134 'add' 'tmp_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 135 [1/1] (1.65ns)   --->   "%tmp_8 = mul i16 %sext_ln26_12, i16 %sext_ln26_6" [../files/matrixmul.cpp:26]   --->   Operation 135 'mul' 'tmp_8' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [2/3] (0.99ns) (grouped into DSP with root node tmp_9)   --->   "%mul_ln26_12 = mul i16 %sext_ln26_13, i16 %sext_ln26_7" [../files/matrixmul.cpp:26]   --->   Operation 136 'mul' 'mul_ln26_12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 137 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_8)   --->   "%mul_ln26_13 = mul i16 %sext_ln26_14, i16 %sext_ln26_8" [../files/matrixmul.cpp:26]   --->   Operation 137 'mul' 'mul_ln26_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 138 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_8 = add i16 %tmp_8, i16 %mul_ln26_13" [../files/matrixmul.cpp:26]   --->   Operation 138 'add' 'add_ln26_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 139 [1/1] (1.65ns)   --->   "%tmp_10 = mul i16 %sext_ln26_12, i16 %sext_ln26_9" [../files/matrixmul.cpp:26]   --->   Operation 139 'mul' 'tmp_10' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [2/3] (0.99ns) (grouped into DSP with root node tmp_11)   --->   "%mul_ln26_15 = mul i16 %sext_ln26_13, i16 %sext_ln26_10" [../files/matrixmul.cpp:26]   --->   Operation 140 'mul' 'mul_ln26_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_10)   --->   "%mul_ln26_16 = mul i16 %sext_ln26_14, i16 %sext_ln26_11" [../files/matrixmul.cpp:26]   --->   Operation 141 'mul' 'mul_ln26_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 142 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_10 = add i16 %tmp_10, i16 %mul_ln26_16" [../files/matrixmul.cpp:26]   --->   Operation 142 'add' 'add_ln26_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln26_16 = sext i8 %a_1_load_2" [../files/matrixmul.cpp:26]   --->   Operation 143 'sext' 'sext_ln26_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [3/3] (0.99ns) (grouped into DSP with root node tmp_13)   --->   "%mul_ln26_18 = mul i16 %sext_ln26_16, i16 %sext_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 144 'mul' 'mul_ln26_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 145 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_12)   --->   "%mul_ln26_19 = mul i16 %sext_ln26_17, i16 %sext_ln26_5" [../files/matrixmul.cpp:26]   --->   Operation 145 'mul' 'mul_ln26_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 146 [3/3] (0.99ns) (grouped into DSP with root node tmp_15)   --->   "%mul_ln26_21 = mul i16 %sext_ln26_16, i16 %sext_ln26_7" [../files/matrixmul.cpp:26]   --->   Operation 146 'mul' 'mul_ln26_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 147 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_14)   --->   "%mul_ln26_22 = mul i16 %sext_ln26_17, i16 %sext_ln26_8" [../files/matrixmul.cpp:26]   --->   Operation 147 'mul' 'mul_ln26_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 148 [3/3] (0.99ns) (grouped into DSP with root node add_ln26_16)   --->   "%mul_ln26_25 = mul i16 %sext_ln26_17, i16 %sext_ln26_11" [../files/matrixmul.cpp:26]   --->   Operation 148 'mul' 'mul_ln26_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%res_addr_2 = getelementptr i16 %res, i64 0, i64 2" [../files/matrixmul.cpp:28]   --->   Operation 149 'getelementptr' 'res_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%res_addr_3 = getelementptr i16 %res, i64 0, i64 3" [../files/matrixmul.cpp:28]   --->   Operation 150 'getelementptr' 'res_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_5 = add i16 %add_ln26_4, i16 %mul_ln26_6" [../files/matrixmul.cpp:26]   --->   Operation 151 'add' 'tmp_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 152 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_5, i4 %res_addr_2" [../files/matrixmul.cpp:28]   --->   Operation 152 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 153 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_7 = add i16 %add_ln26_6, i16 %mul_ln26_9" [../files/matrixmul.cpp:26]   --->   Operation 153 'add' 'tmp_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 154 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_7, i4 %res_addr_3" [../files/matrixmul.cpp:28]   --->   Operation 154 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 155 [1/3] (0.00ns) (grouped into DSP with root node tmp_9)   --->   "%mul_ln26_12 = mul i16 %sext_ln26_13, i16 %sext_ln26_7" [../files/matrixmul.cpp:26]   --->   Operation 155 'mul' 'mul_ln26_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 156 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_8 = add i16 %tmp_8, i16 %mul_ln26_13" [../files/matrixmul.cpp:26]   --->   Operation 156 'add' 'add_ln26_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 157 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_9 = add i16 %add_ln26_8, i16 %mul_ln26_12" [../files/matrixmul.cpp:26]   --->   Operation 157 'add' 'tmp_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 158 [1/3] (0.00ns) (grouped into DSP with root node tmp_11)   --->   "%mul_ln26_15 = mul i16 %sext_ln26_13, i16 %sext_ln26_10" [../files/matrixmul.cpp:26]   --->   Operation 158 'mul' 'mul_ln26_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 159 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_10 = add i16 %tmp_10, i16 %mul_ln26_16" [../files/matrixmul.cpp:26]   --->   Operation 159 'add' 'add_ln26_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 160 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_11 = add i16 %add_ln26_10, i16 %mul_ln26_15" [../files/matrixmul.cpp:26]   --->   Operation 160 'add' 'tmp_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln26_15 = sext i8 %a_0_load_2" [../files/matrixmul.cpp:26]   --->   Operation 161 'sext' 'sext_ln26_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (1.65ns)   --->   "%tmp_12 = mul i16 %sext_ln26_15, i16 %sext_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 162 'mul' 'tmp_12' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [2/3] (0.99ns) (grouped into DSP with root node tmp_13)   --->   "%mul_ln26_18 = mul i16 %sext_ln26_16, i16 %sext_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 163 'mul' 'mul_ln26_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 164 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_12)   --->   "%mul_ln26_19 = mul i16 %sext_ln26_17, i16 %sext_ln26_5" [../files/matrixmul.cpp:26]   --->   Operation 164 'mul' 'mul_ln26_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 165 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_12 = add i16 %tmp_12, i16 %mul_ln26_19" [../files/matrixmul.cpp:26]   --->   Operation 165 'add' 'add_ln26_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 166 [1/1] (1.65ns)   --->   "%tmp_14 = mul i16 %sext_ln26_15, i16 %sext_ln26_6" [../files/matrixmul.cpp:26]   --->   Operation 166 'mul' 'tmp_14' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [2/3] (0.99ns) (grouped into DSP with root node tmp_15)   --->   "%mul_ln26_21 = mul i16 %sext_ln26_16, i16 %sext_ln26_7" [../files/matrixmul.cpp:26]   --->   Operation 167 'mul' 'mul_ln26_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 168 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_14)   --->   "%mul_ln26_22 = mul i16 %sext_ln26_17, i16 %sext_ln26_8" [../files/matrixmul.cpp:26]   --->   Operation 168 'mul' 'mul_ln26_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 169 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_14 = add i16 %tmp_14, i16 %mul_ln26_22" [../files/matrixmul.cpp:26]   --->   Operation 169 'add' 'add_ln26_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 170 [3/3] (0.99ns) (grouped into DSP with root node tmp_17)   --->   "%mul_ln26_24 = mul i16 %sext_ln26_16, i16 %sext_ln26_10" [../files/matrixmul.cpp:26]   --->   Operation 170 'mul' 'mul_ln26_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 171 [2/3] (0.99ns) (grouped into DSP with root node add_ln26_16)   --->   "%mul_ln26_25 = mul i16 %sext_ln26_17, i16 %sext_ln26_11" [../files/matrixmul.cpp:26]   --->   Operation 171 'mul' 'mul_ln26_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%res_addr_4 = getelementptr i16 %res, i64 0, i64 4" [../files/matrixmul.cpp:28]   --->   Operation 172 'getelementptr' 'res_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%res_addr_5 = getelementptr i16 %res, i64 0, i64 5" [../files/matrixmul.cpp:28]   --->   Operation 173 'getelementptr' 'res_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_9 = add i16 %add_ln26_8, i16 %mul_ln26_12" [../files/matrixmul.cpp:26]   --->   Operation 174 'add' 'tmp_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 175 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_9, i4 %res_addr_4" [../files/matrixmul.cpp:28]   --->   Operation 175 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 176 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_11 = add i16 %add_ln26_10, i16 %mul_ln26_15" [../files/matrixmul.cpp:26]   --->   Operation 176 'add' 'tmp_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 177 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_11, i4 %res_addr_5" [../files/matrixmul.cpp:28]   --->   Operation 177 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 178 [1/3] (0.00ns) (grouped into DSP with root node tmp_13)   --->   "%mul_ln26_18 = mul i16 %sext_ln26_16, i16 %sext_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 178 'mul' 'mul_ln26_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 179 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_12 = add i16 %tmp_12, i16 %mul_ln26_19" [../files/matrixmul.cpp:26]   --->   Operation 179 'add' 'add_ln26_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 180 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_13 = add i16 %add_ln26_12, i16 %mul_ln26_18" [../files/matrixmul.cpp:26]   --->   Operation 180 'add' 'tmp_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 181 [1/3] (0.00ns) (grouped into DSP with root node tmp_15)   --->   "%mul_ln26_21 = mul i16 %sext_ln26_16, i16 %sext_ln26_7" [../files/matrixmul.cpp:26]   --->   Operation 181 'mul' 'mul_ln26_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 182 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_14 = add i16 %tmp_14, i16 %mul_ln26_22" [../files/matrixmul.cpp:26]   --->   Operation 182 'add' 'add_ln26_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 183 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_15 = add i16 %add_ln26_14, i16 %mul_ln26_21" [../files/matrixmul.cpp:26]   --->   Operation 183 'add' 'tmp_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 184 [1/1] (1.65ns)   --->   "%tmp_16 = mul i16 %sext_ln26_15, i16 %sext_ln26_9" [../files/matrixmul.cpp:26]   --->   Operation 184 'mul' 'tmp_16' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [2/3] (0.99ns) (grouped into DSP with root node tmp_17)   --->   "%mul_ln26_24 = mul i16 %sext_ln26_16, i16 %sext_ln26_10" [../files/matrixmul.cpp:26]   --->   Operation 185 'mul' 'mul_ln26_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 186 [1/3] (0.00ns) (grouped into DSP with root node add_ln26_16)   --->   "%mul_ln26_25 = mul i16 %sext_ln26_17, i16 %sext_ln26_11" [../files/matrixmul.cpp:26]   --->   Operation 186 'mul' 'mul_ln26_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 187 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_16 = add i16 %tmp_16, i16 %mul_ln26_25" [../files/matrixmul.cpp:26]   --->   Operation 187 'add' 'add_ln26_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.32>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%res_addr_6 = getelementptr i16 %res, i64 0, i64 6" [../files/matrixmul.cpp:28]   --->   Operation 188 'getelementptr' 'res_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%res_addr_7 = getelementptr i16 %res, i64 0, i64 7" [../files/matrixmul.cpp:28]   --->   Operation 189 'getelementptr' 'res_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_13 = add i16 %add_ln26_12, i16 %mul_ln26_18" [../files/matrixmul.cpp:26]   --->   Operation 190 'add' 'tmp_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 191 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_13, i4 %res_addr_6" [../files/matrixmul.cpp:28]   --->   Operation 191 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 192 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_15 = add i16 %add_ln26_14, i16 %mul_ln26_21" [../files/matrixmul.cpp:26]   --->   Operation 192 'add' 'tmp_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 193 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_15, i4 %res_addr_7" [../files/matrixmul.cpp:28]   --->   Operation 193 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node tmp_17)   --->   "%mul_ln26_24 = mul i16 %sext_ln26_16, i16 %sext_ln26_10" [../files/matrixmul.cpp:26]   --->   Operation 194 'mul' 'mul_ln26_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 195 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26_16 = add i16 %tmp_16, i16 %mul_ln26_25" [../files/matrixmul.cpp:26]   --->   Operation 195 'add' 'add_ln26_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 196 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp_17 = add i16 %add_ln26_16, i16 %mul_ln26_24" [../files/matrixmul.cpp:26]   --->   Operation 196 'add' 'tmp_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.32>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%res_addr_8 = getelementptr i16 %res, i64 0, i64 8" [../files/matrixmul.cpp:28]   --->   Operation 197 'getelementptr' 'res_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FunctionPipeline/hls_config.cfg:15]   --->   Operation 198 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../files/matrixmul.cpp:4]   --->   Operation 199 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %a_0, i64 666, i64 207, i64 4294967295"   --->   Operation 201 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_0"   --->   Operation 202 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %a_1, i64 666, i64 207, i64 4294967295"   --->   Operation 204 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_1"   --->   Operation 205 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %a_2, i64 666, i64 207, i64 4294967295"   --->   Operation 207 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_2"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %b_0, i64 666, i64 207, i64 4294967295"   --->   Operation 210 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_0"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %b_1, i64 666, i64 207, i64 4294967295"   --->   Operation 213 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_1"   --->   Operation 214 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %b_2, i64 666, i64 207, i64 4294967295"   --->   Operation 216 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_2"   --->   Operation 217 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 219 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp_17 = add i16 %add_ln26_16, i16 %mul_ln26_24" [../files/matrixmul.cpp:26]   --->   Operation 220 'add' 'tmp_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 221 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp_17, i4 %res_addr_8" [../files/matrixmul.cpp:28]   --->   Operation 221 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [../files/matrixmul.cpp:31]   --->   Operation 222 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation 2 bit ('a_0_addr', ../files/matrixmul.cpp:26) [39]  (0.000 ns)
	'load' operation 8 bit ('a_0_load', ../files/matrixmul.cpp:26) on array 'a_0' [40]  (0.677 ns)

 <State 2>: 1.673ns
The critical path consists of the following:
	'load' operation 8 bit ('a_2_load', ../files/matrixmul.cpp:26) on array 'a_2' [54]  (0.677 ns)
	'mul' operation 16 bit of DSP[60] ('mul_ln26_1', ../files/matrixmul.cpp:26) [59]  (0.996 ns)

 <State 3>: 1.673ns
The critical path consists of the following:
	'load' operation 8 bit ('b_0_load_1', ../files/matrixmul.cpp:26) on array 'b_0' [50]  (0.677 ns)
	'mul' operation 16 bit of DSP[61] ('mul_ln26', ../files/matrixmul.cpp:26) [52]  (0.996 ns)

 <State 4>: 2.972ns
The critical path consists of the following:
	'load' operation 8 bit ('b_0_load', ../files/matrixmul.cpp:26) on array 'b_0' [43]  (0.677 ns)
	'mul' operation 16 bit ('tmp', ../files/matrixmul.cpp:26) [45]  (1.650 ns)
	'add' operation 16 bit of DSP[60] ('add_ln26', ../files/matrixmul.cpp:26) [60]  (0.645 ns)

 <State 5>: 2.295ns
The critical path consists of the following:
	'mul' operation 16 bit ('tmp', ../files/matrixmul.cpp:26) [81]  (1.650 ns)
	'add' operation 16 bit of DSP[90] ('add_ln26_4', ../files/matrixmul.cpp:26) [90]  (0.645 ns)

 <State 6>: 2.295ns
The critical path consists of the following:
	'mul' operation 16 bit ('tmp', ../files/matrixmul.cpp:26) [108]  (1.650 ns)
	'add' operation 16 bit of DSP[111] ('add_ln26_8', ../files/matrixmul.cpp:26) [111]  (0.645 ns)

 <State 7>: 2.295ns
The critical path consists of the following:
	'mul' operation 16 bit ('tmp', ../files/matrixmul.cpp:26) [123]  (1.650 ns)
	'add' operation 16 bit of DSP[132] ('add_ln26_12', ../files/matrixmul.cpp:26) [132]  (0.645 ns)

 <State 8>: 2.295ns
The critical path consists of the following:
	'mul' operation 16 bit ('tmp', ../files/matrixmul.cpp:26) [141]  (1.650 ns)
	'add' operation 16 bit of DSP[144] ('add_ln26_16', ../files/matrixmul.cpp:26) [144]  (0.645 ns)

 <State 9>: 1.322ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[133] ('tmp', ../files/matrixmul.cpp:26) [133]  (0.645 ns)
	'store' operation 0 bit ('store_ln28', ../files/matrixmul.cpp:28) of variable 'tmp', ../files/matrixmul.cpp:26 on array 'res' [134]  (0.677 ns)

 <State 10>: 1.322ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[145] ('tmp', ../files/matrixmul.cpp:26) [145]  (0.645 ns)
	'store' operation 0 bit ('store_ln28', ../files/matrixmul.cpp:28) of variable 'tmp', ../files/matrixmul.cpp:26 on array 'res' [146]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
