<profile>

<section name = "Vivado HLS Report for 'conv_1d_cl_array_array_ap_fixed_8u_config2_s'" level="0">
<item name = "Date">Fri Jun 11 18:33:50 2021
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.006 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">20, 20, 0.100 us, 0.100 us, 20, 20, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReadInputWidth">18, 18, 4, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 3, 0, 355, -</column>
<column name="FIFO">0, -, 28, 124, -</column>
<column name="Instance">-, -, 0, 33, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 147, -</column>
<column name="Register">0, -, 163, 32, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="myproject_mux_73_4_1_1_U3">myproject_mux_73_4_1_1, 0, 0, 0, 33, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="data_window_0_V_V_fifo_U">0, 7, 0, -, 13, 16, 208</column>
<column name="data_window_1_V_V_fifo_U">0, 7, 0, -, 13, 16, 208</column>
<column name="data_window_2_V_V_fifo_U">0, 7, 0, -, 13, 16, 208</column>
<column name="data_window_3_V_V_fifo_U">0, 7, 0, -, 13, 16, 208</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln1118_106_fu_426_p2">*, 1, 0, 5, 16, 7</column>
<column name="mul_ln1118_107_fu_432_p2">*, 1, 0, 5, 16, 7</column>
<column name="mul_ln1118_fu_455_p2">*, 1, 0, 5, 16, 6</column>
<column name="add_ln1118_fu_1106_p2">+, 0, 0, 22, 22, 22</column>
<column name="add_ln24_fu_910_p2">+, 0, 0, 4, 2, 3</column>
<column name="add_ln703_937_fu_1228_p2">+, 0, 0, 18, 16, 9</column>
<column name="i_iw_fu_868_p2">+, 0, 0, 6, 5, 1</column>
<column name="res_V_data_0_V_din">+, 0, 0, 16, 16, 7</column>
<column name="res_V_data_1_V_din">+, 0, 0, 18, 16, 16</column>
<column name="res_V_data_3_V_din">+, 0, 0, 16, 16, 6</column>
<column name="res_V_data_4_V_din">+, 0, 0, 16, 16, 8</column>
<column name="res_V_data_5_V_din">+, 0, 0, 16, 16, 8</column>
<column name="res_V_data_6_V_din">+, 0, 0, 16, 16, 10</column>
<column name="res_V_data_7_V_din">+, 0, 0, 16, 16, 8</column>
<column name="sub_ln1118_534_fu_1047_p2">-, 0, 0, 18, 1, 22</column>
<column name="sub_ln1118_535_fu_1064_p2">-, 0, 0, 18, 22, 22</column>
<column name="sub_ln1118_536_fu_1157_p2">-, 0, 0, 22, 1, 22</column>
<column name="sub_ln1118_537_fu_1184_p2">-, 0, 0, 18, 1, 21</column>
<column name="sub_ln1118_538_fu_1201_p2">-, 0, 0, 18, 21, 21</column>
<column name="sub_ln1118_fu_1010_p2">-, 0, 0, 22, 22, 22</column>
<column name="sub_ln23_fu_884_p2">-, 0, 0, 6, 1, 4</column>
<column name="ap_block_state2_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op123">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln13_fu_874_p2">icmp, 0, 0, 11, 5, 2</column>
<column name="icmp_ln24_fu_900_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln50_fu_862_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="p_Val2_s_fu_932_p8">select, 0, 0, 3, 1, 3</column>
<column name="select_ln24_fu_916_p3">select, 0, 0, 3, 1, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="data_V_data_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="wp_idx_reg_413">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="p_Result_s_reg_1333">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_327_reg_1321">1, 0, 1, 0</column>
<column name="tmp_328_reg_1325">1, 0, 1, 0</column>
<column name="tmp_329_reg_1329">1, 0, 1, 0</column>
<column name="tmp_V_70_reg_1344">16, 0, 16, 0</column>
<column name="tmp_V_71_reg_1350">16, 0, 16, 0</column>
<column name="tmp_V_72_reg_1357">16, 0, 16, 0</column>
<column name="tmp_V_reg_1337">16, 0, 16, 0</column>
<column name="tmp_data_0_V_4_reg_1313">16, 0, 16, 0</column>
<column name="trunc_ln13_reg_1309">1, 0, 1, 0</column>
<column name="wp_idx_reg_413">5, 0, 5, 0</column>
<column name="p_Result_s_reg_1333">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_1d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_1d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_1d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config2&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, conv_1d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_1d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config2&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, conv_1d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_1d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_1d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config2&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, conv_1d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config2&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, conv_1d_cl&lt;array,array&lt;ap_fixed,8u&gt;,config2&gt;, return value</column>
<column name="data_V_data_V_TDATA">in, 16, axis, data_V_data_V, pointer</column>
<column name="data_V_data_V_TVALID">in, 1, axis, data_V_data_V, pointer</column>
<column name="data_V_data_V_TREADY">out, 1, axis, data_V_data_V, pointer</column>
<column name="res_V_data_0_V_din">out, 16, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 16, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 16, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 16, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_4_V_din">out, 16, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_full_n">in, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_write">out, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_5_V_din">out, 16, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_full_n">in, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_write">out, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_6_V_din">out, 16, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_full_n">in, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_write">out, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_7_V_din">out, 16, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_full_n">in, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_write">out, 1, ap_fifo, res_V_data_7_V, pointer</column>
</table>
</item>
</section>
</profile>
