{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619397806997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619397807096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 25 17:43:26 2021 " "Processing started: Sun Apr 25 17:43:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619397807096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397807096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397807097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619397809568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619397809568 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"&&\";  expecting \";\" calc_module.sv(107) " "Verilog HDL syntax error at calc_module.sv(107) near text: \"&&\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../../Final project/final project 1/calc_module.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/calc_module.sv" 107 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619397829891 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  calc_module.sv(107) " "Verilog HDL syntax error at calc_module.sv(107) near text: \")\"; mismatched closing parenthesis . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../../Final project/final project 1/calc_module.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/calc_module.sv" 107 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1619397829891 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "calc_module calc_module.sv(2) " "Ignored design unit \"calc_module\" at calc_module.sv(2) due to previous errors" {  } { { "../../../Final project/final project 1/calc_module.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/calc_module.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1619397829892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/calc_module.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/calc_module.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/new folder/narrator_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/new folder/narrator_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 narrator_ctrl " "Found entity 1: narrator_ctrl" {  } { { "../../../Final project/final project 1/New folder/narrator_ctrl.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/narrator_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397829905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397829906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397829906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397829906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397829906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397829906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397829906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h encoder_8b10b.v(103) " "Verilog HDL Declaration information at encoder_8b10b.v(103): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397829906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/new folder/encoder_8b10b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/new folder/encoder_8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_8b10b " "Found entity 1: encoder_8b10b" {  } { { "../../../Final project/final project 1/New folder/encoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/encoder_8b10b.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397829909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397829909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397829909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397829909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397829909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397829909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397829909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h H decoder_8b10b.v(98) " "Verilog HDL Declaration information at decoder_8b10b.v(98): object \"h\" differs only in case from object \"H\" in the same scope" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619397829910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/new folder/decoder_8b10b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/new folder/decoder_8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_8b10b " "Found entity 1: decoder_8b10b" {  } { { "../../../Final project/final project 1/New folder/decoder_8b10b.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/decoder_8b10b.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/new folder/key2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/new folder/key2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 key2ascii " "Found entity 1: key2ascii" {  } { { "../../../Final project/final project 1/New folder/key2ascii.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/New folder/key2ascii.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/sound_averaging.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/sound_averaging.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sound_averaging " "Found entity 1: sound_averaging" {  } { { "../../../Final project/final project 1/sound_averaging.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/sound_averaging.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829916 ""} { "Info" "ISGN_ENTITY_NAME" "2 accumulator " "Found entity 2: accumulator" {  } { { "../../../Final project/final project 1/sound_averaging.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/sound_averaging.sv" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/final_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/final_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final_project " "Found entity 1: Final_project" {  } { { "../../../Final project/final project 1/Final_project.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/Final_project.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/working_edge_trap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/working_edge_trap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_trap " "Found entity 1: edge_trap" {  } { { "../../../Final project/final project 1/working_edge_trap.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/working_edge_trap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/speedup_speeddown.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/speedup_speeddown.sv" { { "Info" "ISGN_ENTITY_NAME" "1 speedupspeeddown " "Found entity 1: speedupspeeddown" {  } { { "../../../Final project/final project 1/speedup_speeddown.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/speedup_speeddown.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829924 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picoblaze_template.v(84) " "Verilog HDL warning at picoblaze_template.v(84): extended using \"x\" or \"z\"" {  } { { "../../../Final project/final project 1/picoblaze_template.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/picoblaze_template.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1619397829927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/picoblaze_template.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/picoblaze_template.v" { { "Info" "ISGN_ENTITY_NAME" "1 picoblaze_template " "Found entity 1: picoblaze_template" {  } { { "../../../Final project/final project 1/picoblaze_template.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/picoblaze_template.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/pacoblaze_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 pacoblaze_instruction_memory " "Found entity 1: pacoblaze_instruction_memory" {  } { { "../../../Final project/final project 1/pacoblaze_instruction_memory.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/pacoblaze_instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/flashmemfsmtry1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/flashmemfsmtry1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flashfsm " "Found entity 1: flashfsm" {  } { { "../../../Final project/final project 1/flashmemfsmtry1.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/flashmemfsmtry1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/edge_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/edge_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect_gate " "Found entity 1: edge_detect_gate" {  } { { "../../../Final project/final project 1/edge_detect.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/edge_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/asyncsig.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/asyncsig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 asyncsig " "Found entity 1: asyncsig" {  } { { "../../../Final project/final project 1/asyncsig.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/asyncsig.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829939 ""} { "Info" "ISGN_ENTITY_NAME" "2 flopr " "Found entity 2: flopr" {  } { { "../../../Final project/final project 1/asyncsig.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/asyncsig.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mahmoud/desktop/cpen311/final project/final project 1/address_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mahmoud/desktop/cpen311/final project/final project 1/address_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addressfsm " "Found entity 1: addressfsm" {  } { { "../../../Final project/final project 1/address_fsm.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Final project/final project 1/address_fsm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.sv" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_kbd_to_scope_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file write_kbd_to_scope_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Kbd_To_Scope_LCD " "Found entity 1: Write_Kbd_To_Scope_LCD" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Write_Kbd_To_Scope_LCD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_kbd_to_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file write_kbd_to_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Kbd_To_LCD " "Found entity 1: Write_Kbd_To_LCD" {  } { { "Write_Kbd_To_LCD.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Write_Kbd_To_LCD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "widereg.v 1 1 " "Found 1 design units, including 1 entities, in source file widereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 widereg " "Found entity 1: widereg" {  } { { "widereg.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/widereg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze_wrapper " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze_wrapper" {  } { { "LCD_Scope_Encapsulated_pacoblaze_wrapper.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/LCD_Scope_Encapsulated_pacoblaze_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file kbd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Kbd_ctrl " "Found entity 1: Kbd_ctrl" {  } { { "Kbd_ctrl.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Kbd_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_arbitrary_divided_clk32.v 1 1 " "Found 1 design units, including 1 entities, in source file generate_arbitrary_divided_clk32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "Generate_Arbitrary_Divided_Clk32.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/Generate_Arbitrary_Divided_Clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doublesync.v 1 1 " "Found 1 design units, including 1 entities, in source file doublesync.v" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.v" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397829964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397829964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scope_capture.qxp 1 1 " "Found 1 design units, including 1 entities, in source file scope_capture.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/scope_capture.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397830353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397830353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.qxp 1 1 " "Found 1 design units, including 1 entities, in source file flash.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 flash " "Found entity 1: flash" {  } { { "flash.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/flash.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397830713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397830713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397830944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397830944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397831581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397831581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397831977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397831977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397832292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397832292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397832696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397832696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397833014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397833014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397833860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397833860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset " "Found entity 1: async_trap_and_reset" {  } { { "async_trap_and_reset.qxp" "" { Text "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/async_trap_and_reset.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619397834176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397834176 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/simple_ipod_solution.map.smsg " "Generated suppressed messages file C:/Users/Mahmoud/Desktop/CPEN311/Lab3/Mahmoud_Abdelhadi_Lab_3/rtl/simple_ipod_solution.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397834380 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619397834696 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 25 17:43:54 2021 " "Processing ended: Sun Apr 25 17:43:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619397834696 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619397834696 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619397834696 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397834696 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619397835743 ""}
