<def f='linux/include/linux/edac.h' l='468' ll='474'/>
<use f='linux/include/linux/edac.h' l='494'/>
<size>32</size>
<doc f='linux/include/linux/edac.h' l='453'>/**
 * struct rank_info - contains the information for one DIMM rank
 *
 * @chan_idx:	channel number where the rank is (typically, 0 or 1)
 * @ce_count:	number of correctable errors for this rank
 * @csrow:	A pointer to the chip select row structure (the parent
 *		structure). The location of the rank is given by
 *		the (csrow-&gt;csrow_idx, chan_idx) vector.
 * @dimm:	A pointer to the DIMM structure, where the DIMM label
 *		information is stored.
 *
 * FIXME: Currently, the EDAC core model will assume one DIMM per rank.
 *	  This is a bad assumption, but it makes this patch easier. Later
 *	  patches in this series will fix this issue.
 */</doc>
<mbr r='rank_info::chan_idx' o='0' t='int'/>
<mbr r='rank_info::csrow' o='64' t='struct csrow_info *'/>
<mbr r='rank_info::dimm' o='128' t='struct dimm_info *'/>
<mbr r='rank_info::ce_count' o='192' t='u32'/>
<use f='linux/drivers/edac/edac_mc.c' l='314' c='edac_mc_alloc'/>
<size>32</size>
<use f='linux/drivers/edac/edac_mc_sysfs.c' l='226' c='channel_dimm_label_show'/>
<use f='linux/drivers/edac/edac_mc_sysfs.c' l='242' c='channel_dimm_label_store'/>
<use f='linux/drivers/edac/edac_mc_sysfs.c' l='266' c='channel_ce_count_show'/>
<size>32</size>
