-- Design Phase 1 
-- Date: 3/14/2025
-- Authors: Matthew Collins & Lewis Bates
-- Emails: mcolins42@tntech.edu & lfbates42@tntech.edu


LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY Phase_1 IS
    PORT (
--			  s  : IN  STD_LOGIC_VECTOR(2 DOWNTO 0);
--			  A, B : IN  STD_LOGIC_VECTOR(3 DOWNTO 0);
--			  F  : OUT  STD_LOGIC_VECTOR(3 DOWNTO 0)
    );
END Phase_1;