//Verilog block level netlist file for telescopic_OTA
//Generated by UMN for ALIGN project 


module DC_converter_2018_11_09_ASAP7_current_mirror_ota_schematic ( vg, net08, net09, voutn, voutp, id ); 
inout vg, net08, net09, voutn, voutp, id;

Switch_NMOS_10_1x1 m11 ( .S(net1), .D(net2), .G(net3) ); 

endmodule

module top (  ); 
DiodeConnected_PMOS_5_1x1 m11 ( .S(vdd!), .D(vbiasp1) ); 
DiodeConnected_PMOS_5_1x1 m13 ( .S(net8_bias), .D(vbiasp) ); 
DiodeConnected_PMOS_5_1x1 m14 ( .S(vdd!), .D(net8_bias) ); 
DiodeConnected_NMOS_5_1x1 m17 ( .S(net10), .D(vbiasn) ); 
DiodeConnected_NMOS_5_1x1 m4 ( .S(0), .D(id) ); 
CMC_PMOS_15_1x6 m6_m7 ( .S2(net06), .S1(voutp), .D2(voutn), .G(vbiasp), .D1(net012) ); 
CMC_PMOS_10_1x4 m16_m9 ( .S(vdd!), .D2(vbiasn), .G(vbiasp1), .D1(net06) ); 
Switch_NMOS_10_1x1 m3 ( .S(vbiasnd), .D(net10), .G(0) ); 
Switch_PMOS_10_1x1 m8 ( .S(net012), .D(vbiasp1), .G(vdd!) ); 
CMC_NMOS_25_1x10 m0_m2 ( .S2(vinn), .S1(vbiasn), .D2(net10), .G(net014), .D1(voutp) ); 
DC_converter_2018_11_09_ASAP7_current_mirror_ota_schematic i0 ( .vg(vg), .net08(net08), .net09(net09), .voutn(voutn), .voutp(voutp), .id(id) ); 
SCM_NMOS_50_1x12 m15_m12 ( .S(id), .D2(vbiasp1), .D1(vbiasp) ); 
CMC_NMOS_25_1x10 m10_m1 ( .S2(voutn), .S1(vinp), .D2(vbiasn), .G(net8), .D1(net10) ); 

endmodule


// End HDL models
// Global nets module
`celldefine
module cds_globals;

supply0 VDD;
supply1 VSS;

endmodule
`endcelldefine