{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544983459843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544983459844 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "marlin 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"marlin\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544983459939 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544983460051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544983460051 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544983461310 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544983461395 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544983462060 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_N\[1\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N\[1\]" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1544983462954 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_N\[2\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N\[2\]" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1544983462955 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_N\[3\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N\[3\]" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1544983462955 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_P\[1\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_P\[1\]" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1544983462955 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_P\[2\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_P\[2\]" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1544983462956 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_P\[3\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_P\[3\]" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1544983462956 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544983462959 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1544983468472 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "139 " "Following 139 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_MDIO a permanently disabled " "Pin HPS_ENET_MDIO has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SCLK a permanently disabled " "Pin HPS_I2C0_SCLK has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SDAT a permanently disabled " "Pin HPS_I2C0_SDAT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SCLK a permanently disabled " "Pin HPS_I2C1_SCLK has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SDAT a permanently disabled " "Pin HPS_I2C1_SDAT has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently disabled " "Pin HPS_SPIM_SS has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[0\] a permanently disabled " "Pin HPS_USB_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[1\] a permanently disabled " "Pin HPS_USB_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[2\] a permanently disabled " "Pin HPS_USB_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[3\] a permanently disabled " "Pin HPS_USB_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[4\] a permanently disabled " "Pin HPS_USB_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[5\] a permanently disabled " "Pin HPS_USB_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[6\] a permanently disabled " "Pin HPS_USB_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[7\] a permanently disabled " "Pin HPS_USB_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently enabled " "Pin ARDUINO_IO\[0\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently enabled " "Pin ARDUINO_IO\[1\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently enabled " "Pin ARDUINO_IO\[2\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently enabled " "Pin ARDUINO_IO\[3\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently enabled " "Pin ARDUINO_IO\[4\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently enabled " "Pin ARDUINO_IO\[5\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently enabled " "Pin ARDUINO_IO\[8\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently enabled " "Pin ARDUINO_IO\[9\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently enabled " "Pin ARDUINO_IO\[12\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently enabled " "Pin ARDUINO_IO\[14\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently enabled " "Pin ARDUINO_IO\[15\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[8\] a permanently disabled " "Pin HPS_DDR3_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[9\] a permanently disabled " "Pin HPS_DDR3_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[10\] a permanently disabled " "Pin HPS_DDR3_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[11\] a permanently disabled " "Pin HPS_DDR3_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[12\] a permanently disabled " "Pin HPS_DDR3_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[13\] a permanently disabled " "Pin HPS_DDR3_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[14\] a permanently disabled " "Pin HPS_DDR3_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[15\] a permanently disabled " "Pin HPS_DDR3_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[16\] a permanently disabled " "Pin HPS_DDR3_DQ\[16\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[17\] a permanently disabled " "Pin HPS_DDR3_DQ\[17\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[18\] a permanently disabled " "Pin HPS_DDR3_DQ\[18\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[19\] a permanently disabled " "Pin HPS_DDR3_DQ\[19\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[20\] a permanently disabled " "Pin HPS_DDR3_DQ\[20\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[21\] a permanently disabled " "Pin HPS_DDR3_DQ\[21\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[22\] a permanently disabled " "Pin HPS_DDR3_DQ\[22\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[23\] a permanently disabled " "Pin HPS_DDR3_DQ\[23\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[24\] a permanently disabled " "Pin HPS_DDR3_DQ\[24\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[25\] a permanently disabled " "Pin HPS_DDR3_DQ\[25\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[26\] a permanently disabled " "Pin HPS_DDR3_DQ\[26\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[27\] a permanently disabled " "Pin HPS_DDR3_DQ\[27\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[28\] a permanently disabled " "Pin HPS_DDR3_DQ\[28\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[29\] a permanently disabled " "Pin HPS_DDR3_DQ\[29\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[30\] a permanently disabled " "Pin HPS_DDR3_DQ\[30\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[31\] a permanently disabled " "Pin HPS_DDR3_DQ\[31\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[1\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[2\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[3\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[1\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[2\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[3\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently enabled " "Pin GPIO_0\[0\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently enabled " "Pin GPIO_0\[6\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently enabled " "Pin GPIO_0\[13\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently enabled " "Pin GPIO_0\[14\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently enabled " "Pin GPIO_0\[15\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently enabled " "Pin GPIO_0\[17\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently enabled " "Pin GPIO_0\[19\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently enabled " "Pin GPIO_0\[20\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently enabled " "Pin GPIO_0\[21\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently enabled " "Pin GPIO_0\[22\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently enabled " "Pin GPIO_0\[23\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently enabled " "Pin GPIO_0\[24\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently enabled " "Pin GPIO_0\[25\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently enabled " "Pin GPIO_0\[27\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently enabled " "Pin GPIO_0\[28\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently enabled " "Pin GPIO_0\[29\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently enabled " "Pin GPIO_0\[30\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently enabled " "Pin GPIO_0\[31\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently enabled " "Pin GPIO_1\[0\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently enabled " "Pin GPIO_1\[2\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently enabled " "Pin GPIO_1\[6\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently enabled " "Pin GPIO_1\[7\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently enabled " "Pin GPIO_1\[8\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently enabled " "Pin GPIO_1\[9\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently enabled " "Pin GPIO_1\[10\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently enabled " "Pin GPIO_1\[12\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently enabled " "Pin GPIO_1\[13\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently enabled " "Pin GPIO_1\[18\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently enabled " "Pin GPIO_1\[20\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently enabled " "Pin GPIO_1\[21\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently enabled " "Pin GPIO_1\[22\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently enabled " "Pin GPIO_1\[23\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently enabled " "Pin GPIO_1\[25\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently enabled " "Pin GPIO_1\[26\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently enabled " "Pin GPIO_1\[27\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently enabled " "Pin GPIO_1\[28\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently enabled " "Pin GPIO_1\[29\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently enabled " "Pin GPIO_1\[30\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently enabled " "Pin GPIO_1\[31\] has a permanently enabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544983468550 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544983468550 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "74 " "Following 74 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[13\] GND " "Pin HPS_DDR3_ADDR\[13\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[14\] GND " "Pin HPS_DDR3_ADDR\[14\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[1\] GND " "Pin HPS_DDR3_DM\[1\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[2\] GND " "Pin HPS_DDR3_DM\[2\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[3\] GND " "Pin HPS_DDR3_DM\[3\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_GTX_CLK GND " "Pin HPS_ENET_GTX_CLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_GTX_CLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_GTX_CLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_MDC GND " "Pin HPS_ENET_MDC has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDC } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDC" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[0\] GND " "Pin HPS_ENET_TX_DATA\[0\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[1\] GND " "Pin HPS_ENET_TX_DATA\[1\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[2\] GND " "Pin HPS_ENET_TX_DATA\[2\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[3\] GND " "Pin HPS_ENET_TX_DATA\[3\] has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_EN GND " "Pin HPS_ENET_TX_EN has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_EN } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_EN" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_CLK GND " "Pin HPS_SPIM_CLK has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_CLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_MOSI GND " "Pin HPS_SPIM_MOSI has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_MOSI } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_STP GND " "Pin HPS_USB_STP has GND driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_STP } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_STP" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_RESET_N VCC " "Pin ARDUINO_RESET_N has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_CONV_USB_N VCC " "Pin HPS_CONV_USB_N has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_INT_N VCC " "Pin HPS_ENET_INT_N has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_MDIO VCC " "Pin HPS_ENET_MDIO has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_GSENSOR_INT VCC " "Pin HPS_GSENSOR_INT has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C0_SCLK VCC " "Pin HPS_I2C0_SCLK has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C0_SDAT VCC " "Pin HPS_I2C0_SDAT has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SCLK VCC " "Pin HPS_I2C1_SCLK has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SDAT VCC " "Pin HPS_I2C1_SDAT has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_KEY VCC " "Pin HPS_KEY has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LED VCC " "Pin HPS_LED has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LTC_GPIO VCC " "Pin HPS_LTC_GPIO has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_SS VCC " "Pin HPS_SPIM_SS has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[0\] VCC " "Pin HPS_USB_DATA\[0\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[1\] VCC " "Pin HPS_USB_DATA\[1\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[2\] VCC " "Pin HPS_USB_DATA\[2\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[3\] VCC " "Pin HPS_USB_DATA\[3\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[4\] VCC " "Pin HPS_USB_DATA\[4\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[5\] VCC " "Pin HPS_USB_DATA\[5\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[6\] VCC " "Pin HPS_USB_DATA\[6\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[7\] VCC " "Pin HPS_USB_DATA\[7\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[8\] VCC " "Pin HPS_DDR3_DQ\[8\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[9\] VCC " "Pin HPS_DDR3_DQ\[9\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[10\] VCC " "Pin HPS_DDR3_DQ\[10\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[11\] VCC " "Pin HPS_DDR3_DQ\[11\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[12\] VCC " "Pin HPS_DDR3_DQ\[12\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[13\] VCC " "Pin HPS_DDR3_DQ\[13\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[14\] VCC " "Pin HPS_DDR3_DQ\[14\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[15\] VCC " "Pin HPS_DDR3_DQ\[15\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[16\] VCC " "Pin HPS_DDR3_DQ\[16\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[17\] VCC " "Pin HPS_DDR3_DQ\[17\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[18\] VCC " "Pin HPS_DDR3_DQ\[18\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[19\] VCC " "Pin HPS_DDR3_DQ\[19\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[20\] VCC " "Pin HPS_DDR3_DQ\[20\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[21\] VCC " "Pin HPS_DDR3_DQ\[21\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[22\] VCC " "Pin HPS_DDR3_DQ\[22\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[23\] VCC " "Pin HPS_DDR3_DQ\[23\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[24\] VCC " "Pin HPS_DDR3_DQ\[24\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[25\] VCC " "Pin HPS_DDR3_DQ\[25\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[26\] VCC " "Pin HPS_DDR3_DQ\[26\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[27\] VCC " "Pin HPS_DDR3_DQ\[27\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[28\] VCC " "Pin HPS_DDR3_DQ\[28\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[29\] VCC " "Pin HPS_DDR3_DQ\[29\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[30\] VCC " "Pin HPS_DDR3_DQ\[30\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[31\] VCC " "Pin HPS_DDR3_DQ\[31\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[1\] VCC " "Pin HPS_DDR3_DQS_N\[1\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[2\] VCC " "Pin HPS_DDR3_DQS_N\[2\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[3\] VCC " "Pin HPS_DDR3_DQS_N\[3\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[1\] VCC " "Pin HPS_DDR3_DQS_P\[1\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[2\] VCC " "Pin HPS_DDR3_DQS_P\[2\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[3\] VCC " "Pin HPS_DDR3_DQS_P\[3\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1544983468574 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544983468574 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544983468588 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544983468588 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544983468588 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544983468588 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544983468588 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544983468588 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544983468588 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544983468588 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544983468588 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544983468588 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544983468588 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544983468588 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544983468588 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544983468588 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544983468588 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544983468588 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544983468588 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544983468588 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: hps:hps\|hps_HPS:hps\|hps_HPS_hps_io:hps_io\|hps_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programms/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programms/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "marlin.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/marlin.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub/3d_printer/hps+fpga_marlin/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1544983468588 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1544983468588 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1544983468588 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1544983468593 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 7 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 7 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5172 " "Peak virtual memory: 5172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544983469300 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 16 21:04:29 2018 " "Processing ended: Sun Dec 16 21:04:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544983469300 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544983469300 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544983469300 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544983469300 ""}
