
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003491                       # Number of seconds simulated
sim_ticks                                  3491100231                       # Number of ticks simulated
final_tick                               531501879531                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31438                       # Simulator instruction rate (inst/s)
host_op_rate                                    39796                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 108668                       # Simulator tick rate (ticks/s)
host_mem_usage                               16878872                       # Number of bytes of host memory used
host_seconds                                 32126.39                       # Real time elapsed on the host
sim_insts                                  1010000002                       # Number of instructions simulated
sim_ops                                    1278515986                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        41472                       # Number of bytes read from this memory
system.physmem.bytes_read::total                46976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        36736                       # Number of bytes written to this memory
system.physmem.bytes_written::total             36736                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          324                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   367                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             287                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  287                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1576580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     11879350                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                13455930                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1576580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1576580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10522757                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10522757                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10522757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1576580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     11879350                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               23978687                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   13                       # Number of system calls
system.switch_cpus.numCycles                  8371944                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3190408                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2597601                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       211463                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1348015                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1241081                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           341001                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9386                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3290057                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17434763                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3190408                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1582082                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3653022                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1139928                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         443202                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1613874                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         90966                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8311666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.598681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.376886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4658644     56.05%     56.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           254872      3.07%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           264945      3.19%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           420525      5.06%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           196806      2.37%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           280873      3.38%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           189545      2.28%     75.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           139476      1.68%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1905980     22.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8311666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.381083                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.082523                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3462677                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        398757                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3496902                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         29084                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         924235                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       542968                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1150                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20835384                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4340                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         924235                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3636941                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles           97232                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        76587                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3349962                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        226699                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       20087313                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            37                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         131142                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         66755                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     28115491                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      93665202                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     93665202                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17160386                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10955040                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3451                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1761                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            592828                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1869634                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       966566                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        10443                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       480189                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18824787                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3470                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14940658                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        25831                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6483280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     20060119                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8311666                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.797553                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.919885                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2832141     34.07%     34.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1775923     21.37%     55.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1261151     15.17%     70.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       808549      9.73%     80.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       704729      8.48%     88.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       409850      4.93%     93.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       363245      4.37%     98.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        79474      0.96%     99.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        76604      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8311666                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          112915     78.48%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15813     10.99%     89.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         15150     10.53%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12478990     83.52%     83.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       198680      1.33%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1485159      9.94%     94.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       776141      5.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14940658                       # Type of FU issued
system.switch_cpus.iq.rate                   1.784610                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              143878                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009630                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38362686                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     25311655                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14520701                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15084536                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        21607                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       746559                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       255754                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         924235                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           57148                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         12192                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18828260                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        47546                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1869634                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       966566                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1756                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           9877                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       127779                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       118283                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       246062                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14676330                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1384937                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       264323                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2139524                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2087439                       # Number of branches executed
system.switch_cpus.iew.exec_stores             754587                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.753037                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14531599                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14520701                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9533027                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          27103061                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.734448                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.351732                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6515907                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       213328                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7387431                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.666663                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.171674                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2791137     37.78%     37.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2105906     28.51%     66.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       833646     11.28%     77.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       420231      5.69%     83.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       393306      5.32%     88.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       182130      2.47%     91.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       196727      2.66%     93.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       100550      1.36%     95.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       363798      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7387431                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12312361                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1833887                       # Number of memory references committed
system.switch_cpus.commit.loads               1123075                       # Number of loads committed
system.switch_cpus.commit.membars                1714                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1777839                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11091626                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        363798                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25851732                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38581854                       # The number of ROB writes
system.switch_cpus.timesIdled                    3357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   60278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.837194                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.837194                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.194466                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.194466                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65895634                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20142554                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19171499                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3428                       # number of misc regfile writes
system.l2.replacements                            366                       # number of replacements
system.l2.tagsinuse                      16381.824102                       # Cycle average of tags in use
system.l2.total_refs                           429224                       # Total number of references to valid blocks.
system.l2.sampled_refs                          16747                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.629904                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1077.921928                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      37.664094                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     146.684598                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               1.146997                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           15118.406485                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.065791                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.002299                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.008953                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000070                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.922754                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999867                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4007                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4009                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1175                       # number of Writeback hits
system.l2.Writeback_hits::total                  1175                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    52                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          4059                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4061                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         4059                       # number of overall hits
system.l2.overall_hits::total                    4061                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          324                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   367                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          324                       # number of demand (read+write) misses
system.l2.demand_misses::total                    367                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          324                       # number of overall misses
system.l2.overall_misses::total                   367                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1791357                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     10808008                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        12599365                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1791357                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     10808008                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         12599365                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1791357                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     10808008                       # number of overall miss cycles
system.l2.overall_miss_latency::total        12599365                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         4331                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4376                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1175                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1175                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                52                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         4383                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4428                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         4383                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4428                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.074810                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.083867                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.073922                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082882                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.073922                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082882                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 41659.465116                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 33358.049383                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 34330.694823                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 41659.465116                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 33358.049383                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 34330.694823                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 41659.465116                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 33358.049383                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 34330.694823                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  287                       # number of writebacks
system.l2.writebacks::total                       287                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          324                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              367                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              367                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1541821                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      8936644                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     10478465                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1541821                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data      8936644                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     10478465                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1541821                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data      8936644                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     10478465                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.074810                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.083867                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.073922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082882                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.073922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082882                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 35856.302326                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 27582.234568                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 28551.675749                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 35856.302326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 27582.234568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 28551.675749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 35856.302326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 27582.234568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 28551.675749                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                501.521911                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001622633                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    507                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1975587.047337                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    39.521911                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            462                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.063336                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.740385                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.803721                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1613818                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1613818                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1613818                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1613818                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1613818                       # number of overall hits
system.cpu.icache.overall_hits::total         1613818                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           56                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            56                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           56                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             56                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           56                       # number of overall misses
system.cpu.icache.overall_misses::total            56                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2817960                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2817960                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2817960                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2817960                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2817960                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2817960                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1613874                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1613874                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1613874                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1613874                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1613874                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1613874                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000035                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000035                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 50320.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50320.714286                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 50320.714286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50320.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 50320.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50320.714286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2265933                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2265933                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2265933                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2265933                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2265933                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2265933                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 50354.066667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50354.066667                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 50354.066667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50354.066667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 50354.066667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50354.066667                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   4383                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                153341830                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   4639                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               33054.932097                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   221.796659                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      34.203341                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.866393                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.133607                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1084255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1084255                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       707197                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         707197                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1715                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1714                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1791452                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1791452                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1791452                       # number of overall hits
system.cpu.dcache.overall_hits::total         1791452                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        10809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10809                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        10975                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10975                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        10975                       # number of overall misses
system.cpu.dcache.overall_misses::total         10975                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    266794046                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    266794046                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      5253551                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5253551                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    272047597                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    272047597                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    272047597                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    272047597                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1095064                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1095064                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1802427                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1802427                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1802427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1802427                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009871                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009871                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000235                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006089                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006089                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006089                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006089                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 24682.583588                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24682.583588                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 31647.897590                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31647.897590                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 24787.935945                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24787.935945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 24787.935945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24787.935945                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1175                       # number of writebacks
system.cpu.dcache.writebacks::total              1175                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         6478                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6478                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          114                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         6592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6592                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         6592                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6592                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         4331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4331                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           52                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         4383                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4383                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         4383                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4383                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     43015828                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43015828                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1142092                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1142092                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     44157920                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     44157920                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     44157920                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     44157920                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003955                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003955                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002432                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002432                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002432                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002432                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  9932.077580                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9932.077580                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 21963.307692                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21963.307692                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 10074.816336                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10074.816336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 10074.816336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10074.816336                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
