STATIC int\r\nF_1 (\r\nT_1 * V_1 ,\r\nT_2 * V_2 ,\r\nT_3 V_3 ,\r\nT_4 * V_4 )\r\n{\r\nT_4 V_5 = 0 ;\r\nT_3 V_6 ;\r\nint V_7 , error ;\r\nif ( F_2 ( V_2 ) )\r\n;\r\nelse if ( V_1 -> V_8 && ( V_1 -> V_9 & V_10 ) &&\r\n( V_2 -> V_11 >= F_3 ( V_1 , V_1 -> V_8 ) ) )\r\nV_5 = F_4 ( * V_4 , V_1 -> V_8 ) ;\r\nelse if ( V_1 -> V_12 && ( V_2 -> V_11 >= F_3 ( V_1 , V_1 -> V_12 ) ) )\r\nV_5 = F_4 ( * V_4 , V_1 -> V_12 ) ;\r\nif ( V_3 ) {\r\nif ( V_5 )\r\nV_6 = F_4 ( V_5 , V_3 ) ;\r\nelse\r\nV_6 = V_3 ;\r\nV_5 = F_4 ( * V_4 , V_6 ) ;\r\n}\r\nif ( V_5 ) {\r\nerror = F_5 ( V_2 , V_5 , V_13 , & V_7 ) ;\r\nif ( error )\r\nreturn error ;\r\nif ( V_7 )\r\n* V_4 = V_5 ;\r\n}\r\nreturn 0 ;\r\n}\r\nSTATIC int\r\nF_6 (\r\nT_2 * V_2 ,\r\nT_5 * V_14 )\r\n{\r\nF_7 ( V_2 -> V_15 , V_16 ,\r\nL_1\r\nL_2\r\nL_3 ,\r\n( unsigned long long ) V_2 -> V_17 ,\r\n( unsigned long long ) V_14 -> V_18 ,\r\n( unsigned long long ) V_14 -> V_19 ,\r\n( unsigned long long ) V_14 -> V_20 ,\r\nV_14 -> V_21 ) ;\r\nreturn V_22 ;\r\n}\r\nint\r\nF_8 (\r\nT_2 * V_2 ,\r\nT_6 V_23 ,\r\nT_7 V_24 ,\r\nT_5 * V_14 ,\r\nint V_25 )\r\n{\r\nT_1 * V_1 = V_2 -> V_15 ;\r\nT_4 V_26 ;\r\nT_4 V_4 ;\r\nT_8 V_27 , V_28 ;\r\nT_9 V_29 ;\r\nT_3 V_30 , V_31 ;\r\nint V_32 ;\r\nint V_33 ;\r\nint V_34 ;\r\nint V_35 ;\r\nT_10 * V_36 ;\r\nT_11 V_37 ;\r\nT_12 V_38 , V_39 , V_40 ;\r\nint V_41 ;\r\nint error ;\r\nerror = F_9 ( V_2 , 0 ) ;\r\nif ( error )\r\nreturn F_10 ( error ) ;\r\nV_35 = F_2 ( V_2 ) ;\r\nV_30 = F_11 ( V_2 ) ;\r\nV_26 = F_12 ( V_1 , V_23 ) ;\r\nV_4 = F_13 ( V_1 , ( ( V_42 ) ( V_23 + V_24 ) ) ) ;\r\nif ( ( V_23 + V_24 ) > V_2 -> V_11 ) {\r\nerror = F_1 ( V_1 , V_2 , V_30 , & V_4 ) ;\r\nif ( error )\r\ngoto V_43;\r\n} else {\r\nif ( V_25 && ( V_14 -> V_18 == V_44 ) )\r\nV_4 = F_14 ( V_4 , ( T_4 )\r\nV_14 -> V_20 +\r\nV_14 -> V_19 ) ;\r\n}\r\nV_27 = V_4 - V_26 ;\r\nASSERT ( V_27 > 0 ) ;\r\nV_28 = V_27 ;\r\nif ( F_15 ( V_30 ) ) {\r\nif ( ( V_31 = F_16 ( V_26 , V_30 ) ) )\r\nV_28 += V_31 ;\r\nif ( ( V_31 = F_16 ( V_28 , V_30 ) ) )\r\nV_28 += V_30 - V_31 ;\r\n}\r\nif ( F_15 ( V_35 ) ) {\r\nV_40 = V_38 = V_28 ;\r\nV_40 /= V_1 -> V_45 . V_46 ;\r\nV_39 = F_17 ( V_1 , 0 ) ;\r\nV_34 = V_47 ;\r\n} else {\r\nV_40 = 0 ;\r\nV_39 = V_38 = F_17 ( V_1 , V_28 ) ;\r\nV_34 = V_48 ;\r\n}\r\nF_18 ( V_2 , V_49 ) ;\r\nV_36 = F_19 ( V_1 , V_50 ) ;\r\nerror = F_20 ( V_36 , V_39 ,\r\nF_21 ( V_1 ) , V_40 ,\r\nV_51 ,\r\nV_52 ) ;\r\nif ( error )\r\nF_22 ( V_36 , 0 ) ;\r\nF_23 ( V_2 , V_49 ) ;\r\nif ( error )\r\ngoto V_43;\r\nerror = F_24 ( V_36 , V_2 , V_38 , 0 , V_34 ) ;\r\nif ( error )\r\ngoto V_53;\r\nF_25 ( V_36 , V_2 ) ;\r\nV_33 = V_54 ;\r\nif ( V_23 < V_2 -> V_11 || V_30 )\r\nV_33 |= V_55 ;\r\nF_26 ( & V_37 , & V_29 ) ;\r\nV_32 = 1 ;\r\nerror = F_27 ( V_36 , V_2 , V_26 , V_27 , V_33 ,\r\n& V_29 , 0 , V_14 , & V_32 , & V_37 ) ;\r\nif ( error )\r\ngoto V_56;\r\nerror = F_28 ( & V_36 , & V_37 , & V_41 ) ;\r\nif ( error )\r\ngoto V_56;\r\nerror = F_29 ( V_36 , V_57 ) ;\r\nif ( error )\r\ngoto V_43;\r\nif ( V_32 == 0 ) {\r\nerror = V_58 ;\r\ngoto V_43;\r\n}\r\nif ( ! ( V_14 -> V_18 || F_2 ( V_2 ) ) ) {\r\nerror = F_6 ( V_2 , V_14 ) ;\r\ngoto V_43;\r\n}\r\nreturn 0 ;\r\nV_56:\r\nF_30 ( & V_37 ) ;\r\nF_31 ( V_36 , V_2 , V_38 , 0 , V_34 ) ;\r\nV_53:\r\nF_22 ( V_36 , V_57 | V_59 ) ;\r\nV_43:\r\nreturn F_10 ( error ) ;\r\n}\r\nSTATIC int\r\nF_32 (\r\nT_1 * V_1 ,\r\nT_2 * V_2 ,\r\nT_6 V_23 ,\r\nT_7 V_24 ,\r\nT_5 * V_14 ,\r\nint V_32 ,\r\nint * V_60 )\r\n{\r\nT_4 V_61 ;\r\nT_8 V_27 ;\r\nT_9 V_62 ;\r\nint V_63 , error , V_64 ;\r\nint V_65 = 0 ;\r\n* V_60 = 0 ;\r\nif ( ( V_23 + V_24 ) <= V_2 -> V_11 )\r\nreturn 0 ;\r\nV_61 = F_12 ( V_1 , ( ( V_42 ) ( V_23 + V_24 - 1 ) ) ) ;\r\nV_27 = F_13 ( V_1 , ( V_42 ) F_33 ( V_1 ) ) ;\r\nwhile ( V_27 > 0 ) {\r\nV_64 = V_32 ;\r\nV_62 = V_66 ;\r\nerror = F_27 ( NULL , V_2 , V_61 , V_27 , 0 ,\r\n& V_62 , 0 , V_14 , & V_64 , NULL ) ;\r\nif ( error )\r\nreturn error ;\r\nfor ( V_63 = 0 ; V_63 < V_64 ; V_63 ++ ) {\r\nif ( ( V_14 [ V_63 ] . V_18 != V_44 ) &&\r\n( V_14 [ V_63 ] . V_18 != V_67 ) )\r\nreturn 0 ;\r\nV_61 += V_14 [ V_63 ] . V_20 ;\r\nV_27 -= V_14 [ V_63 ] . V_20 ;\r\nif ( V_14 [ V_63 ] . V_18 == V_67 )\r\nV_65 = 1 ;\r\n}\r\n}\r\nif ( ! V_65 )\r\n* V_60 = 1 ;\r\nreturn 0 ;\r\n}\r\nSTATIC T_9\r\nF_34 (\r\nstruct V_68 * V_1 ,\r\nstruct V_69 * V_2 )\r\n{\r\nT_9 V_70 = 0 ;\r\nif ( ! ( V_1 -> V_9 & V_71 ) ) {\r\nint V_72 = 0 ;\r\nT_13 V_73 ;\r\nV_70 = F_13 ( V_1 , V_2 -> V_11 ) + 1 ;\r\nV_70 = F_35 ( V_74 ,\r\nF_36 ( V_70 ) ) ;\r\nF_37 ( V_1 , V_75 ) ;\r\nV_73 = V_1 -> V_45 . V_76 ;\r\nif ( V_73 < V_1 -> V_77 [ V_78 ] ) {\r\nV_72 = 2 ;\r\nif ( V_73 < V_1 -> V_77 [ V_79 ] )\r\nV_72 ++ ;\r\nif ( V_73 < V_1 -> V_77 [ V_80 ] )\r\nV_72 ++ ;\r\nif ( V_73 < V_1 -> V_77 [ V_81 ] )\r\nV_72 ++ ;\r\nif ( V_73 < V_1 -> V_77 [ V_82 ] )\r\nV_72 ++ ;\r\n}\r\nif ( V_72 )\r\nV_70 >>= V_72 ;\r\n}\r\nif ( V_70 < V_1 -> V_83 )\r\nV_70 = V_1 -> V_83 ;\r\nreturn V_70 ;\r\n}\r\nint\r\nF_38 (\r\nT_2 * V_2 ,\r\nT_6 V_23 ,\r\nT_7 V_24 ,\r\nT_5 * V_84 )\r\n{\r\nT_1 * V_1 = V_2 -> V_15 ;\r\nT_4 V_26 ;\r\nT_4 V_4 ;\r\nT_6 V_85 ;\r\nT_4 V_86 ;\r\nT_9 V_62 ;\r\nT_3 V_30 ;\r\nint V_32 ;\r\nT_5 V_14 [ V_87 ] ;\r\nint V_60 , V_88 = 0 ;\r\nint error ;\r\nASSERT ( F_39 ( V_2 , V_49 ) ) ;\r\nerror = F_9 ( V_2 , 0 ) ;\r\nif ( error )\r\nreturn F_10 ( error ) ;\r\nV_30 = F_11 ( V_2 ) ;\r\nV_26 = F_12 ( V_1 , V_23 ) ;\r\nerror = F_32 ( V_1 , V_2 , V_23 , V_24 ,\r\nV_14 , V_87 , & V_60 ) ;\r\nif ( error )\r\nreturn error ;\r\nV_89:\r\nif ( V_60 ) {\r\nT_9 V_70 = F_34 ( V_1 , V_2 ) ;\r\nV_85 = F_40 ( V_1 , ( V_23 + V_24 - 1 ) ) ;\r\nV_86 = F_12 ( V_1 , V_85 ) ;\r\nV_4 = V_86 + V_70 ;\r\n} else {\r\nV_4 = F_13 ( V_1 , ( ( V_42 ) ( V_23 + V_24 ) ) ) ;\r\n}\r\nif ( V_60 || V_30 ) {\r\nerror = F_1 ( V_1 , V_2 , V_30 , & V_4 ) ;\r\nif ( error )\r\nreturn error ;\r\n}\r\nV_32 = V_87 ;\r\nV_62 = V_66 ;\r\nerror = F_27 ( NULL , V_2 , V_26 ,\r\n( T_8 ) ( V_4 - V_26 ) ,\r\nV_90 | V_54 |\r\nV_91 , & V_62 , 1 , V_14 ,\r\n& V_32 , NULL ) ;\r\nswitch ( error ) {\r\ncase 0 :\r\ncase V_58 :\r\ncase V_92 :\r\nbreak;\r\ndefault:\r\nreturn F_10 ( error ) ;\r\n}\r\nif ( V_32 == 0 ) {\r\nF_41 ( V_2 , V_23 , V_24 ) ;\r\nif ( V_88 )\r\nreturn F_10 ( error ? error : V_58 ) ;\r\nif ( error == V_58 ) {\r\nF_18 ( V_2 , V_49 ) ;\r\nF_42 ( V_2 ) ;\r\nF_23 ( V_2 , V_49 ) ;\r\n}\r\nV_88 = 1 ;\r\nerror = 0 ;\r\nV_60 = 0 ;\r\ngoto V_89;\r\n}\r\nif ( ! ( V_14 [ 0 ] . V_18 || F_2 ( V_2 ) ) )\r\nreturn F_6 ( V_2 , & V_14 [ 0 ] ) ;\r\n* V_84 = V_14 [ 0 ] ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_43 (\r\nT_2 * V_2 ,\r\nT_6 V_23 ,\r\nT_7 V_24 ,\r\nT_5 * V_14 )\r\n{\r\nT_1 * V_1 = V_2 -> V_15 ;\r\nT_4 V_26 , V_93 ;\r\nT_4 V_94 , V_95 ;\r\nT_9 V_96 ;\r\nT_11 V_37 ;\r\nT_8 V_27 ;\r\nT_10 * V_36 ;\r\nint V_32 , V_41 ;\r\nint error = 0 ;\r\nint V_97 ;\r\nerror = F_44 ( V_2 , 0 ) ;\r\nif ( error )\r\nreturn F_10 ( error ) ;\r\nV_26 = F_12 ( V_1 , V_23 ) ;\r\nV_27 = V_14 -> V_20 ;\r\nV_95 = V_14 -> V_19 ;\r\nF_45 ( V_98 , F_3 ( V_1 , V_27 ) ) ;\r\nwhile ( V_27 != 0 ) {\r\nV_32 = 0 ;\r\nwhile ( V_32 == 0 ) {\r\nV_36 = F_19 ( V_1 , V_99 ) ;\r\nV_36 -> V_100 |= V_101 ;\r\nV_97 = F_46 ( V_1 , V_13 ) ;\r\nerror = F_20 ( V_36 , V_97 ,\r\nF_21 ( V_1 ) ,\r\n0 , V_51 ,\r\nV_52 ) ;\r\nif ( error ) {\r\nF_22 ( V_36 , 0 ) ;\r\nreturn F_10 ( error ) ;\r\n}\r\nF_23 ( V_2 , V_49 ) ;\r\nF_25 ( V_36 , V_2 ) ;\r\nF_26 ( & V_37 , & V_96 ) ;\r\nV_32 = 1 ;\r\nV_94 = F_13 ( V_1 , V_2 -> V_11 ) ;\r\nerror = F_47 ( NULL , V_2 , & V_93 ,\r\nV_13 ) ;\r\nif ( error )\r\ngoto V_102;\r\nV_93 = F_48 ( V_93 , V_94 ) ;\r\nif ( ( V_95 + V_27 ) > V_93 ) {\r\nV_27 = V_93 - V_95 ;\r\nif ( V_27 == 0 ) {\r\nerror = V_103 ;\r\ngoto V_102;\r\n}\r\n}\r\nerror = F_27 ( V_36 , V_2 , V_95 , V_27 ,\r\nV_54 , & V_96 , 1 ,\r\nV_14 , & V_32 , & V_37 ) ;\r\nif ( error )\r\ngoto V_102;\r\nerror = F_28 ( & V_36 , & V_37 , & V_41 ) ;\r\nif ( error )\r\ngoto V_102;\r\nerror = F_29 ( V_36 , V_57 ) ;\r\nif ( error )\r\ngoto V_56;\r\nF_18 ( V_2 , V_49 ) ;\r\n}\r\nif ( ! ( V_14 -> V_18 || F_2 ( V_2 ) ) )\r\nreturn F_6 ( V_2 , V_14 ) ;\r\nif ( ( V_26 >= V_14 -> V_19 ) &&\r\n( V_26 < ( V_14 -> V_19 +\r\nV_14 -> V_20 ) ) ) {\r\nF_49 ( V_104 ) ;\r\nreturn 0 ;\r\n}\r\nV_27 -= V_14 -> V_20 ;\r\nV_95 = V_14 -> V_19 + V_14 -> V_20 ;\r\n}\r\nV_102:\r\nF_30 ( & V_37 ) ;\r\nF_22 ( V_36 , V_57 | V_59 ) ;\r\nV_56:\r\nF_18 ( V_2 , V_49 ) ;\r\nreturn F_10 ( error ) ;\r\n}\r\nint\r\nF_50 (\r\nT_2 * V_2 ,\r\nT_6 V_23 ,\r\nT_7 V_24 )\r\n{\r\nT_1 * V_1 = V_2 -> V_15 ;\r\nT_4 V_26 ;\r\nT_8 V_27 ;\r\nT_8 V_105 ;\r\nT_9 V_29 ;\r\nint V_32 ;\r\nT_10 * V_36 ;\r\nT_5 V_14 ;\r\nT_11 V_37 ;\r\nT_12 V_39 ;\r\nint V_41 ;\r\nint error ;\r\nF_51 ( V_2 , V_23 , V_24 ) ;\r\nV_26 = F_12 ( V_1 , V_23 ) ;\r\nV_27 = F_13 ( V_1 , ( V_42 ) V_23 + V_24 ) ;\r\nV_27 = ( T_8 ) ( V_27 - V_26 ) ;\r\nV_39 = F_17 ( V_1 , 0 ) << 1 ;\r\ndo {\r\nF_52 ( V_1 , V_106 ) ;\r\nV_36 = F_53 ( V_1 , V_99 , V_107 ) ;\r\nV_36 -> V_100 |= V_101 ;\r\nerror = F_20 ( V_36 , V_39 ,\r\nF_21 ( V_1 ) , 0 ,\r\nV_51 ,\r\nV_52 ) ;\r\nif ( error ) {\r\nF_22 ( V_36 , 0 ) ;\r\nreturn F_10 ( error ) ;\r\n}\r\nF_23 ( V_2 , V_49 ) ;\r\nF_25 ( V_36 , V_2 ) ;\r\nF_26 ( & V_37 , & V_29 ) ;\r\nV_32 = 1 ;\r\nerror = F_27 ( V_36 , V_2 , V_26 , V_27 ,\r\nV_54 | V_108 , & V_29 ,\r\n1 , & V_14 , & V_32 , & V_37 ) ;\r\nif ( error )\r\ngoto V_109;\r\nerror = F_28 ( & ( V_36 ) , & ( V_37 ) , & V_41 ) ;\r\nif ( error )\r\ngoto V_109;\r\nerror = F_29 ( V_36 , V_57 ) ;\r\nF_18 ( V_2 , V_49 ) ;\r\nif ( error )\r\nreturn F_10 ( error ) ;\r\nif ( ! ( V_14 . V_18 || F_2 ( V_2 ) ) )\r\nreturn F_6 ( V_2 , & V_14 ) ;\r\nif ( ( V_105 = V_14 . V_20 ) == 0 ) {\r\nASSERT ( V_14 . V_20 ) ;\r\nbreak;\r\n}\r\nV_26 += V_105 ;\r\nV_27 -= V_105 ;\r\n} while ( V_27 > 0 );\r\nreturn 0 ;\r\nV_109:\r\nF_30 ( & V_37 ) ;\r\nF_22 ( V_36 , ( V_57 | V_59 ) ) ;\r\nF_18 ( V_2 , V_49 ) ;\r\nreturn F_10 ( error ) ;\r\n}
