
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034883                       # Number of seconds simulated
sim_ticks                                 34882694265                       # Number of ticks simulated
final_tick                               561186744273                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 297042                       # Simulator instruction rate (inst/s)
host_op_rate                                   374874                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3151440                       # Simulator tick rate (ticks/s)
host_mem_usage                               16904224                       # Number of bytes of host memory used
host_seconds                                 11068.81                       # Real time elapsed on the host
sim_insts                                  3287902496                       # Number of instructions simulated
sim_ops                                    4149412603                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       626688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1966976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1688960                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4287872                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1449984                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1449984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4896                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15367                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13195                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33499                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11328                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11328                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58711                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17965585                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51372                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     56388305                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        40364                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     48418278                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               122922615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58711                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51372                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        40364                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             150447                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41567431                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41567431                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41567431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58711                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17965585                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51372                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     56388305                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        40364                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     48418278                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              164490046                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83651546                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31517891                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25713299                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2102017                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13464736                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12442325                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3261151                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92568                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32665048                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171241613                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31517891                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15703476                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37135789                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10966650                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4693773                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15902750                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83341885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.540897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46206096     55.44%     55.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3029843      3.64%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4576693      5.49%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3168038      3.80%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2219151      2.66%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2174049      2.61%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1309796      1.57%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2795603      3.35%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17862616     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83341885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.376776                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.047082                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33599805                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4921182                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35457096                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       516780                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8847014                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310317                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205074675                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1234                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8847014                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35463767                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         504328                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1715998                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34071896                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2738876                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198995295                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1151408                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       927939                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279056000                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926329559                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926329559                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107065568                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35911                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17154                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8130770                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18247479                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9344881                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112561                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2773439                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185520184                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34241                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148256127                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       295178                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61787987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189026899                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83341885                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.778891                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.917971                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29676845     35.61%     35.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16713600     20.05%     55.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12075998     14.49%     70.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8010214      9.61%     79.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8082818      9.70%     89.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3895614      4.67%     94.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3445695      4.13%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       652431      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       788670      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83341885                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         807694     71.02%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160183     14.08%     85.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169386     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124003922     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872556      1.26%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14570294      9.83%     94.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7792268      5.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148256127                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.772306                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1137263                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007671                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381286572                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247342796                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144158565                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149393390                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       467348                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7071669                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6509                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          389                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2237858                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8847014                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         265902                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        49247                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185554431                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       639290                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18247479                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9344881                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17153                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41568                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          389                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1282532                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142570                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2425102                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145535259                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13620510                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2720860                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21220761                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20692229                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7600251                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.739780                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144220587                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144158565                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93401663                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265342260                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.723322                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.352004                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62290489                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2118956                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74494871                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.654666                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176690                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28362319     38.07%     38.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21396396     28.72%     66.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8088378     10.86%     77.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4528750      6.08%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3829637      5.14%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1712378      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1636019      2.20%     93.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119754      1.50%     94.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3821240      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74494871                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3821240                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256228272                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379962041                       # The number of ROB writes
system.switch_cpus0.timesIdled                  18005                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 309661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836515                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836515                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.195435                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.195435                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653634442                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200496844                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188529666                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83651546                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30252219                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24585777                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2065643                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12768424                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11811580                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3192999                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87640                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30374136                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167821371                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30252219                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15004579                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36909186                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11089035                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6078793                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         14874217                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       886606                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82339589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.517899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45430403     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3244081      3.94%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2615192      3.18%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6376326      7.74%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1723866      2.09%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2219880      2.70%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1606393      1.95%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          901499      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18221949     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82339589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361646                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.006196                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31773987                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5893551                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35496843                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       238540                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8936665                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5169127                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41152                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     200643921                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        79851                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8936665                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34098250                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1309592                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1158841                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33356001                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3480237                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     193575494                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30268                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1439796                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1083660                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          954                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    271021343                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    903739072                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    903739072                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166113123                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       104908175                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39431                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22113                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9542562                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18039257                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9193165                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       142418                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2925256                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183036214                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37919                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145422965                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       280531                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63232178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    193063405                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5739                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82339589                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766137                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887724                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28467692     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17777611     21.59%     56.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11601467     14.09%     70.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8613939     10.46%     80.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7428082      9.02%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3838279      4.66%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3293383      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       616506      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       702630      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82339589                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         850661     71.06%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        173491     14.49%     85.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172976     14.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121163718     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2070380      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16091      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14437087      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7735689      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145422965                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.738437                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1197136                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008232                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    374663184                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    246306929                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141715689                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146620101                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       544887                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7106614                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2728                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          618                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2355773                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8936665                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         527436                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        78986                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183074133                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       405963                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18039257                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9193165                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21829                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70743                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          618                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1236874                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1160015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2396889                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143107077                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13546501                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2315886                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21076898                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20187410                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7530397                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.710752                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141809882                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141715689                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92341438                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        260728909                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.694119                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354166                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97316083                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119513682                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63561144                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32180                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2070357                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73402924                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628187                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140892                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28414724     38.71%     38.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20395556     27.79%     66.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8300900     11.31%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4665458      6.36%     84.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3812969      5.19%     89.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1546996      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1836917      2.50%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       923638      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3505766      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73402924                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97316083                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119513682                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17770029                       # Number of memory references committed
system.switch_cpus1.commit.loads             10932640                       # Number of loads committed
system.switch_cpus1.commit.membars              16090                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17172027                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107686004                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2433156                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3505766                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           252971984                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          375092017                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1311957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97316083                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119513682                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97316083                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859586                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859586                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.163351                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.163351                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       643807978                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195859905                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      185143952                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32180                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83651546                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30450600                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24978385                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1982688                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12864829                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11875996                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3102087                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85645                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31488542                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             167356775                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30450600                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14978083                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35955844                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10621931                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6454325                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15404809                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       794918                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82505735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.492659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46549891     56.42%     56.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3591735      4.35%     60.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3137453      3.80%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3380047      4.10%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2943813      3.57%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1550240      1.88%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1010639      1.22%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2673709      3.24%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17668208     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82505735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364017                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.000642                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33117266                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6047492                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34207348                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       532931                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8600697                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4987539                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6344                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     198478617                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50062                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8600697                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34763334                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2583552                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       826075                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33063753                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2668313                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     191739024                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        11804                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1660689                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       737701                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          112                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    266308826                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    894136379                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    894136379                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165289600                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       101019136                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33671                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17938                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7110491                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18928033                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9870816                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       241125                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3140741                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         180744929                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33656                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145252308                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       275454                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59964630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183197625                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2192                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82505735                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760512                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.909803                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29241738     35.44%     35.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17527663     21.24%     56.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11753529     14.25%     70.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7507964      9.10%     80.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7411842      8.98%     89.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4349777      5.27%     94.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3338418      4.05%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       731498      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       643306      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82505735                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1064616     69.74%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            37      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        203085     13.30%     83.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       258803     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119442956     82.23%     82.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1980882      1.36%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15732      0.01%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15503092     10.67%     94.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8309646      5.72%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145252308                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.736397                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1526541                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010510                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    374812345                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    240744253                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141174850                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146778849                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       258162                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6900837                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          476                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1062                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2243741                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          581                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8600697                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1843059                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       161013                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    180778585                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       310159                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18928033                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9870816                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17924                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        116552                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         7723                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1062                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1215267                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1107144                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2322411                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142715044                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14566205                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2537263                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22639486                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20226560                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8073281                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.706066                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141319888                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141174850                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92078748                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        257152130                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.687654                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358071                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98273281                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120299137                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60482371                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2007837                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73905038                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627753                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.172637                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29395681     39.77%     39.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20083128     27.17%     66.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8228405     11.13%     78.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4214135      5.70%     83.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3622180      4.90%     88.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1782707      2.41%     91.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1961714      2.65%     93.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       992449      1.34%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3624639      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73905038                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98273281                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120299137                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19654268                       # Number of memory references committed
system.switch_cpus2.commit.loads             12027193                       # Number of loads committed
system.switch_cpus2.commit.membars              15732                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17265789                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108235262                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2369580                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3624639                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           251061907                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          370171886                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1145811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98273281                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120299137                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98273281                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851214                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851214                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.174793                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.174793                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       644445798                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193615157                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      186198496                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31464                       # number of misc regfile writes
system.l2.replacements                          33500                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1804017                       # Total number of references to valid blocks.
system.l2.sampled_refs                          66268                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.223049                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           618.008991                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.479967                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2071.797645                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.730373                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5238.674377                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.964816                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5784.049505                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3898.262221                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6173.616277                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8952.415828                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018860                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000350                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.063226                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000327                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.159872                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000274                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.176515                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.118966                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.188404                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.273206                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28159                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        55251                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        81435                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  164845                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            50736                       # number of Writeback hits
system.l2.Writeback_hits::total                 50736                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28159                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        55251                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        81435                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164845                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28159                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        55251                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        81435                       # number of overall hits
system.l2.overall_hits::total                  164845                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4896                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15367                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13195                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 33499                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4896                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15367                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13195                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33499                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4896                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15367                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13195                       # number of overall misses
system.l2.overall_misses::total                 33499                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       721757                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    262848224                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       731866                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    776608803                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       497227                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    699541187                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1740949064                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       721757                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    262848224                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       731866                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    776608803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       497227                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    699541187                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1740949064                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       721757                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    262848224                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       731866                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    776608803                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       497227                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    699541187                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1740949064                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        33055                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        70618                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        94630                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              198344                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        50736                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             50736                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33055                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        70618                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        94630                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               198344                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33055                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        70618                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        94630                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              198344                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.148117                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.217607                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.139438                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.168893                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.148117                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.217607                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.139438                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.168893                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.148117                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.217607                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.139438                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.168893                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45109.812500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53686.320261                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 52276.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 50537.437561                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45202.454545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53015.626146                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 51970.180125                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45109.812500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53686.320261                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 52276.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 50537.437561                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45202.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53015.626146                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51970.180125                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45109.812500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53686.320261                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 52276.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 50537.437561                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45202.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53015.626146                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51970.180125                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11328                       # number of writebacks
system.l2.writebacks::total                     11328                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4896                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15367                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13195                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            33499                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33499                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33499                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       629226                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    234547868                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       648776                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    687614348                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       436031                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    623619027                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1547495276                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       629226                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    234547868                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       648776                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    687614348                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       436031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    623619027                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1547495276                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       629226                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    234547868                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       648776                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    687614348                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       436031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    623619027                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1547495276                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.148117                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.217607                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.139438                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.168893                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.148117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.217607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.139438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.168893                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.148117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.217607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.139438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.168893                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39326.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47906.018791                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46341.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 44746.166981                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39639.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47261.767867                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46195.267799                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39326.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47906.018791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46341.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 44746.166981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39639.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47261.767867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46195.267799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39326.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47906.018791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46341.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 44746.166981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39639.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47261.767867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46195.267799                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996224                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015910383                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198940.222944                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996224                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15902731                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15902731                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15902731                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15902731                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15902731                       # number of overall hits
system.cpu0.icache.overall_hits::total       15902731                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       919361                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       919361                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       919361                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       919361                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       919361                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       919361                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15902750                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15902750                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15902750                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15902750                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15902750                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15902750                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48387.421053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48387.421053                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48387.421053                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48387.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48387.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48387.421053                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       738798                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       738798                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       738798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       738798                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       738798                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       738798                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46174.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46174.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46174.875000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46174.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46174.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46174.875000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33055                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163645336                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33311                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4912.651557                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.414581                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.585419                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903963                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096037                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10364723                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10364723                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17124                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17124                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17437572                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17437572                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17437572                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17437572                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        67830                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        67830                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67830                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67830                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67830                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67830                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1835725013                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1835725013                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1835725013                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1835725013                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1835725013                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1835725013                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10432553                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10432553                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17505402                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17505402                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17505402                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17505402                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006502                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006502                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003875                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003875                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003875                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003875                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27063.615111                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27063.615111                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27063.615111                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27063.615111                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27063.615111                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27063.615111                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9392                       # number of writebacks
system.cpu0.dcache.writebacks::total             9392                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        34775                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        34775                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        34775                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        34775                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        34775                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        34775                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33055                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33055                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33055                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33055                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    523620964                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    523620964                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    523620964                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    523620964                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    523620964                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    523620964                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15840.900439                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15840.900439                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15840.900439                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15840.900439                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15840.900439                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15840.900439                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.996303                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013588638                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2039413.758551                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996303                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14874202                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14874202                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14874202                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14874202                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14874202                       # number of overall hits
system.cpu1.icache.overall_hits::total       14874202                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       851651                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       851651                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       851651                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       851651                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       851651                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       851651                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14874217                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14874217                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14874217                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14874217                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14874217                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14874217                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56776.733333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56776.733333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56776.733333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56776.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56776.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56776.733333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       747536                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       747536                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       747536                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       747536                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       747536                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       747536                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53395.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53395.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53395.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53395.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53395.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53395.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 70618                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               179899059                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 70874                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2538.294142                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.381497                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.618503                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899928                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100072                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10293304                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10293304                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6805208                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6805208                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21474                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21474                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16090                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16090                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17098512                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17098512                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17098512                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17098512                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       149754                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       149754                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       149754                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        149754                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       149754                       # number of overall misses
system.cpu1.dcache.overall_misses::total       149754                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4643398538                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4643398538                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4643398538                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4643398538                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4643398538                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4643398538                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10443058                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10443058                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6805208                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6805208                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17248266                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17248266                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17248266                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17248266                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014340                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014340                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008682                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008682                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008682                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008682                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31006.841473                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31006.841473                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31006.841473                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31006.841473                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31006.841473                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31006.841473                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20190                       # number of writebacks
system.cpu1.dcache.writebacks::total            20190                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79136                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79136                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79136                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79136                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79136                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79136                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        70618                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        70618                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        70618                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        70618                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        70618                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        70618                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1286068247                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1286068247                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1286068247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1286068247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1286068247                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1286068247                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006762                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006762                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004094                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004094                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004094                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004094                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18211.620932                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18211.620932                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18211.620932                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18211.620932                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18211.620932                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18211.620932                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.997425                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009018770                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1831250.036298                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.997425                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017624                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883009                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15404798                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15404798                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15404798                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15404798                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15404798                       # number of overall hits
system.cpu2.icache.overall_hits::total       15404798                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.cpu2.icache.overall_misses::total           11                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       548597                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       548597                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       548597                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       548597                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       548597                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       548597                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15404809                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15404809                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15404809                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15404809                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15404809                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15404809                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49872.454545                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49872.454545                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49872.454545                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49872.454545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49872.454545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49872.454545                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       508897                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       508897                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       508897                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       508897                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       508897                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       508897                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46263.363636                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46263.363636                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46263.363636                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46263.363636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46263.363636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46263.363636                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 94630                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190570997                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 94886                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2008.420599                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.644121                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.355879                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916579                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083421                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11455014                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11455014                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7595443                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7595443                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17017                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17017                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15732                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15732                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19050457                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19050457                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19050457                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19050457                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       354673                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       354673                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           60                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       354733                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        354733                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       354733                       # number of overall misses
system.cpu2.dcache.overall_misses::total       354733                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9909774334                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9909774334                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2169037                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2169037                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9911943371                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9911943371                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9911943371                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9911943371                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11809687                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11809687                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7595503                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7595503                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17017                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17017                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15732                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15732                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19405190                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19405190                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19405190                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19405190                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.030032                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.030032                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018280                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018280                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018280                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018280                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 27940.594108                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27940.594108                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 36150.616667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36150.616667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 27941.982762                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27941.982762                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 27941.982762                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27941.982762                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21154                       # number of writebacks
system.cpu2.dcache.writebacks::total            21154                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       260043                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       260043                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       260103                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       260103                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       260103                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       260103                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        94630                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        94630                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        94630                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        94630                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        94630                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        94630                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1482646832                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1482646832                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1482646832                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1482646832                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1482646832                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1482646832                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008013                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008013                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004877                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004877                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004877                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004877                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15667.830836                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15667.830836                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15667.830836                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15667.830836                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15667.830836                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15667.830836                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
