// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module cornerHarris_accel_xFSuppressionRad1_1_6_ap_uint_8_s (
        ap_ready,
        l00_buf_1_val,
        l10_buf_0_val,
        l10_buf_1_val,
        l10_buf_2_val,
        l20_buf_1_val,
        ap_return
);


output   ap_ready;
input  [31:0] l00_buf_1_val;
input  [31:0] l10_buf_0_val;
input  [31:0] l10_buf_1_val;
input  [31:0] l10_buf_2_val;
input  [31:0] l20_buf_1_val;
output  [0:0] ap_return;

wire    Max_xFFindMaxRad1_ap_int_32_s_fu_44_ap_ready;
wire   [0:0] Max_xFFindMaxRad1_ap_int_32_s_fu_44_ap_return;

cornerHarris_accel_xFFindMaxRad1_ap_int_32_s Max_xFFindMaxRad1_ap_int_32_s_fu_44(
    .ap_ready(Max_xFFindMaxRad1_ap_int_32_s_fu_44_ap_ready),
    .t1_val(l00_buf_1_val),
    .m0_val(l10_buf_0_val),
    .m1_val(l10_buf_1_val),
    .m2_val(l10_buf_2_val),
    .b1_val(l20_buf_1_val),
    .ap_return(Max_xFFindMaxRad1_ap_int_32_s_fu_44_ap_return)
);

assign ap_ready = 1'b1;

assign ap_return = Max_xFFindMaxRad1_ap_int_32_s_fu_44_ap_return;

endmodule //cornerHarris_accel_xFSuppressionRad1_1_6_ap_uint_8_s
