# Active SVF file /home/IC/Final_project/syn/FINAL_SYS.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/IC/Final_project/syn/FINAL_SYS.svf
# Timestamp : Thu Aug 15 06:06:04 2024
# DC Version: K-2015.06 (built May 28, 2015)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version K-2015.06 } \
    { dc_product_build_date { May 28, 2015 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { target_library { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { search_path { . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Final_project/std_cells /home/IC/Final_project/rtl /home/IC/Final_project/rtl/ASYNC_FIFO /home/IC/Final_project/rtl/UART_RX /home/IC/Final_project/rtl/UART_TX } } \
    { synopsys_root /opt/Synopsys/Synplify2015 } \
    { cwd /home/IC/Final_project/syn } \
    { analyze { -format verilog -library WORK \{ /home/IC/Final_project/rtl/UART_TX /home/IC/Final_project/rtl/REG_File.v /home/IC/Final_project/rtl/DIV_MUX.v /home/IC/Final_project/rtl/UART_RX /home/IC/Final_project/rtl/Data_Sync.v /home/IC/Final_project/rtl/ALU.v /home/IC/Final_project/rtl/Clock_Gating.v /home/IC/Final_project/rtl/Pulse_GEN.v /home/IC/Final_project/rtl/ASYNC_FIFO /home/IC/Final_project/rtl/RST_Sync.v /home/IC/Final_project/rtl/TOP_UART.v /home/IC/Final_project/rtl/FINAL_SYS.v /home/IC/Final_project/rtl/SYS_CTRL.v /home/IC/Final_project/rtl/CLK_DIV.v \} } } \
    { analyze { -format verilog -library WORK \{ /home/IC/Final_project/rtl/ASYNC_FIFO/FIFO_Memory.v /home/IC/Final_project/rtl/ASYNC_FIFO/TOP_ASYNC_FIFO.v /home/IC/Final_project/rtl/ASYNC_FIFO/DF_SYNC.v /home/IC/Final_project/rtl/ASYNC_FIFO/FIFO_Rptr.v /home/IC/Final_project/rtl/ASYNC_FIFO/FIFO_Wptr.v \} } } \
    { analyze { -format verilog -library WORK \{ /home/IC/Final_project/rtl/UART_RX/FSM.v /home/IC/Final_project/rtl/UART_RX/TOP_UART_RX.v /home/IC/Final_project/rtl/UART_RX/parity_check.v /home/IC/Final_project/rtl/UART_RX/data_sampling.v /home/IC/Final_project/rtl/UART_RX/edge_bit_counter.v /home/IC/Final_project/rtl/UART_RX/Start_check.v /home/IC/Final_project/rtl/UART_RX/Stop_check.v /home/IC/Final_project/rtl/UART_RX/deserializer.v \} } } \
    { analyze { -format verilog -library WORK \{ /home/IC/Final_project/rtl/UART_TX/TX_FSM.v /home/IC/Final_project/rtl/UART_TX/parity_calc.v /home/IC/Final_project/rtl/UART_TX/TOP_UART_TX.v /home/IC/Final_project/rtl/UART_TX/MUX.v /home/IC/Final_project/rtl/UART_TX/serializer.v \} } } } 

guide_instance_map \
  -design { FINAL_SYS } \
  -instance { U_RST_Sync_1 } \
  -linked { RST_Sync_stages2 } 

guide_instance_map \
  -design { FINAL_SYS } \
  -instance { U_CLK_DIV_1 } \
  -linked { CLK_DIV } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_project/rtl/CLK_DIV.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { FINAL_SYS } \
  -instance { U_DIV_MUX } \
  -linked { DIV_MUX } 

guide_instance_map \
  -design { FINAL_SYS } \
  -instance { U_TOP_UART } \
  -linked { TOP_UART_WIDTH_REG8 } 

guide_instance_map \
  -design { FINAL_SYS } \
  -instance { U_Data_Sync } \
  -linked { Data_Sync_WIDTH8_stages2 } 

guide_instance_map \
  -design { FINAL_SYS } \
  -instance { U_SYS_CTRL } \
  -linked { SYS_CTRL_WIDTH_REG8_fun4_ADDR4 } 

guide_instance_map \
  -design { FINAL_SYS } \
  -instance { U_REG_File } \
  -linked { REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4 } 

guide_instance_map \
  -design { FINAL_SYS } \
  -instance { U_FIFO } \
  -linked { TOP_ASYNC_FIFO_DEPTH16_WIDTH8_ADDR4_N2 } 

guide_instance_map \
  -design { FINAL_SYS } \
  -instance { U_ALU } \
  -linked { ALU } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_project/rtl/ALU.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { FINAL_SYS } \
  -instance { U_CG } \
  -linked { Clock_Gating } 

guide_instance_map \
  -design { FINAL_SYS } \
  -instance { U_Pulse_GEN } \
  -linked { Pulse_GEN } 

guide_instance_map \
  -design { TOP_UART_WIDTH_REG8 } \
  -instance { U_UART_RX } \
  -linked { TOP_UART_RX } 

guide_instance_map \
  -design { TOP_UART_WIDTH_REG8 } \
  -instance { U_UART_TX } \
  -linked { TOP_UART_TX } 

guide_instance_map \
  -design { TOP_ASYNC_FIFO_DEPTH16_WIDTH8_ADDR4_N2 } \
  -instance { FIFO_Memory_U0 } \
  -linked { FIFO_Memory_DEPTH16_WIDTH8_ADDR4 } 

guide_instance_map \
  -design { TOP_ASYNC_FIFO_DEPTH16_WIDTH8_ADDR4_N2 } \
  -instance { FIFO_Wptr_U1 } \
  -linked { FIFO_Wptr_ADDR4 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_project/rtl/ASYNC_FIFO/FIFO_Wptr.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { TOP_ASYNC_FIFO_DEPTH16_WIDTH8_ADDR4_N2 } \
  -instance { FIFO_Rptr_U2 } \
  -linked { FIFO_Rptr_ADDR4 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_project/rtl/ASYNC_FIFO/FIFO_Rptr.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { TOP_ASYNC_FIFO_DEPTH16_WIDTH8_ADDR4_N2 } \
  -instance { DF_SYNC_W } \
  -linked { DF_SYNC_N2_ADDR4 } 

guide_instance_map \
  -design { TOP_UART_RX } \
  -instance { DUT1 } \
  -linked { FSM } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_project/rtl/UART_RX/FSM.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { TOP_UART_RX } \
  -instance { DUT2 } \
  -linked { edge_bit_counter } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_project/rtl/UART_RX/edge_bit_counter.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { TOP_UART_RX } \
  -instance { DUT3 } \
  -linked { data_sampling } 

guide_instance_map \
  -design { TOP_UART_RX } \
  -instance { DUt4 } \
  -linked { deserializer } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_project/rtl/UART_RX/deserializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { TOP_UART_RX } \
  -instance { DUT5 } \
  -linked { parity_check } 

guide_instance_map \
  -design { TOP_UART_RX } \
  -instance { DUT6 } \
  -linked { Stop_check } 

guide_instance_map \
  -design { TOP_UART_RX } \
  -instance { DUT7 } \
  -linked { Start_check } 

guide_instance_map \
  -design { TOP_UART_TX } \
  -instance { INS0 } \
  -linked { TX_FSM } 

guide_instance_map \
  -design { TOP_UART_TX } \
  -instance { INS1 } \
  -linked { parity_calc } 

guide_instance_map \
  -design { TOP_UART_TX } \
  -instance { INS2 } \
  -linked { serializer } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_project/rtl/UART_TX/serializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { TOP_UART_TX } \
  -instance { INS3 } \
  -linked { MUX } 

guide_environment \
  { { elaborate { -library work FINAL_SYS } } \
    { current_design FINAL_SYS } \
    { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db dw_foundation.sldb } } } 

guide_uniquify \
  -design { FINAL_SYS } \
  { { U_FIFO/DF_SYNC_W DF_SYNC_N2_ADDR4_0 } \
    { U_FIFO/DF_SYNC_R DF_SYNC_N2_ADDR4_0 } \
    { U_CLK_DIV_1 CLK_DIV_0 } \
    { U_CLK_DIV_2 CLK_DIV_0 } \
    { U_RST_Sync_1 RST_Sync_stages2_0 } \
    { U_RST_Sync_2 RST_Sync_stages2_0 } } 

guide_ungroup \
  -cells { U_RST_Sync_1 } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_RST_Sync_2 } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_DIV_MUX } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_TOP_UART } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_Data_Sync } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_SYS_CTRL } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_REG_File } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_FIFO } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_ALU } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_Pulse_GEN } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_TOP_UART/U_UART_RX } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_TOP_UART/U_UART_TX } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_FIFO/FIFO_Memory_U0 } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_FIFO/FIFO_Wptr_U1 } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_FIFO/FIFO_Rptr_U2 } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_FIFO/DF_SYNC_W } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_FIFO/DF_SYNC_R } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_TOP_UART/U_UART_RX/DUT1 } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_TOP_UART/U_UART_RX/DUT2 } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_TOP_UART/U_UART_RX/DUT3 } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_TOP_UART/U_UART_RX/DUt4 } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_TOP_UART/U_UART_RX/DUT5 } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_TOP_UART/U_UART_RX/DUT6 } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_TOP_UART/U_UART_RX/DUT7 } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_TOP_UART/U_UART_TX/INS0 } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_TOP_UART/U_UART_TX/INS1 } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_TOP_UART/U_UART_TX/INS2 } \
  -design { FINAL_SYS } 

guide_ungroup \
  -cells { U_TOP_UART/U_UART_TX/INS3 } \
  -design { FINAL_SYS } 



guide_replace \
  -origin { ExTra_cse } \
  -design { FINAL_SYS } \
  -input { 6 src211 } \
  -output { 7 O1 } \
  -output { 7 O2 } \
  -pre_resource { { 7 } U_TOP_UART/U_UART_RX/DUT1/sub_61 = SUB { { src211 ZERO 7 } { U`b0000001 } } } \
  -pre_resource { { 7 } U_TOP_UART/U_UART_RX/DUT2/sub_101 = SUB { { src211 ZERO 7 } { U`b0000001 } } } \
  -pre_assign { O1 = { U_TOP_UART/U_UART_RX/DUT1/sub_61.out.1 ANY 7 } } \
  -pre_assign { O2 = { U_TOP_UART/U_UART_RX/DUT2/sub_101.out.1 ANY 7 } } \
  -post_resource { { 7 } EXTRA_ADD_37 = SUB { { src211 ZERO 7 } { U`b0000001 } } } \
  -post_assign { O1 = { EXTRA_ADD_37.out.1 ANY 7 } } \
  -post_assign { O2 = { EXTRA_ADD_37.out.1 ANY 7 } } 

guide_replace \
  -origin { ExTra_cse } \
  -design { FINAL_SYS } \
  -input { 6 src212 } \
  -input { 32 src213 } \
  -output { 1 O1 } \
  -output { 1 O2 } \
  -pre_resource { { 1 } U_TOP_UART/U_UART_RX/DUT1/eq_61 = EQ { { src212 ZERO 32 } { src213 ZERO 32 } } } \
  -pre_resource { { 1 } U_TOP_UART/U_UART_RX/DUT2/eq_101 = EQ { { src212 ZERO 32 } { src213 ZERO 32 } } } \
  -pre_assign { O1 = { U_TOP_UART/U_UART_RX/DUT1/eq_61.out.1 ANY 1 } } \
  -pre_assign { O2 = { U_TOP_UART/U_UART_RX/DUT2/eq_101.out.1 ANY 1 } } \
  -post_resource { { 1 } EXTRA_CMP_164 = EQ { { src212 ZERO 32 } { src213 ZERO 32 } } } \
  -post_assign { O1 = { EXTRA_CMP_164.out.1 ANY 1 } } \
  -post_assign { O2 = { EXTRA_CMP_164.out.1 ANY 1 } } 

guide_merge \
  -type { svfMergeRSOP } \
  -design { FINAL_SYS } \
  -datapath { RSOP_169 } \
  -input { 1 I1 } \
  -input { 1 I2 } \
  -input { 8 I3 } \
  -input { 8 I4 } \
  -output { 16 O1 } \
  -pre_resource { { 16 } EXTRA_SEL_166 = SELECT { { I1 } { I2 } { U_ALU/add_25.out.1 ZERO 16 } { U_ALU/sub_28.out.1 SIGN 16 } } } \
  -pre_resource { { 9 } U_ALU/add_25 = ADD { { I3 ZERO 9 } { I4 ZERO 9 } } } \
  -pre_resource { { 9 } U_ALU/sub_28 = SUB { { I3 ZERO 9 } { I4 ZERO 9 } } } \
  -pre_assign { O1 = { EXTRA_SEL_166.out.1 } } 

guide_instance_map \
  -design { FINAL_SYS } \
  -instance { RSOP_169 } \
  -linked { FINAL_SYS_RSOP_169 } 

guide_change_names \
  -design { FINAL_SYS_RSOP_169 } \
  { { cell U_ALU/add_25 ADD_24 } } 

guide_change_names \
  -design { FINAL_SYS_RSOP_169 } \
  { { cell U_ALU/sub_28 ADD_25 } } 

guide_merge \
  -type { svfMergeDPOP } \
  -design { FINAL_SYS } \
  -datapath { DP_OP_170J1_122_4742 } \
  -input { 6 I1 } \
  -input { 6 I2 } \
  -output { 1 O1 } \
  -pre_resource { { 7 } EXTRA_ADD_37 = SUB { { I1 ZERO 7 } { U`b0000001 } } } \
  -pre_resource { { 1 } EXTRA_CMP_164 = EQ { { I2 ZERO 32 } { EXTRA_ADD_37.out.1 SIGN 32 } } } \
  -pre_assign { O1 = { EXTRA_CMP_164.out.1 } } 

guide_change_names \
  -design { FINAL_SYS } \
  { { cell U_ALU/mult_31 mult_x_25 } } 

guide_change_names \
  -design { FINAL_SYS } \
  { { cell U_ALU/div_34 div_26 } } 

guide_change_names \
  -design { FINAL_SYS } \
  { { cell U_ALU/eq_55 eq_x_27 } } 

guide_change_names \
  -design { FINAL_SYS } \
  { { cell U_ALU/gt_58 gt_x_28 } } 

guide_change_names \
  -design { FINAL_SYS } \
  { { cell U_ALU/lt_61 lt_x_29 } } 

guide_change_names \
  -design { FINAL_SYS } \
  { { cell U_FIFO/FIFO_Wptr_U1/add_35 add_x_31 } } 

guide_change_names \
  -design { FINAL_SYS } \
  { { cell U_FIFO/FIFO_Wptr_U1/eq_45 eq_x_32 } } 

guide_change_names \
  -design { FINAL_SYS } \
  { { cell U_FIFO/FIFO_Rptr_U2/add_38 add_x_33 } } 

guide_change_names \
  -design { FINAL_SYS } \
  { { cell U_FIFO/FIFO_Rptr_U2/eq_39 eq_x_34 } } 

guide_change_names \
  -design { FINAL_SYS } \
  { { cell U_TOP_UART/U_UART_RX/DUT2/add_104 add_x_51 } } 

guide_change_names \
  -design { FINAL_SYS } \
  { { cell U_TOP_UART/U_UART_RX/DUT2/add_107 add_x_52 } } 

guide_change_names \
  -design { FINAL_SYS } \
  { { cell U_TOP_UART/U_UART_TX/INS2/add_37 add_x_87 } } 

guide_reg_constant \
  -design { FINAL_SYS } \
  { U_TOP_UART/U_UART_TX/INS0/current_state_reg[3] } \
  { 0 } \
  -replaced { svfTrue } 

guide_reg_merging \
  -design { FINAL_SYS } \
  -from { U_TOP_UART/U_UART_RX/DUT1/count_en_reg } \
  -to { U_TOP_UART/U_UART_RX/DUT1/sample_en_reg } 

guide_reg_merging \
  -design { FINAL_SYS } \
  -from { U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[4] } \
  -to { U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[4] } 

guide_reg_merging \
  -design { FINAL_SYS } \
  -from { U_FIFO/FIFO_Wptr_U1/o_wptr_bn_reg[4] } \
  -to { U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg[4] } 

guide_uniquify \
  -design { FINAL_SYS } \
  { { DP_OP_170J1_122_4742 FINAL_SYS_DP_OP_170J1_122_4742_J1_0 } } 

guide_uniquify \
  -design { FINAL_SYS } \
  { { div_26 FINAL_SYS_DW_div_uns_J1_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_cla.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_uniquify \
  -design { FINAL_SYS } \
  { { mult_x_25 FINAL_SYS_DW_mult_uns_J1_0 } } 

guide_boundary_netlist \
  -file { netlists/S1/J1/dw-1 } \
  { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c } \
  { gtech } 

guide_replace \
  -origin { Gensh } \
  -body { FINAL_SYS_DP_OP_170J1_122_4742_J1_0 } \
  -input { unsigned 6 I1 bin } \
  -input { unsigned 6 I2 bin } \
  -output { 1 O1 bin } \
  -pre_resource { { 7 } OP0 = SUB { { I1 ZERO 7 } { U`b1 ZERO 7 } } } \
  -pre_resource { { 32 } OP1 = REDUCE { { OP0.out.1 SIGN 32 } } } \
  -pre_resource { { 32 } OP2 = REDUCE { { OP1.out.1 SIGN 32 } } } \
  -pre_resource { { 1 } OP3 = EQ { { I2 ZERO 32 } { OP2.out.1 ZERO 32 } } } \
  -pre_assign { O1 = { OP3.out.1 ZERO 1 } } \
  -post_resource { { 7 } OP0 = SUB { { I1 ZERO 7 } { U`b1 ZERO 7 } } } \
  -post_resource { { 32 } OP2 = REDUCE { { OP0.out.1 SIGN 32 } } } \
  -post_resource { { 1 } OP3 = EQ { { I2 ZERO 32 } { OP2.out.1 ZERO 32 } } } \
  -post_assign { O1 = { OP3.out.1 ZERO 1 } } 

guide_boundary \
  -body { FINAL_SYS_DP_OP_170J1_122_4742_J1_0 } \
  -operand { I1 bin 6 } \
  -operand { I2 bin 6 } \
  -operand { OP3.out.1 bin 1 } \
  -operand { OP0.out.1 bin 7 } \
  -operand { OP2.out.1 bin 32 } \
  -column { I1 0 { I1[0] } } \
  -column { I1 1 { I1[1] } } \
  -column { I1 2 { I1[2] } } \
  -column { I1 3 { I1[3] } } \
  -column { I1 4 { I1[4] } } \
  -column { I1 5 { I1[5] } } \
  -column { I2 0 { I2[0] } } \
  -column { I2 1 { I2[1] } } \
  -column { I2 2 { I2[2] } } \
  -column { I2 3 { I2[3] } } \
  -column { I2 4 { I2[4] } } \
  -column { I2 5 { I2[5] } } \
  -column { OP3.out.1 0 { O1 } } \
  -column { OP0.out.1 0 { n352 } } \
  -column { OP0.out.1 1 { n353 } } \
  -column { OP0.out.1 2 { n354 } } \
  -column { OP0.out.1 3 { n355 } } \
  -column { OP0.out.1 4 { n356 } } \
  -column { OP0.out.1 5 { n357 } } \
  -column { OP0.out.1 6 { n386 } } \
  -column { OP2.out.1 0 { n352 } } \
  -column { OP2.out.1 1 { n353 } } \
  -column { OP2.out.1 2 { n354 } } \
  -column { OP2.out.1 3 { n355 } } \
  -column { OP2.out.1 4 { n356 } } \
  -column { OP2.out.1 5 { n357 } } \
  -column { OP2.out.1 6 { n358 } } \
  -column { OP2.out.1 7 { n358 } } \
  -column { OP2.out.1 8 { n358 } } \
  -column { OP2.out.1 9 { n358 } } \
  -column { OP2.out.1 10 { n358 } } \
  -column { OP2.out.1 11 { n358 } } \
  -column { OP2.out.1 12 { n358 } } \
  -column { OP2.out.1 13 { n358 } } \
  -column { OP2.out.1 14 { n358 } } \
  -column { OP2.out.1 15 { n358 } } \
  -column { OP2.out.1 16 { n358 } } \
  -column { OP2.out.1 17 { n358 } } \
  -column { OP2.out.1 18 { n358 } } \
  -column { OP2.out.1 19 { n358 } } \
  -column { OP2.out.1 20 { n358 } } \
  -column { OP2.out.1 21 { n358 } } \
  -column { OP2.out.1 22 { n358 } } \
  -column { OP2.out.1 23 { n358 } } \
  -column { OP2.out.1 24 { n358 } } \
  -column { OP2.out.1 25 { n358 } } \
  -column { OP2.out.1 26 { n358 } } \
  -column { OP2.out.1 27 { n358 } } \
  -column { OP2.out.1 28 { n358 } } \
  -column { OP2.out.1 29 { n358 } } \
  -column { OP2.out.1 30 { n358 } } \
  -column { OP2.out.1 31 { n358 } } \
  -resource { OP0 { I1 } { OP0.out.1 } } \
  -resource { OP2 { OP0.out.1 } { OP2.out.1 } } \
  -resource { OP3 { I2 OP2.out.1 } { OP3.out.1 } } 

guide_architecture_netlist \
  -file { netlists/S1/J1/dw-1 } \
  { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c } \
  { gtech } 

guide_datapath \
  -design { FINAL_SYS } \
  -datapath { DP_OP_170J1_122_4742 } \
  -body { FINAL_SYS_DP_OP_170J1_122_4742_J1_0 } 

guide_multiplier \
  -design { FINAL_SYS } \
  -instance { div_26 } \
  -arch { cla } 

guide_multiplier \
  -design { FINAL_SYS } \
  -instance { mult_x_25 } \
  -arch { apparch } \
  -body { FINAL_SYS_DW_mult_uns_J1_0 } 

guide_replace \
  -origin { ExTra_cse } \
  -design { CLK_DIV_0 } \
  -input { 8 src10 } \
  -input { 7 src12 } \
  -output { 1 O1 } \
  -output { 1 O2 } \
  -pre_resource { { 1 } eq_64 = EQ { { src10 ZERO 8 } { src12 ZERO 8 } } } \
  -pre_resource { { 1 } eq_69 = EQ { { src10 ZERO 8 } { src12 ZERO 8 } } } \
  -pre_assign { O1 = { eq_64.out.1 ANY 1 } } \
  -pre_assign { O2 = { eq_69.out.1 ANY 1 } } \
  -post_resource { { 1 } EXTRA_CMP_12 = EQ { { src10 ZERO 8 } { src12 ZERO 8 } } } \
  -post_assign { O1 = { EXTRA_CMP_12.out.1 ANY 1 } } \
  -post_assign { O2 = { EXTRA_CMP_12.out.1 ANY 1 } } 

guide_merge \
  -type { svfMergeDPOP } \
  -design { CLK_DIV_0 } \
  -datapath { DP_OP_14J1_126_7332 } \
  -input { 7 I1 } \
  -input { 8 I2 } \
  -output { 1 O1 } \
  -pre_resource { { 8 } add_69 = ADD { { I1 ZERO 8 } { U`b00000001 } } } \
  -pre_resource { { 1 } eq_69_2 = EQ { { I2 ZERO 8 } { add_69.out.1 ZERO 8 } } } \
  -pre_assign { O1 = { eq_69_2.out.1 } } 

guide_change_names \
  -design { CLK_DIV_0 } \
  { { cell add_76 add_x_1 } } 

guide_change_names \
  -design { CLK_DIV_0 } \
  { { cell EXTRA_CMP_12 eq_x_7 } } 

guide_uniquify \
  -design { CLK_DIV_0 } \
  { { DP_OP_14J1_126_7332 CLK_DIV_0_DP_OP_14J1_126_7332_J1_0 } } 

guide_boundary_netlist \
  -file { netlists/S1/J1/dw-1 } \
  { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c } 

guide_replace \
  -origin { Gensh } \
  -body { CLK_DIV_0_DP_OP_14J1_126_7332_J1_0 } \
  -input { unsigned 7 I1 bin } \
  -input { unsigned 8 I2 bin } \
  -output { 1 O1 bin } \
  -pre_resource { { 8 } OP7 = ADD { { I1 ZERO 8 } { U`b1 ZERO 8 } } } \
  -pre_resource { { 1 } OP8 = EQ { { I2 ZERO 8 } { OP7.out.1 ZERO 8 } } } \
  -pre_assign { O1 = { OP8.out.1 ZERO 1 } } \
  -post_resource { { 8 } OP7 = ADD { { I1 ZERO 8 } { U`b1 ZERO 8 } } } \
  -post_resource { { 1 } OP8 = EQ { { I2 ZERO 8 } { OP7.out.1 ZERO 8 } } } \
  -post_assign { O1 = { OP8.out.1 ZERO 1 } } 

guide_boundary \
  -body { CLK_DIV_0_DP_OP_14J1_126_7332_J1_0 } \
  -operand { I1 bin 7 } \
  -operand { I2 bin 8 } \
  -operand { OP8.out.1 bin 1 } \
  -operand { OP7.out.1 bin 8 } \
  -column { I1 0 { I1[0] } } \
  -column { I1 1 { I1[1] } } \
  -column { I1 2 { I1[2] } } \
  -column { I1 3 { I1[3] } } \
  -column { I1 4 { I1[4] } } \
  -column { I1 5 { I1[5] } } \
  -column { I1 6 { I1[6] } } \
  -column { I2 0 { I2[0] } } \
  -column { I2 1 { I2[1] } } \
  -column { I2 2 { I2[2] } } \
  -column { I2 3 { I2[3] } } \
  -column { I2 4 { I2[4] } } \
  -column { I2 5 { I2[5] } } \
  -column { I2 6 { I2[6] } } \
  -column { I2 7 { I2[7] } } \
  -column { OP8.out.1 0 { O1 } } \
  -column { OP7.out.1 0 { n70 } } \
  -column { OP7.out.1 1 { n71 } } \
  -column { OP7.out.1 2 { n72 } } \
  -column { OP7.out.1 3 { n73 } } \
  -column { OP7.out.1 4 { n74 } } \
  -column { OP7.out.1 5 { n75 } } \
  -column { OP7.out.1 6 { n76 } } \
  -column { OP7.out.1 7 { n77 } } \
  -resource { OP7 { I1 } { OP7.out.1 } } \
  -resource { OP8 { I2 OP7.out.1 } { OP8.out.1 } } 

guide_architecture_netlist \
  -file { netlists/S1/J1/dw-1 } \
  { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c } 

guide_datapath \
  -design { CLK_DIV_0 } \
  -datapath { DP_OP_14J1_126_7332 } \
  -body { CLK_DIV_0_DP_OP_14J1_126_7332_J1_0 } 


guide_uniquify \
  -design { FINAL_SYS } \
  { { U_CLK_DIV_2 CLK_DIV_1 } \
    { U_CLK_DIV_2/DP_OP_14J1_126_7332 CLK_DIV_0_DP_OP_14J1_126_7332_J1_0_0 } \
    { U_CLK_DIV_1/DP_OP_14J1_126_7332 CLK_DIV_0_DP_OP_14J1_126_7332_J1_0_1 } \
    { U_CLK_DIV_2/add_x_1 CLK_DIV_0_DW01_inc_J1_0_0 } \
    { U_CLK_DIV_1/add_x_1 CLK_DIV_0_DW01_inc_J1_0_1 } } 

guide_replace \
  -origin { ExTra_mutex } \
  -design { FINAL_SYS_RSOP_169 } \
  -input { 8 src166 } \
  -input { 8 src167 } \
  -input { 1 src168 } \
  -input { 1 src169 } \
  -output { 16 O1 } \
  -pre_resource { { 9 } ADD_24 = ADD { { src166 ZERO 9 } { src167 ZERO 9 } } } \
  -pre_resource { { 9 } ADD_25 = SUB { { src166 ZERO 9 } { src167 ZERO 9 } } } \
  -pre_resource { { 16 } SEL_166 = SELECT { { src168 } { src169 } { ADD_24.out.1 ZERO 16 } { ADD_25.out.1 SIGN 16 } } } \
  -pre_assign { O1 = { SEL_166.out.1 ANY 16 } } \
  -post_resource { { 16 } ADDSUB_168 = ADDSUB { { SEL_169.out.1 ZERO 16 } { SEL_170.out.1 ZERO 16 } { src169 } } } \
  -post_resource { { 8 } SEL_169 = SELECT { { src168 } { src169 } { src166 ANY 8 } { src166 ANY 8 } } } \
  -post_resource { { 8 } SEL_170 = SELECT { { src168 } { src169 } { src167 ANY 8 } { src167 ANY 8 } } } \
  -post_resource { { 16 } SEL_171 = SELECT { { src168 } { src169 } { ADDSUB_168.out.1 ANY 16 } { ADDSUB_168.out.1 ANY 16 } } } \
  -post_assign { O1 = { SEL_171.out.1 ANY 16 } } 

guide_merge \
  -type { svfMergeDPOP } \
  -design { FINAL_SYS_RSOP_169 } \
  -datapath { DP_OP_175J1_123_3658 } \
  -input { 8 I1 } \
  -input { 8 I2 } \
  -input { 1 I3 } \
  -output { 16 O1 } \
  -pre_resource { { 16 } ADDSUB_168 = ADDSUB { { I1 ZERO 16 } { I2 ZERO 16 } { I3 } } } \
  -pre_assign { O1 = { ADDSUB_168.out.1 } } 

guide_boundary_netlist \
  -file { netlists/S1/J1/dw-1 } \
  { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c } \
  { gtech } 

guide_replace \
  -origin { Gensh } \
  -body { FINAL_SYS_DP_OP_175J1_123_3658_J1_0 } \
  -input { unsigned 8 I1 bin } \
  -input { unsigned 8 I2 bin } \
  -input { unsigned 1 I3 bin } \
  -output { 16 O1 bin } \
  -pre_resource { { 16 } OP4 = ADDSUB { { I1 ZERO 16 } { I2 ZERO 16 } { I3 } } } \
  -pre_assign { O1 = { OP4.out.1 SIGN 16 } } \
  -post_resource { { 16 } OP4 = ADDSUB { { I1 ZERO 16 } { I2 ZERO 16 } { I3 } } } \
  -post_assign { O1 = { OP4.out.1 SIGN 16 } } 

guide_boundary \
  -body { FINAL_SYS_DP_OP_175J1_123_3658_J1_0 } \
  -operand { I1 bin 8 } \
  -operand { I2 bin 8 } \
  -operand { I3 bin 1 } \
  -operand { OP4.out.1 bin 16 } \
  -column { I1 0 { I1[0] } } \
  -column { I1 1 { I1[1] } } \
  -column { I1 2 { I1[2] } } \
  -column { I1 3 { I1[3] } } \
  -column { I1 4 { I1[4] } } \
  -column { I1 5 { I1[5] } } \
  -column { I1 6 { I1[6] } } \
  -column { I1 7 { I1[7] } } \
  -column { I2 0 { I2[0] } } \
  -column { I2 1 { I2[1] } } \
  -column { I2 2 { I2[2] } } \
  -column { I2 3 { I2[3] } } \
  -column { I2 4 { I2[4] } } \
  -column { I2 5 { I2[5] } } \
  -column { I2 6 { I2[6] } } \
  -column { I2 7 { I2[7] } } \
  -column { I3 0 { I3 } } \
  -column { OP4.out.1 0 { O1[0] } } \
  -column { OP4.out.1 1 { O1[1] } } \
  -column { OP4.out.1 2 { O1[2] } } \
  -column { OP4.out.1 3 { O1[3] } } \
  -column { OP4.out.1 4 { O1[4] } } \
  -column { OP4.out.1 5 { O1[5] } } \
  -column { OP4.out.1 6 { O1[6] } } \
  -column { OP4.out.1 7 { O1[7] } } \
  -column { OP4.out.1 8 { O1[8] } } \
  -column { OP4.out.1 9 { O1[9] } } \
  -column { OP4.out.1 10 { O1[10] } } \
  -column { OP4.out.1 11 { O1[11] } } \
  -column { OP4.out.1 12 { O1[12] } } \
  -column { OP4.out.1 13 { O1[13] } } \
  -column { OP4.out.1 14 { O1[14] } } \
  -column { OP4.out.1 15 { O1[15] } } \
  -resource { OP4 { I1 I2 I3 } { OP4.out.1 } } 

guide_architecture_netlist \
  -file { netlists/S1/J1/dw-1 } \
  { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c } \
  { gtech } 

guide_datapath \
  -design { FINAL_SYS_RSOP_169 } \
  -datapath { DP_OP_175J1_123_3658 } \
  -body { FINAL_SYS_DP_OP_175J1_123_3658_J1_0 } 

guide_ungroup \
  -cells { RSOP_169 } \
  -design { FINAL_SYS } 

guide_change_names \
  -design { FINAL_SYS } \
  { { cell RSOP_169/DP_OP_175J1_123_3658 DP_OP_175J1_123_3658 } } 

guide_environment \
  { { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } } 

#---- Recording stopped at Thu Aug 15 06:06:30 2024

setup
