
macrolev.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084a8  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b4  08008640  08008640  00018640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088f4  080088f4  0002002c  2**0
                  CONTENTS
  4 .ARM          00000008  080088f4  080088f4  000188f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088fc  080088fc  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088fc  080088fc  000188fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008900  08008900  00018900  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  08008904  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001558  2000002c  08008930  0002002c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001584  08008930  00021584  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012d63  00000000  00000000  0002009f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003287  00000000  00000000  00032e02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d88  00000000  00000000  00036090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000aa9  00000000  00000000  00036e18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b88e  00000000  00000000  000378c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000111c6  00000000  00000000  0005314f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000abcb5  00000000  00000000  00064315  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000038fc  00000000  00000000  0010ffcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  001138c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000002c 	.word	0x2000002c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08008628 	.word	0x08008628

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000030 	.word	0x20000030
 80001d4:	08008628 	.word	0x08008628

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <__aeabi_dmul>:
 80001e8:	b570      	push	{r4, r5, r6, lr}
 80001ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001f6:	bf1d      	ittte	ne
 80001f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001fc:	ea94 0f0c 	teqne	r4, ip
 8000200:	ea95 0f0c 	teqne	r5, ip
 8000204:	f000 f8de 	bleq	80003c4 <__aeabi_dmul+0x1dc>
 8000208:	442c      	add	r4, r5
 800020a:	ea81 0603 	eor.w	r6, r1, r3
 800020e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000212:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000216:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800021a:	bf18      	it	ne
 800021c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000220:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000224:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000228:	d038      	beq.n	800029c <__aeabi_dmul+0xb4>
 800022a:	fba0 ce02 	umull	ip, lr, r0, r2
 800022e:	f04f 0500 	mov.w	r5, #0
 8000232:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000236:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800023a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800023e:	f04f 0600 	mov.w	r6, #0
 8000242:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000246:	f09c 0f00 	teq	ip, #0
 800024a:	bf18      	it	ne
 800024c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000250:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000254:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000258:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800025c:	d204      	bcs.n	8000268 <__aeabi_dmul+0x80>
 800025e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000262:	416d      	adcs	r5, r5
 8000264:	eb46 0606 	adc.w	r6, r6, r6
 8000268:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800026c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000270:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000274:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000278:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800027c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000280:	bf88      	it	hi
 8000282:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000286:	d81e      	bhi.n	80002c6 <__aeabi_dmul+0xde>
 8000288:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800028c:	bf08      	it	eq
 800028e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000292:	f150 0000 	adcs.w	r0, r0, #0
 8000296:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029a:	bd70      	pop	{r4, r5, r6, pc}
 800029c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002a0:	ea46 0101 	orr.w	r1, r6, r1
 80002a4:	ea40 0002 	orr.w	r0, r0, r2
 80002a8:	ea81 0103 	eor.w	r1, r1, r3
 80002ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002b0:	bfc2      	ittt	gt
 80002b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ba:	bd70      	popgt	{r4, r5, r6, pc}
 80002bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002c0:	f04f 0e00 	mov.w	lr, #0
 80002c4:	3c01      	subs	r4, #1
 80002c6:	f300 80ab 	bgt.w	8000420 <__aeabi_dmul+0x238>
 80002ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ce:	bfde      	ittt	le
 80002d0:	2000      	movle	r0, #0
 80002d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002d6:	bd70      	pople	{r4, r5, r6, pc}
 80002d8:	f1c4 0400 	rsb	r4, r4, #0
 80002dc:	3c20      	subs	r4, #32
 80002de:	da35      	bge.n	800034c <__aeabi_dmul+0x164>
 80002e0:	340c      	adds	r4, #12
 80002e2:	dc1b      	bgt.n	800031c <__aeabi_dmul+0x134>
 80002e4:	f104 0414 	add.w	r4, r4, #20
 80002e8:	f1c4 0520 	rsb	r5, r4, #32
 80002ec:	fa00 f305 	lsl.w	r3, r0, r5
 80002f0:	fa20 f004 	lsr.w	r0, r0, r4
 80002f4:	fa01 f205 	lsl.w	r2, r1, r5
 80002f8:	ea40 0002 	orr.w	r0, r0, r2
 80002fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000300:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000304:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000308:	fa21 f604 	lsr.w	r6, r1, r4
 800030c:	eb42 0106 	adc.w	r1, r2, r6
 8000310:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000314:	bf08      	it	eq
 8000316:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800031a:	bd70      	pop	{r4, r5, r6, pc}
 800031c:	f1c4 040c 	rsb	r4, r4, #12
 8000320:	f1c4 0520 	rsb	r5, r4, #32
 8000324:	fa00 f304 	lsl.w	r3, r0, r4
 8000328:	fa20 f005 	lsr.w	r0, r0, r5
 800032c:	fa01 f204 	lsl.w	r2, r1, r4
 8000330:	ea40 0002 	orr.w	r0, r0, r2
 8000334:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000338:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 0520 	rsb	r5, r4, #32
 8000350:	fa00 f205 	lsl.w	r2, r0, r5
 8000354:	ea4e 0e02 	orr.w	lr, lr, r2
 8000358:	fa20 f304 	lsr.w	r3, r0, r4
 800035c:	fa01 f205 	lsl.w	r2, r1, r5
 8000360:	ea43 0302 	orr.w	r3, r3, r2
 8000364:	fa21 f004 	lsr.w	r0, r1, r4
 8000368:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800036c:	fa21 f204 	lsr.w	r2, r1, r4
 8000370:	ea20 0002 	bic.w	r0, r0, r2
 8000374:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000378:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800037c:	bf08      	it	eq
 800037e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000382:	bd70      	pop	{r4, r5, r6, pc}
 8000384:	f094 0f00 	teq	r4, #0
 8000388:	d10f      	bne.n	80003aa <__aeabi_dmul+0x1c2>
 800038a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800038e:	0040      	lsls	r0, r0, #1
 8000390:	eb41 0101 	adc.w	r1, r1, r1
 8000394:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000398:	bf08      	it	eq
 800039a:	3c01      	subeq	r4, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1a6>
 800039e:	ea41 0106 	orr.w	r1, r1, r6
 80003a2:	f095 0f00 	teq	r5, #0
 80003a6:	bf18      	it	ne
 80003a8:	4770      	bxne	lr
 80003aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003ae:	0052      	lsls	r2, r2, #1
 80003b0:	eb43 0303 	adc.w	r3, r3, r3
 80003b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003b8:	bf08      	it	eq
 80003ba:	3d01      	subeq	r5, #1
 80003bc:	d0f7      	beq.n	80003ae <__aeabi_dmul+0x1c6>
 80003be:	ea43 0306 	orr.w	r3, r3, r6
 80003c2:	4770      	bx	lr
 80003c4:	ea94 0f0c 	teq	r4, ip
 80003c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003cc:	bf18      	it	ne
 80003ce:	ea95 0f0c 	teqne	r5, ip
 80003d2:	d00c      	beq.n	80003ee <__aeabi_dmul+0x206>
 80003d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d8:	bf18      	it	ne
 80003da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003de:	d1d1      	bne.n	8000384 <__aeabi_dmul+0x19c>
 80003e0:	ea81 0103 	eor.w	r1, r1, r3
 80003e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003e8:	f04f 0000 	mov.w	r0, #0
 80003ec:	bd70      	pop	{r4, r5, r6, pc}
 80003ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003f2:	bf06      	itte	eq
 80003f4:	4610      	moveq	r0, r2
 80003f6:	4619      	moveq	r1, r3
 80003f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003fc:	d019      	beq.n	8000432 <__aeabi_dmul+0x24a>
 80003fe:	ea94 0f0c 	teq	r4, ip
 8000402:	d102      	bne.n	800040a <__aeabi_dmul+0x222>
 8000404:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000408:	d113      	bne.n	8000432 <__aeabi_dmul+0x24a>
 800040a:	ea95 0f0c 	teq	r5, ip
 800040e:	d105      	bne.n	800041c <__aeabi_dmul+0x234>
 8000410:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000414:	bf1c      	itt	ne
 8000416:	4610      	movne	r0, r2
 8000418:	4619      	movne	r1, r3
 800041a:	d10a      	bne.n	8000432 <__aeabi_dmul+0x24a>
 800041c:	ea81 0103 	eor.w	r1, r1, r3
 8000420:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000424:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd70      	pop	{r4, r5, r6, pc}
 8000432:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000436:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800043a:	bd70      	pop	{r4, r5, r6, pc}

0800043c <__aeabi_drsub>:
 800043c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000440:	e002      	b.n	8000448 <__adddf3>
 8000442:	bf00      	nop

08000444 <__aeabi_dsub>:
 8000444:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000448 <__adddf3>:
 8000448:	b530      	push	{r4, r5, lr}
 800044a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800044e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000452:	ea94 0f05 	teq	r4, r5
 8000456:	bf08      	it	eq
 8000458:	ea90 0f02 	teqeq	r0, r2
 800045c:	bf1f      	itttt	ne
 800045e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000462:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000466:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800046a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800046e:	f000 80e2 	beq.w	8000636 <__adddf3+0x1ee>
 8000472:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000476:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800047a:	bfb8      	it	lt
 800047c:	426d      	neglt	r5, r5
 800047e:	dd0c      	ble.n	800049a <__adddf3+0x52>
 8000480:	442c      	add	r4, r5
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	ea82 0000 	eor.w	r0, r2, r0
 800048e:	ea83 0101 	eor.w	r1, r3, r1
 8000492:	ea80 0202 	eor.w	r2, r0, r2
 8000496:	ea81 0303 	eor.w	r3, r1, r3
 800049a:	2d36      	cmp	r5, #54	; 0x36
 800049c:	bf88      	it	hi
 800049e:	bd30      	pophi	{r4, r5, pc}
 80004a0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004a4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004a8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004ac:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004b0:	d002      	beq.n	80004b8 <__adddf3+0x70>
 80004b2:	4240      	negs	r0, r0
 80004b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004bc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004c0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004c4:	d002      	beq.n	80004cc <__adddf3+0x84>
 80004c6:	4252      	negs	r2, r2
 80004c8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004cc:	ea94 0f05 	teq	r4, r5
 80004d0:	f000 80a7 	beq.w	8000622 <__adddf3+0x1da>
 80004d4:	f1a4 0401 	sub.w	r4, r4, #1
 80004d8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004dc:	db0d      	blt.n	80004fa <__adddf3+0xb2>
 80004de:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004e2:	fa22 f205 	lsr.w	r2, r2, r5
 80004e6:	1880      	adds	r0, r0, r2
 80004e8:	f141 0100 	adc.w	r1, r1, #0
 80004ec:	fa03 f20e 	lsl.w	r2, r3, lr
 80004f0:	1880      	adds	r0, r0, r2
 80004f2:	fa43 f305 	asr.w	r3, r3, r5
 80004f6:	4159      	adcs	r1, r3
 80004f8:	e00e      	b.n	8000518 <__adddf3+0xd0>
 80004fa:	f1a5 0520 	sub.w	r5, r5, #32
 80004fe:	f10e 0e20 	add.w	lr, lr, #32
 8000502:	2a01      	cmp	r2, #1
 8000504:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000508:	bf28      	it	cs
 800050a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800050e:	fa43 f305 	asr.w	r3, r3, r5
 8000512:	18c0      	adds	r0, r0, r3
 8000514:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	d507      	bpl.n	800052e <__adddf3+0xe6>
 800051e:	f04f 0e00 	mov.w	lr, #0
 8000522:	f1dc 0c00 	rsbs	ip, ip, #0
 8000526:	eb7e 0000 	sbcs.w	r0, lr, r0
 800052a:	eb6e 0101 	sbc.w	r1, lr, r1
 800052e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000532:	d31b      	bcc.n	800056c <__adddf3+0x124>
 8000534:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000538:	d30c      	bcc.n	8000554 <__adddf3+0x10c>
 800053a:	0849      	lsrs	r1, r1, #1
 800053c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000540:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000544:	f104 0401 	add.w	r4, r4, #1
 8000548:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800054c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000550:	f080 809a 	bcs.w	8000688 <__adddf3+0x240>
 8000554:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000558:	bf08      	it	eq
 800055a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800055e:	f150 0000 	adcs.w	r0, r0, #0
 8000562:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000566:	ea41 0105 	orr.w	r1, r1, r5
 800056a:	bd30      	pop	{r4, r5, pc}
 800056c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000570:	4140      	adcs	r0, r0
 8000572:	eb41 0101 	adc.w	r1, r1, r1
 8000576:	3c01      	subs	r4, #1
 8000578:	bf28      	it	cs
 800057a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800057e:	d2e9      	bcs.n	8000554 <__adddf3+0x10c>
 8000580:	f091 0f00 	teq	r1, #0
 8000584:	bf04      	itt	eq
 8000586:	4601      	moveq	r1, r0
 8000588:	2000      	moveq	r0, #0
 800058a:	fab1 f381 	clz	r3, r1
 800058e:	bf08      	it	eq
 8000590:	3320      	addeq	r3, #32
 8000592:	f1a3 030b 	sub.w	r3, r3, #11
 8000596:	f1b3 0220 	subs.w	r2, r3, #32
 800059a:	da0c      	bge.n	80005b6 <__adddf3+0x16e>
 800059c:	320c      	adds	r2, #12
 800059e:	dd08      	ble.n	80005b2 <__adddf3+0x16a>
 80005a0:	f102 0c14 	add.w	ip, r2, #20
 80005a4:	f1c2 020c 	rsb	r2, r2, #12
 80005a8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005ac:	fa21 f102 	lsr.w	r1, r1, r2
 80005b0:	e00c      	b.n	80005cc <__adddf3+0x184>
 80005b2:	f102 0214 	add.w	r2, r2, #20
 80005b6:	bfd8      	it	le
 80005b8:	f1c2 0c20 	rsble	ip, r2, #32
 80005bc:	fa01 f102 	lsl.w	r1, r1, r2
 80005c0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005c4:	bfdc      	itt	le
 80005c6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ca:	4090      	lslle	r0, r2
 80005cc:	1ae4      	subs	r4, r4, r3
 80005ce:	bfa2      	ittt	ge
 80005d0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005d4:	4329      	orrge	r1, r5
 80005d6:	bd30      	popge	{r4, r5, pc}
 80005d8:	ea6f 0404 	mvn.w	r4, r4
 80005dc:	3c1f      	subs	r4, #31
 80005de:	da1c      	bge.n	800061a <__adddf3+0x1d2>
 80005e0:	340c      	adds	r4, #12
 80005e2:	dc0e      	bgt.n	8000602 <__adddf3+0x1ba>
 80005e4:	f104 0414 	add.w	r4, r4, #20
 80005e8:	f1c4 0220 	rsb	r2, r4, #32
 80005ec:	fa20 f004 	lsr.w	r0, r0, r4
 80005f0:	fa01 f302 	lsl.w	r3, r1, r2
 80005f4:	ea40 0003 	orr.w	r0, r0, r3
 80005f8:	fa21 f304 	lsr.w	r3, r1, r4
 80005fc:	ea45 0103 	orr.w	r1, r5, r3
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f1c4 040c 	rsb	r4, r4, #12
 8000606:	f1c4 0220 	rsb	r2, r4, #32
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 f304 	lsl.w	r3, r1, r4
 8000612:	ea40 0003 	orr.w	r0, r0, r3
 8000616:	4629      	mov	r1, r5
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	fa21 f004 	lsr.w	r0, r1, r4
 800061e:	4629      	mov	r1, r5
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	f094 0f00 	teq	r4, #0
 8000626:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800062a:	bf06      	itte	eq
 800062c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000630:	3401      	addeq	r4, #1
 8000632:	3d01      	subne	r5, #1
 8000634:	e74e      	b.n	80004d4 <__adddf3+0x8c>
 8000636:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063a:	bf18      	it	ne
 800063c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000640:	d029      	beq.n	8000696 <__adddf3+0x24e>
 8000642:	ea94 0f05 	teq	r4, r5
 8000646:	bf08      	it	eq
 8000648:	ea90 0f02 	teqeq	r0, r2
 800064c:	d005      	beq.n	800065a <__adddf3+0x212>
 800064e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000652:	bf04      	itt	eq
 8000654:	4619      	moveq	r1, r3
 8000656:	4610      	moveq	r0, r2
 8000658:	bd30      	pop	{r4, r5, pc}
 800065a:	ea91 0f03 	teq	r1, r3
 800065e:	bf1e      	ittt	ne
 8000660:	2100      	movne	r1, #0
 8000662:	2000      	movne	r0, #0
 8000664:	bd30      	popne	{r4, r5, pc}
 8000666:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800066a:	d105      	bne.n	8000678 <__adddf3+0x230>
 800066c:	0040      	lsls	r0, r0, #1
 800066e:	4149      	adcs	r1, r1
 8000670:	bf28      	it	cs
 8000672:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000676:	bd30      	pop	{r4, r5, pc}
 8000678:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800067c:	bf3c      	itt	cc
 800067e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000682:	bd30      	popcc	{r4, r5, pc}
 8000684:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000688:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800068c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000690:	f04f 0000 	mov.w	r0, #0
 8000694:	bd30      	pop	{r4, r5, pc}
 8000696:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800069a:	bf1a      	itte	ne
 800069c:	4619      	movne	r1, r3
 800069e:	4610      	movne	r0, r2
 80006a0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006a4:	bf1c      	itt	ne
 80006a6:	460b      	movne	r3, r1
 80006a8:	4602      	movne	r2, r0
 80006aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006ae:	bf06      	itte	eq
 80006b0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006b4:	ea91 0f03 	teqeq	r1, r3
 80006b8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006bc:	bd30      	pop	{r4, r5, pc}
 80006be:	bf00      	nop

080006c0 <__aeabi_ui2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006d4:	f04f 0500 	mov.w	r5, #0
 80006d8:	f04f 0100 	mov.w	r1, #0
 80006dc:	e750      	b.n	8000580 <__adddf3+0x138>
 80006de:	bf00      	nop

080006e0 <__aeabi_i2d>:
 80006e0:	f090 0f00 	teq	r0, #0
 80006e4:	bf04      	itt	eq
 80006e6:	2100      	moveq	r1, #0
 80006e8:	4770      	bxeq	lr
 80006ea:	b530      	push	{r4, r5, lr}
 80006ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006f4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006f8:	bf48      	it	mi
 80006fa:	4240      	negmi	r0, r0
 80006fc:	f04f 0100 	mov.w	r1, #0
 8000700:	e73e      	b.n	8000580 <__adddf3+0x138>
 8000702:	bf00      	nop

08000704 <__aeabi_f2d>:
 8000704:	0042      	lsls	r2, r0, #1
 8000706:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800070a:	ea4f 0131 	mov.w	r1, r1, rrx
 800070e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000712:	bf1f      	itttt	ne
 8000714:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000718:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800071c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000720:	4770      	bxne	lr
 8000722:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000726:	bf08      	it	eq
 8000728:	4770      	bxeq	lr
 800072a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800072e:	bf04      	itt	eq
 8000730:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000734:	4770      	bxeq	lr
 8000736:	b530      	push	{r4, r5, lr}
 8000738:	f44f 7460 	mov.w	r4, #896	; 0x380
 800073c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	e71c      	b.n	8000580 <__adddf3+0x138>
 8000746:	bf00      	nop

08000748 <__aeabi_ul2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f04f 0500 	mov.w	r5, #0
 8000756:	e00a      	b.n	800076e <__aeabi_l2d+0x16>

08000758 <__aeabi_l2d>:
 8000758:	ea50 0201 	orrs.w	r2, r0, r1
 800075c:	bf08      	it	eq
 800075e:	4770      	bxeq	lr
 8000760:	b530      	push	{r4, r5, lr}
 8000762:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000766:	d502      	bpl.n	800076e <__aeabi_l2d+0x16>
 8000768:	4240      	negs	r0, r0
 800076a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800076e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000772:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000776:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800077a:	f43f aed8 	beq.w	800052e <__adddf3+0xe6>
 800077e:	f04f 0203 	mov.w	r2, #3
 8000782:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000786:	bf18      	it	ne
 8000788:	3203      	addne	r2, #3
 800078a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800078e:	bf18      	it	ne
 8000790:	3203      	addne	r2, #3
 8000792:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000796:	f1c2 0320 	rsb	r3, r2, #32
 800079a:	fa00 fc03 	lsl.w	ip, r0, r3
 800079e:	fa20 f002 	lsr.w	r0, r0, r2
 80007a2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007a6:	ea40 000e 	orr.w	r0, r0, lr
 80007aa:	fa21 f102 	lsr.w	r1, r1, r2
 80007ae:	4414      	add	r4, r2
 80007b0:	e6bd      	b.n	800052e <__adddf3+0xe6>
 80007b2:	bf00      	nop

080007b4 <__aeabi_d2uiz>:
 80007b4:	004a      	lsls	r2, r1, #1
 80007b6:	d211      	bcs.n	80007dc <__aeabi_d2uiz+0x28>
 80007b8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80007bc:	d211      	bcs.n	80007e2 <__aeabi_d2uiz+0x2e>
 80007be:	d50d      	bpl.n	80007dc <__aeabi_d2uiz+0x28>
 80007c0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80007c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007c8:	d40e      	bmi.n	80007e8 <__aeabi_d2uiz+0x34>
 80007ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007d6:	fa23 f002 	lsr.w	r0, r3, r2
 80007da:	4770      	bx	lr
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	4770      	bx	lr
 80007e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007e6:	d102      	bne.n	80007ee <__aeabi_d2uiz+0x3a>
 80007e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80007ec:	4770      	bx	lr
 80007ee:	f04f 0000 	mov.w	r0, #0
 80007f2:	4770      	bx	lr

080007f4 <__aeabi_uldivmod>:
 80007f4:	b953      	cbnz	r3, 800080c <__aeabi_uldivmod+0x18>
 80007f6:	b94a      	cbnz	r2, 800080c <__aeabi_uldivmod+0x18>
 80007f8:	2900      	cmp	r1, #0
 80007fa:	bf08      	it	eq
 80007fc:	2800      	cmpeq	r0, #0
 80007fe:	bf1c      	itt	ne
 8000800:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000804:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000808:	f000 b970 	b.w	8000aec <__aeabi_idiv0>
 800080c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000810:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000814:	f000 f806 	bl	8000824 <__udivmoddi4>
 8000818:	f8dd e004 	ldr.w	lr, [sp, #4]
 800081c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000820:	b004      	add	sp, #16
 8000822:	4770      	bx	lr

08000824 <__udivmoddi4>:
 8000824:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000828:	9e08      	ldr	r6, [sp, #32]
 800082a:	460d      	mov	r5, r1
 800082c:	4604      	mov	r4, r0
 800082e:	460f      	mov	r7, r1
 8000830:	2b00      	cmp	r3, #0
 8000832:	d14a      	bne.n	80008ca <__udivmoddi4+0xa6>
 8000834:	428a      	cmp	r2, r1
 8000836:	4694      	mov	ip, r2
 8000838:	d965      	bls.n	8000906 <__udivmoddi4+0xe2>
 800083a:	fab2 f382 	clz	r3, r2
 800083e:	b143      	cbz	r3, 8000852 <__udivmoddi4+0x2e>
 8000840:	fa02 fc03 	lsl.w	ip, r2, r3
 8000844:	f1c3 0220 	rsb	r2, r3, #32
 8000848:	409f      	lsls	r7, r3
 800084a:	fa20 f202 	lsr.w	r2, r0, r2
 800084e:	4317      	orrs	r7, r2
 8000850:	409c      	lsls	r4, r3
 8000852:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000856:	fa1f f58c 	uxth.w	r5, ip
 800085a:	fbb7 f1fe 	udiv	r1, r7, lr
 800085e:	0c22      	lsrs	r2, r4, #16
 8000860:	fb0e 7711 	mls	r7, lr, r1, r7
 8000864:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000868:	fb01 f005 	mul.w	r0, r1, r5
 800086c:	4290      	cmp	r0, r2
 800086e:	d90a      	bls.n	8000886 <__udivmoddi4+0x62>
 8000870:	eb1c 0202 	adds.w	r2, ip, r2
 8000874:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000878:	f080 811c 	bcs.w	8000ab4 <__udivmoddi4+0x290>
 800087c:	4290      	cmp	r0, r2
 800087e:	f240 8119 	bls.w	8000ab4 <__udivmoddi4+0x290>
 8000882:	3902      	subs	r1, #2
 8000884:	4462      	add	r2, ip
 8000886:	1a12      	subs	r2, r2, r0
 8000888:	b2a4      	uxth	r4, r4
 800088a:	fbb2 f0fe 	udiv	r0, r2, lr
 800088e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000892:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000896:	fb00 f505 	mul.w	r5, r0, r5
 800089a:	42a5      	cmp	r5, r4
 800089c:	d90a      	bls.n	80008b4 <__udivmoddi4+0x90>
 800089e:	eb1c 0404 	adds.w	r4, ip, r4
 80008a2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80008a6:	f080 8107 	bcs.w	8000ab8 <__udivmoddi4+0x294>
 80008aa:	42a5      	cmp	r5, r4
 80008ac:	f240 8104 	bls.w	8000ab8 <__udivmoddi4+0x294>
 80008b0:	4464      	add	r4, ip
 80008b2:	3802      	subs	r0, #2
 80008b4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80008b8:	1b64      	subs	r4, r4, r5
 80008ba:	2100      	movs	r1, #0
 80008bc:	b11e      	cbz	r6, 80008c6 <__udivmoddi4+0xa2>
 80008be:	40dc      	lsrs	r4, r3
 80008c0:	2300      	movs	r3, #0
 80008c2:	e9c6 4300 	strd	r4, r3, [r6]
 80008c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008ca:	428b      	cmp	r3, r1
 80008cc:	d908      	bls.n	80008e0 <__udivmoddi4+0xbc>
 80008ce:	2e00      	cmp	r6, #0
 80008d0:	f000 80ed 	beq.w	8000aae <__udivmoddi4+0x28a>
 80008d4:	2100      	movs	r1, #0
 80008d6:	e9c6 0500 	strd	r0, r5, [r6]
 80008da:	4608      	mov	r0, r1
 80008dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008e0:	fab3 f183 	clz	r1, r3
 80008e4:	2900      	cmp	r1, #0
 80008e6:	d149      	bne.n	800097c <__udivmoddi4+0x158>
 80008e8:	42ab      	cmp	r3, r5
 80008ea:	d302      	bcc.n	80008f2 <__udivmoddi4+0xce>
 80008ec:	4282      	cmp	r2, r0
 80008ee:	f200 80f8 	bhi.w	8000ae2 <__udivmoddi4+0x2be>
 80008f2:	1a84      	subs	r4, r0, r2
 80008f4:	eb65 0203 	sbc.w	r2, r5, r3
 80008f8:	2001      	movs	r0, #1
 80008fa:	4617      	mov	r7, r2
 80008fc:	2e00      	cmp	r6, #0
 80008fe:	d0e2      	beq.n	80008c6 <__udivmoddi4+0xa2>
 8000900:	e9c6 4700 	strd	r4, r7, [r6]
 8000904:	e7df      	b.n	80008c6 <__udivmoddi4+0xa2>
 8000906:	b902      	cbnz	r2, 800090a <__udivmoddi4+0xe6>
 8000908:	deff      	udf	#255	; 0xff
 800090a:	fab2 f382 	clz	r3, r2
 800090e:	2b00      	cmp	r3, #0
 8000910:	f040 8090 	bne.w	8000a34 <__udivmoddi4+0x210>
 8000914:	1a8a      	subs	r2, r1, r2
 8000916:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800091a:	fa1f fe8c 	uxth.w	lr, ip
 800091e:	2101      	movs	r1, #1
 8000920:	fbb2 f5f7 	udiv	r5, r2, r7
 8000924:	fb07 2015 	mls	r0, r7, r5, r2
 8000928:	0c22      	lsrs	r2, r4, #16
 800092a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800092e:	fb0e f005 	mul.w	r0, lr, r5
 8000932:	4290      	cmp	r0, r2
 8000934:	d908      	bls.n	8000948 <__udivmoddi4+0x124>
 8000936:	eb1c 0202 	adds.w	r2, ip, r2
 800093a:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800093e:	d202      	bcs.n	8000946 <__udivmoddi4+0x122>
 8000940:	4290      	cmp	r0, r2
 8000942:	f200 80cb 	bhi.w	8000adc <__udivmoddi4+0x2b8>
 8000946:	4645      	mov	r5, r8
 8000948:	1a12      	subs	r2, r2, r0
 800094a:	b2a4      	uxth	r4, r4
 800094c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000950:	fb07 2210 	mls	r2, r7, r0, r2
 8000954:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000958:	fb0e fe00 	mul.w	lr, lr, r0
 800095c:	45a6      	cmp	lr, r4
 800095e:	d908      	bls.n	8000972 <__udivmoddi4+0x14e>
 8000960:	eb1c 0404 	adds.w	r4, ip, r4
 8000964:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000968:	d202      	bcs.n	8000970 <__udivmoddi4+0x14c>
 800096a:	45a6      	cmp	lr, r4
 800096c:	f200 80bb 	bhi.w	8000ae6 <__udivmoddi4+0x2c2>
 8000970:	4610      	mov	r0, r2
 8000972:	eba4 040e 	sub.w	r4, r4, lr
 8000976:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800097a:	e79f      	b.n	80008bc <__udivmoddi4+0x98>
 800097c:	f1c1 0720 	rsb	r7, r1, #32
 8000980:	408b      	lsls	r3, r1
 8000982:	fa22 fc07 	lsr.w	ip, r2, r7
 8000986:	ea4c 0c03 	orr.w	ip, ip, r3
 800098a:	fa05 f401 	lsl.w	r4, r5, r1
 800098e:	fa20 f307 	lsr.w	r3, r0, r7
 8000992:	40fd      	lsrs	r5, r7
 8000994:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000998:	4323      	orrs	r3, r4
 800099a:	fbb5 f8f9 	udiv	r8, r5, r9
 800099e:	fa1f fe8c 	uxth.w	lr, ip
 80009a2:	fb09 5518 	mls	r5, r9, r8, r5
 80009a6:	0c1c      	lsrs	r4, r3, #16
 80009a8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80009ac:	fb08 f50e 	mul.w	r5, r8, lr
 80009b0:	42a5      	cmp	r5, r4
 80009b2:	fa02 f201 	lsl.w	r2, r2, r1
 80009b6:	fa00 f001 	lsl.w	r0, r0, r1
 80009ba:	d90b      	bls.n	80009d4 <__udivmoddi4+0x1b0>
 80009bc:	eb1c 0404 	adds.w	r4, ip, r4
 80009c0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80009c4:	f080 8088 	bcs.w	8000ad8 <__udivmoddi4+0x2b4>
 80009c8:	42a5      	cmp	r5, r4
 80009ca:	f240 8085 	bls.w	8000ad8 <__udivmoddi4+0x2b4>
 80009ce:	f1a8 0802 	sub.w	r8, r8, #2
 80009d2:	4464      	add	r4, ip
 80009d4:	1b64      	subs	r4, r4, r5
 80009d6:	b29d      	uxth	r5, r3
 80009d8:	fbb4 f3f9 	udiv	r3, r4, r9
 80009dc:	fb09 4413 	mls	r4, r9, r3, r4
 80009e0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80009e4:	fb03 fe0e 	mul.w	lr, r3, lr
 80009e8:	45a6      	cmp	lr, r4
 80009ea:	d908      	bls.n	80009fe <__udivmoddi4+0x1da>
 80009ec:	eb1c 0404 	adds.w	r4, ip, r4
 80009f0:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80009f4:	d26c      	bcs.n	8000ad0 <__udivmoddi4+0x2ac>
 80009f6:	45a6      	cmp	lr, r4
 80009f8:	d96a      	bls.n	8000ad0 <__udivmoddi4+0x2ac>
 80009fa:	3b02      	subs	r3, #2
 80009fc:	4464      	add	r4, ip
 80009fe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a02:	fba3 9502 	umull	r9, r5, r3, r2
 8000a06:	eba4 040e 	sub.w	r4, r4, lr
 8000a0a:	42ac      	cmp	r4, r5
 8000a0c:	46c8      	mov	r8, r9
 8000a0e:	46ae      	mov	lr, r5
 8000a10:	d356      	bcc.n	8000ac0 <__udivmoddi4+0x29c>
 8000a12:	d053      	beq.n	8000abc <__udivmoddi4+0x298>
 8000a14:	b156      	cbz	r6, 8000a2c <__udivmoddi4+0x208>
 8000a16:	ebb0 0208 	subs.w	r2, r0, r8
 8000a1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000a1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000a22:	40ca      	lsrs	r2, r1
 8000a24:	40cc      	lsrs	r4, r1
 8000a26:	4317      	orrs	r7, r2
 8000a28:	e9c6 7400 	strd	r7, r4, [r6]
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	2100      	movs	r1, #0
 8000a30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a34:	f1c3 0120 	rsb	r1, r3, #32
 8000a38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000a40:	fa25 f101 	lsr.w	r1, r5, r1
 8000a44:	409d      	lsls	r5, r3
 8000a46:	432a      	orrs	r2, r5
 8000a48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a4c:	fa1f fe8c 	uxth.w	lr, ip
 8000a50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a54:	fb07 1510 	mls	r5, r7, r0, r1
 8000a58:	0c11      	lsrs	r1, r2, #16
 8000a5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000a5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000a62:	428d      	cmp	r5, r1
 8000a64:	fa04 f403 	lsl.w	r4, r4, r3
 8000a68:	d908      	bls.n	8000a7c <__udivmoddi4+0x258>
 8000a6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000a6e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000a72:	d22f      	bcs.n	8000ad4 <__udivmoddi4+0x2b0>
 8000a74:	428d      	cmp	r5, r1
 8000a76:	d92d      	bls.n	8000ad4 <__udivmoddi4+0x2b0>
 8000a78:	3802      	subs	r0, #2
 8000a7a:	4461      	add	r1, ip
 8000a7c:	1b49      	subs	r1, r1, r5
 8000a7e:	b292      	uxth	r2, r2
 8000a80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000a84:	fb07 1115 	mls	r1, r7, r5, r1
 8000a88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000a90:	4291      	cmp	r1, r2
 8000a92:	d908      	bls.n	8000aa6 <__udivmoddi4+0x282>
 8000a94:	eb1c 0202 	adds.w	r2, ip, r2
 8000a98:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000a9c:	d216      	bcs.n	8000acc <__udivmoddi4+0x2a8>
 8000a9e:	4291      	cmp	r1, r2
 8000aa0:	d914      	bls.n	8000acc <__udivmoddi4+0x2a8>
 8000aa2:	3d02      	subs	r5, #2
 8000aa4:	4462      	add	r2, ip
 8000aa6:	1a52      	subs	r2, r2, r1
 8000aa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000aac:	e738      	b.n	8000920 <__udivmoddi4+0xfc>
 8000aae:	4631      	mov	r1, r6
 8000ab0:	4630      	mov	r0, r6
 8000ab2:	e708      	b.n	80008c6 <__udivmoddi4+0xa2>
 8000ab4:	4639      	mov	r1, r7
 8000ab6:	e6e6      	b.n	8000886 <__udivmoddi4+0x62>
 8000ab8:	4610      	mov	r0, r2
 8000aba:	e6fb      	b.n	80008b4 <__udivmoddi4+0x90>
 8000abc:	4548      	cmp	r0, r9
 8000abe:	d2a9      	bcs.n	8000a14 <__udivmoddi4+0x1f0>
 8000ac0:	ebb9 0802 	subs.w	r8, r9, r2
 8000ac4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ac8:	3b01      	subs	r3, #1
 8000aca:	e7a3      	b.n	8000a14 <__udivmoddi4+0x1f0>
 8000acc:	4645      	mov	r5, r8
 8000ace:	e7ea      	b.n	8000aa6 <__udivmoddi4+0x282>
 8000ad0:	462b      	mov	r3, r5
 8000ad2:	e794      	b.n	80009fe <__udivmoddi4+0x1da>
 8000ad4:	4640      	mov	r0, r8
 8000ad6:	e7d1      	b.n	8000a7c <__udivmoddi4+0x258>
 8000ad8:	46d0      	mov	r8, sl
 8000ada:	e77b      	b.n	80009d4 <__udivmoddi4+0x1b0>
 8000adc:	3d02      	subs	r5, #2
 8000ade:	4462      	add	r2, ip
 8000ae0:	e732      	b.n	8000948 <__udivmoddi4+0x124>
 8000ae2:	4608      	mov	r0, r1
 8000ae4:	e70a      	b.n	80008fc <__udivmoddi4+0xd8>
 8000ae6:	4464      	add	r4, ip
 8000ae8:	3802      	subs	r0, #2
 8000aea:	e742      	b.n	8000972 <__udivmoddi4+0x14e>

08000aec <__aeabi_idiv0>:
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <tud_hid_ready>:

//--------------------------------------------------------------------+
// Inline Functions
//--------------------------------------------------------------------+
static inline bool tud_hid_ready(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  return tud_hid_n_ready(0);
 8000af4:	2000      	movs	r0, #0
 8000af6:	f002 ffef 	bl	8003ad8 <tud_hid_n_ready>
 8000afa:	4603      	mov	r3, r0
}
 8000afc:	4618      	mov	r0, r3
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <tud_hid_keyboard_report>:
{
  return tud_hid_n_report(0, report_id, report, len);
}

static inline bool tud_hid_keyboard_report(uint8_t report_id, uint8_t modifier, uint8_t keycode[6])
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	4603      	mov	r3, r0
 8000b08:	603a      	str	r2, [r7, #0]
 8000b0a:	71fb      	strb	r3, [r7, #7]
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	71bb      	strb	r3, [r7, #6]
  return tud_hid_n_keyboard_report(0, report_id, modifier, keycode);
 8000b10:	79ba      	ldrb	r2, [r7, #6]
 8000b12:	79f9      	ldrb	r1, [r7, #7]
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	2000      	movs	r0, #0
 8000b18:	f003 f898 	bl	8003c4c <tud_hid_n_keyboard_report>
 8000b1c:	4603      	mov	r3, r0
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3708      	adds	r7, #8
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
	...

08000b28 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b2c:	f001 f846 	bl	8001bbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b30:	f000 f848 	bl	8000bc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b34:	f000 f968 	bl	8000e08 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000b38:	f000 f8ac 	bl	8000c94 <MX_ADC1_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000b3c:	f000 f936 	bl	8000dac <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(300);
 8000b40:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000b44:	f001 f8ac 	bl	8001ca0 <HAL_Delay>

  keys_init(25, 0, 0);
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	2019      	movs	r0, #25
 8000b4e:	f000 fc0d 	bl	800136c <keys_init>

  tud_init(BOARD_TUD_RHPORT);
 8000b52:	2000      	movs	r0, #0
 8000b54:	f004 f976 	bl	8004e44 <tud_init>
  can_send_report = 1;
 8000b58:	4b16      	ldr	r3, [pc, #88]	; (8000bb4 <main+0x8c>)
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	701a      	strb	r2, [r3, #0]
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 8000b5e:	2100      	movs	r1, #0
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b64:	f004 fa84 	bl	8005070 <tud_task_ext>
}
 8000b68:	bf00      	nop
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    tud_task();

    keys_loop();
 8000b6a:	f000 fb39 	bl	80011e0 <keys_loop>

    if (should_send_report && can_send_report && tud_hid_ready()) {
 8000b6e:	4b12      	ldr	r3, [pc, #72]	; (8000bb8 <main+0x90>)
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d0f3      	beq.n	8000b5e <main+0x36>
 8000b76:	4b0f      	ldr	r3, [pc, #60]	; (8000bb4 <main+0x8c>)
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d0ef      	beq.n	8000b5e <main+0x36>
 8000b7e:	f7ff ffb7 	bl	8000af0 <tud_hid_ready>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d0ea      	beq.n	8000b5e <main+0x36>
      if (tud_suspended()) {
 8000b88:	f004 f912 	bl	8004db0 <tud_suspended>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d002      	beq.n	8000b98 <main+0x70>
        tud_remote_wakeup();
 8000b92:	f004 f921 	bl	8004dd8 <tud_remote_wakeup>
 8000b96:	e7e2      	b.n	8000b5e <main+0x36>
      } else {
        can_send_report = 0;
 8000b98:	4b06      	ldr	r3, [pc, #24]	; (8000bb4 <main+0x8c>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	701a      	strb	r2, [r3, #0]
        should_send_report = 0;
 8000b9e:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <main+0x90>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	701a      	strb	r2, [r3, #0]
        tud_hid_keyboard_report(ITF_NUM_KEYBOARD, modifiers, keycodes);
 8000ba4:	4b05      	ldr	r3, [pc, #20]	; (8000bbc <main+0x94>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	4a05      	ldr	r2, [pc, #20]	; (8000bc0 <main+0x98>)
 8000baa:	4619      	mov	r1, r3
 8000bac:	2000      	movs	r0, #0
 8000bae:	f7ff ffa7 	bl	8000b00 <tud_hid_keyboard_report>
    tud_task();
 8000bb2:	e7d4      	b.n	8000b5e <main+0x36>
 8000bb4:	20001335 	.word	0x20001335
 8000bb8:	20001334 	.word	0x20001334
 8000bbc:	20001336 	.word	0x20001336
 8000bc0:	20001338 	.word	0x20001338

08000bc4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b094      	sub	sp, #80	; 0x50
 8000bc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bca:	f107 0320 	add.w	r3, r7, #32
 8000bce:	2230      	movs	r2, #48	; 0x30
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f007 fced 	bl	80085b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bd8:	f107 030c 	add.w	r3, r7, #12
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]
 8000be4:	60da      	str	r2, [r3, #12]
 8000be6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000be8:	2300      	movs	r3, #0
 8000bea:	60bb      	str	r3, [r7, #8]
 8000bec:	4b27      	ldr	r3, [pc, #156]	; (8000c8c <SystemClock_Config+0xc8>)
 8000bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf0:	4a26      	ldr	r2, [pc, #152]	; (8000c8c <SystemClock_Config+0xc8>)
 8000bf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bf6:	6413      	str	r3, [r2, #64]	; 0x40
 8000bf8:	4b24      	ldr	r3, [pc, #144]	; (8000c8c <SystemClock_Config+0xc8>)
 8000bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c00:	60bb      	str	r3, [r7, #8]
 8000c02:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c04:	2300      	movs	r3, #0
 8000c06:	607b      	str	r3, [r7, #4]
 8000c08:	4b21      	ldr	r3, [pc, #132]	; (8000c90 <SystemClock_Config+0xcc>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a20      	ldr	r2, [pc, #128]	; (8000c90 <SystemClock_Config+0xcc>)
 8000c0e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000c12:	6013      	str	r3, [r2, #0]
 8000c14:	4b1e      	ldr	r3, [pc, #120]	; (8000c90 <SystemClock_Config+0xcc>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c1c:	607b      	str	r3, [r7, #4]
 8000c1e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c20:	2301      	movs	r3, #1
 8000c22:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c28:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c2e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000c32:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 13;
 8000c34:	230d      	movs	r3, #13
 8000c36:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000c38:	2378      	movs	r3, #120	; 0x78
 8000c3a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000c3c:	2304      	movs	r3, #4
 8000c3e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000c40:	2305      	movs	r3, #5
 8000c42:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000c44:	f107 0320 	add.w	r3, r7, #32
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f001 fffd 	bl	8002c48 <HAL_RCC_OscConfig>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <SystemClock_Config+0x94>
    Error_Handler();
 8000c54:	f000 fdff 	bl	8001856 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000c58:	230f      	movs	r3, #15
 8000c5a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c60:	2300      	movs	r3, #0
 8000c62:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c68:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000c6e:	f107 030c 	add.w	r3, r7, #12
 8000c72:	2100      	movs	r1, #0
 8000c74:	4618      	mov	r0, r3
 8000c76:	f002 fa5f 	bl	8003138 <HAL_RCC_ClockConfig>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <SystemClock_Config+0xc0>
    Error_Handler();
 8000c80:	f000 fde9 	bl	8001856 <Error_Handler>
  }
}
 8000c84:	bf00      	nop
 8000c86:	3750      	adds	r7, #80	; 0x50
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	40007000 	.word	0x40007000

08000c94 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c9a:	463b      	mov	r3, r7
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	601a      	str	r2, [r3, #0]
 8000ca0:	605a      	str	r2, [r3, #4]
 8000ca2:	609a      	str	r2, [r3, #8]
 8000ca4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 8000ca6:	4b3e      	ldr	r3, [pc, #248]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000ca8:	4a3e      	ldr	r2, [pc, #248]	; (8000da4 <MX_ADC1_Init+0x110>)
 8000caa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000cac:	4b3c      	ldr	r3, [pc, #240]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000cb2:	4b3b      	ldr	r3, [pc, #236]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000cb8:	4b39      	ldr	r3, [pc, #228]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000cba:	2201      	movs	r2, #1
 8000cbc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000cbe:	4b38      	ldr	r3, [pc, #224]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8000cc4:	4b36      	ldr	r3, [pc, #216]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8000ccc:	4b34      	ldr	r3, [pc, #208]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000cce:	2201      	movs	r2, #1
 8000cd0:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cd2:	4b33      	ldr	r3, [pc, #204]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cd8:	4b31      	ldr	r3, [pc, #196]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000cda:	4a33      	ldr	r2, [pc, #204]	; (8000da8 <MX_ADC1_Init+0x114>)
 8000cdc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000cde:	4b30      	ldr	r3, [pc, #192]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000ce4:	4b2e      	ldr	r3, [pc, #184]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000ce6:	2205      	movs	r2, #5
 8000ce8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cea:	4b2d      	ldr	r3, [pc, #180]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cf2:	4b2b      	ldr	r3, [pc, #172]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8000cf8:	4829      	ldr	r0, [pc, #164]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000cfa:	f000 fff5 	bl	8001ce8 <HAL_ADC_Init>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <MX_ADC1_Init+0x74>
    Error_Handler();
 8000d04:	f000 fda7 	bl	8001856 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_3;
 8000d08:	2303      	movs	r3, #3
 8000d0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000d10:	2300      	movs	r3, #0
 8000d12:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000d14:	463b      	mov	r3, r7
 8000d16:	4619      	mov	r1, r3
 8000d18:	4821      	ldr	r0, [pc, #132]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000d1a:	f001 f9a9 	bl	8002070 <HAL_ADC_ConfigChannel>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_ADC1_Init+0x94>
    Error_Handler();
 8000d24:	f000 fd97 	bl	8001856 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_4;
 8000d28:	2304      	movs	r3, #4
 8000d2a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000d30:	463b      	mov	r3, r7
 8000d32:	4619      	mov	r1, r3
 8000d34:	481a      	ldr	r0, [pc, #104]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000d36:	f001 f99b 	bl	8002070 <HAL_ADC_ConfigChannel>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_ADC1_Init+0xb0>
    Error_Handler();
 8000d40:	f000 fd89 	bl	8001856 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_5;
 8000d44:	2305      	movs	r3, #5
 8000d46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000d48:	2303      	movs	r3, #3
 8000d4a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000d4c:	463b      	mov	r3, r7
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4813      	ldr	r0, [pc, #76]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000d52:	f001 f98d 	bl	8002070 <HAL_ADC_ConfigChannel>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_ADC1_Init+0xcc>
    Error_Handler();
 8000d5c:	f000 fd7b 	bl	8001856 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_6;
 8000d60:	2306      	movs	r3, #6
 8000d62:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000d64:	2304      	movs	r3, #4
 8000d66:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000d68:	463b      	mov	r3, r7
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	480c      	ldr	r0, [pc, #48]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000d6e:	f001 f97f 	bl	8002070 <HAL_ADC_ConfigChannel>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <MX_ADC1_Init+0xe8>
    Error_Handler();
 8000d78:	f000 fd6d 	bl	8001856 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_7;
 8000d7c:	2307      	movs	r3, #7
 8000d7e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000d80:	2305      	movs	r3, #5
 8000d82:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000d84:	463b      	mov	r3, r7
 8000d86:	4619      	mov	r1, r3
 8000d88:	4805      	ldr	r0, [pc, #20]	; (8000da0 <MX_ADC1_Init+0x10c>)
 8000d8a:	f001 f971 	bl	8002070 <HAL_ADC_ConfigChannel>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_ADC1_Init+0x104>
    Error_Handler();
 8000d94:	f000 fd5f 	bl	8001856 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8000d98:	bf00      	nop
 8000d9a:	3710      	adds	r7, #16
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	20000048 	.word	0x20000048
 8000da4:	40012000 	.word	0x40012000
 8000da8:	0f000001 	.word	0x0f000001

08000dac <MX_USB_OTG_FS_PCD_Init>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void) {
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000db0:	4b14      	ldr	r3, [pc, #80]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000db2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000db6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000db8:	4b12      	ldr	r3, [pc, #72]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dba:	2204      	movs	r2, #4
 8000dbc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000dbe:	4b11      	ldr	r3, [pc, #68]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dc0:	2202      	movs	r2, #2
 8000dc2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000dc4:	4b0f      	ldr	r3, [pc, #60]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000dca:	4b0e      	ldr	r3, [pc, #56]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dcc:	2202      	movs	r2, #2
 8000dce:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000dd0:	4b0c      	ldr	r3, [pc, #48]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000dd6:	4b0b      	ldr	r3, [pc, #44]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000ddc:	4b09      	ldr	r3, [pc, #36]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000de2:	4b08      	ldr	r3, [pc, #32]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000de8:	4b06      	ldr	r3, [pc, #24]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 8000dee:	4805      	ldr	r0, [pc, #20]	; (8000e04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000df0:	f001 fe1b 	bl	8002a2a <HAL_PCD_Init>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <MX_USB_OTG_FS_PCD_Init+0x52>
    Error_Handler();
 8000dfa:	f000 fd2c 	bl	8001856 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */
}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	20000090 	.word	0x20000090

08000e08 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b088      	sub	sp, #32
 8000e0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e0e:	f107 030c 	add.w	r3, r7, #12
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	605a      	str	r2, [r3, #4]
 8000e18:	609a      	str	r2, [r3, #8]
 8000e1a:	60da      	str	r2, [r3, #12]
 8000e1c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e1e:	2300      	movs	r3, #0
 8000e20:	60bb      	str	r3, [r7, #8]
 8000e22:	4b20      	ldr	r3, [pc, #128]	; (8000ea4 <MX_GPIO_Init+0x9c>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e26:	4a1f      	ldr	r2, [pc, #124]	; (8000ea4 <MX_GPIO_Init+0x9c>)
 8000e28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e2e:	4b1d      	ldr	r3, [pc, #116]	; (8000ea4 <MX_GPIO_Init+0x9c>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e36:	60bb      	str	r3, [r7, #8]
 8000e38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	607b      	str	r3, [r7, #4]
 8000e3e:	4b19      	ldr	r3, [pc, #100]	; (8000ea4 <MX_GPIO_Init+0x9c>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e42:	4a18      	ldr	r2, [pc, #96]	; (8000ea4 <MX_GPIO_Init+0x9c>)
 8000e44:	f043 0301 	orr.w	r3, r3, #1
 8000e48:	6313      	str	r3, [r2, #48]	; 0x30
 8000e4a:	4b16      	ldr	r3, [pc, #88]	; (8000ea4 <MX_GPIO_Init+0x9c>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4e:	f003 0301 	and.w	r3, r3, #1
 8000e52:	607b      	str	r3, [r7, #4]
 8000e54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e56:	2300      	movs	r3, #0
 8000e58:	603b      	str	r3, [r7, #0]
 8000e5a:	4b12      	ldr	r3, [pc, #72]	; (8000ea4 <MX_GPIO_Init+0x9c>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e5e:	4a11      	ldr	r2, [pc, #68]	; (8000ea4 <MX_GPIO_Init+0x9c>)
 8000e60:	f043 0302 	orr.w	r3, r3, #2
 8000e64:	6313      	str	r3, [r2, #48]	; 0x30
 8000e66:	4b0f      	ldr	r3, [pc, #60]	; (8000ea4 <MX_GPIO_Init+0x9c>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6a:	f003 0302 	and.w	r3, r3, #2
 8000e6e:	603b      	str	r3, [r7, #0]
 8000e70:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, GPIO_PIN_RESET);
 8000e72:	2200      	movs	r2, #0
 8000e74:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000e78:	480b      	ldr	r0, [pc, #44]	; (8000ea8 <MX_GPIO_Init+0xa0>)
 8000e7a:	f001 fdbd 	bl	80029f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 8000e7e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000e82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e84:	2301      	movs	r3, #1
 8000e86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e90:	f107 030c 	add.w	r3, r7, #12
 8000e94:	4619      	mov	r1, r3
 8000e96:	4804      	ldr	r0, [pc, #16]	; (8000ea8 <MX_GPIO_Init+0xa0>)
 8000e98:	f001 fc2a 	bl	80026f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e9c:	bf00      	nop
 8000e9e:	3720      	adds	r7, #32
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40023800 	.word	0x40023800
 8000ea8:	40020400 	.word	0x40020400
 8000eac:	00000000 	.word	0x00000000

08000eb0 <update_key_state>:

/* USER CODE BEGIN 4 */
void update_key_state(struct key *key) {
 8000eb0:	b5b0      	push	{r4, r5, r7, lr}
 8000eb2:	b086      	sub	sp, #24
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  struct state state;

  // Get a reading
  state.value = HAL_ADC_GetValue(&hadc1);
 8000eb8:	4863      	ldr	r0, [pc, #396]	; (8001048 <update_key_state+0x198>)
 8000eba:	f001 f8cb 	bl	8002054 <HAL_ADC_GetValue>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	b21b      	sxth	r3, r3
 8000ec2:	813b      	strh	r3, [r7, #8]

  if (key->calibration.is_calibrating) {
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	799b      	ldrb	r3, [r3, #6]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d034      	beq.n	8000f36 <update_key_state+0x86>
    // Calibrate idle value
    key->calibration.idle_value = (1 - 0.6) * state.value + 0.6 * key->calibration.idle_value;
 8000ecc:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff fc05 	bl	80006e0 <__aeabi_i2d>
 8000ed6:	a358      	add	r3, pc, #352	; (adr r3, 8001038 <update_key_state+0x188>)
 8000ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000edc:	f7ff f984 	bl	80001e8 <__aeabi_dmul>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	460b      	mov	r3, r1
 8000ee4:	4614      	mov	r4, r2
 8000ee6:	461d      	mov	r5, r3
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	895b      	ldrh	r3, [r3, #10]
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff fbf7 	bl	80006e0 <__aeabi_i2d>
 8000ef2:	a353      	add	r3, pc, #332	; (adr r3, 8001040 <update_key_state+0x190>)
 8000ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ef8:	f7ff f976 	bl	80001e8 <__aeabi_dmul>
 8000efc:	4602      	mov	r2, r0
 8000efe:	460b      	mov	r3, r1
 8000f00:	4620      	mov	r0, r4
 8000f02:	4629      	mov	r1, r5
 8000f04:	f7ff faa0 	bl	8000448 <__adddf3>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	4619      	mov	r1, r3
 8000f10:	f7ff fc50 	bl	80007b4 <__aeabi_d2uiz>
 8000f14:	4603      	mov	r3, r0
 8000f16:	b29a      	uxth	r2, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	815a      	strh	r2, [r3, #10]

    key->calibration.cycles_count++;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	891b      	ldrh	r3, [r3, #8]
 8000f20:	3301      	adds	r3, #1
 8000f22:	b29a      	uxth	r2, r3
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	811a      	strh	r2, [r3, #8]

    if (key->calibration.cycles_count >= CALIBRATION_CYCLES) {
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	891b      	ldrh	r3, [r3, #8]
 8000f2c:	2b13      	cmp	r3, #19
 8000f2e:	d902      	bls.n	8000f36 <update_key_state+0x86>
      key->calibration.is_calibrating = 0;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2200      	movs	r2, #0
 8000f34:	719a      	strb	r2, [r3, #6]
    }
  }

  if (key->calibration.is_calibrating == 0) {
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	799b      	ldrb	r3, [r3, #6]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d16a      	bne.n	8001014 <update_key_state+0x164>
    // if (state.value > key->calibration.idle_value) {
    //   key->calibration.idle_value = (1 - 0.8) * state.value + 0.8 * key->calibration.idle_value;
    // }

    // Get distance from top
    if (state.value >= key->calibration.idle_value - IDLE_VALUE_OFFSET) {
 8000f3e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000f42:	461a      	mov	r2, r3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	895b      	ldrh	r3, [r3, #10]
 8000f48:	3b0a      	subs	r3, #10
 8000f4a:	429a      	cmp	r2, r3
 8000f4c:	db02      	blt.n	8000f54 <update_key_state+0xa4>
      state.distance = 0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	817b      	strh	r3, [r7, #10]
 8000f52:	e008      	b.n	8000f66 <update_key_state+0xb6>
    } else {
      state.distance = key->calibration.idle_value - state.value;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	895a      	ldrh	r2, [r3, #10]
 8000f58:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	b29b      	uxth	r3, r3
 8000f62:	b21b      	sxth	r3, r3
 8000f64:	817b      	strh	r3, [r7, #10]
    }

    // Calibrate max distance value
    if (state.distance > key->calibration.max_distance) {
 8000f66:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	899b      	ldrh	r3, [r3, #12]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	dd04      	ble.n	8000f7e <update_key_state+0xce>
      // key->calibration.max_distance = (1 - 0.8) * state.distance + 0.8 * key->calibration.max_distance;
      key->calibration.max_distance = state.distance;
 8000f74:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000f78:	b29a      	uxth	r2, r3
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	819a      	strh	r2, [r3, #12]
    }

    // Limit max distance
    if (state.distance >= key->calibration.max_distance - MAX_DISTANCE_OFFSET) {
 8000f7e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000f82:	461a      	mov	r2, r3
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	899b      	ldrh	r3, [r3, #12]
 8000f88:	3b28      	subs	r3, #40	; 0x28
 8000f8a:	429a      	cmp	r2, r3
 8000f8c:	db03      	blt.n	8000f96 <update_key_state+0xe6>
      state.distance = key->calibration.max_distance;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	899b      	ldrh	r3, [r3, #12]
 8000f92:	b21b      	sxth	r3, r3
 8000f94:	817b      	strh	r3, [r7, #10]
    }

    // Map distance in percentages
    state.distance_percentage = (state.distance * 100) / key->calibration.max_distance;
 8000f96:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	2364      	movs	r3, #100	; 0x64
 8000f9e:	fb02 f303 	mul.w	r3, r2, r3
 8000fa2:	687a      	ldr	r2, [r7, #4]
 8000fa4:	8992      	ldrh	r2, [r2, #12]
 8000fa6:	fb93 f3f2 	sdiv	r3, r3, r2
 8000faa:	b21b      	sxth	r3, r3
 8000fac:	81bb      	strh	r3, [r7, #12]

    // Update velocity
    state.velocity = state.distance_percentage - key->state.distance_percentage;
 8000fae:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000fb2:	b29a      	uxth	r2, r3
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	b29b      	uxth	r3, r3
 8000fc0:	b21b      	sxth	r3, r3
 8000fc2:	81fb      	strh	r3, [r7, #14]

    // Update Acceleration
    state.acceleration = (state.velocity - key->state.velocity) / 2;
 8000fc4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000fc8:	461a      	mov	r2, r3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000fd0:	1ad3      	subs	r3, r2, r3
 8000fd2:	0fda      	lsrs	r2, r3, #31
 8000fd4:	4413      	add	r3, r2
 8000fd6:	105b      	asrs	r3, r3, #1
 8000fd8:	b21b      	sxth	r3, r3
 8000fda:	823b      	strh	r3, [r7, #16]
    // state.acceleration = 0;

    // Update jerk
    state.jerk = (state.acceleration - key->state.acceleration) / 3;
 8000fdc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	4a18      	ldr	r2, [pc, #96]	; (800104c <update_key_state+0x19c>)
 8000fec:	fb82 1203 	smull	r1, r2, r2, r3
 8000ff0:	17db      	asrs	r3, r3, #31
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	b21b      	sxth	r3, r3
 8000ff6:	827b      	strh	r3, [r7, #18]
    // state.jerk = 0;

    // Update movement
    state.is_pressing = key->state.velocity > 0 && state.velocity > 0;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	dd05      	ble.n	800100e <update_key_state+0x15e>
 8001002:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001006:	2b00      	cmp	r3, #0
 8001008:	dd01      	ble.n	800100e <update_key_state+0x15e>
 800100a:	2301      	movs	r3, #1
 800100c:	e000      	b.n	8001010 <update_key_state+0x160>
 800100e:	2300      	movs	r3, #0
 8001010:	b2db      	uxtb	r3, r3
 8001012:	753b      	strb	r3, [r7, #20]
  }

  key->state = state;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	f103 040e 	add.w	r4, r3, #14
 800101a:	f107 0308 	add.w	r3, r7, #8
 800101e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001020:	6020      	str	r0, [r4, #0]
 8001022:	6061      	str	r1, [r4, #4]
 8001024:	60a2      	str	r2, [r4, #8]
 8001026:	881b      	ldrh	r3, [r3, #0]
 8001028:	81a3      	strh	r3, [r4, #12]
}
 800102a:	bf00      	nop
 800102c:	3718      	adds	r7, #24
 800102e:	46bd      	mov	sp, r7
 8001030:	bdb0      	pop	{r4, r5, r7, pc}
 8001032:	bf00      	nop
 8001034:	f3af 8000 	nop.w
 8001038:	9999999a 	.word	0x9999999a
 800103c:	3fd99999 	.word	0x3fd99999
 8001040:	33333333 	.word	0x33333333
 8001044:	3fe33333 	.word	0x3fe33333
 8001048:	20000048 	.word	0x20000048
 800104c:	55555556 	.word	0x55555556

08001050 <update_key>:

void update_key(struct key *key) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  update_key_state(key);
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f7ff ff29 	bl	8000eb0 <update_key_state>

  if (!key->calibration.is_calibrating) {
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	799b      	ldrb	r3, [r3, #6]
 8001062:	2b00      	cmp	r3, #0
 8001064:	f040 80b7 	bne.w	80011d6 <update_key+0x186>
     * |     |                    |
     * |-----|                    -
     *
     */

    uint32_t now = HAL_GetTick();
 8001068:	f000 fe0e 	bl	8001c88 <HAL_GetTick>
 800106c:	60f8      	str	r0, [r7, #12]
    uint8_t is_ready_to_trigger = key->actuation.triggered_at + MIN_TIME_BETWEEN_EVENTS < now;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001072:	330a      	adds	r3, #10
 8001074:	68fa      	ldr	r2, [r7, #12]
 8001076:	429a      	cmp	r2, r3
 8001078:	bf8c      	ite	hi
 800107a:	2301      	movhi	r3, #1
 800107c:	2300      	movls	r3, #0
 800107e:	b2db      	uxtb	r3, r3
 8001080:	72fb      	strb	r3, [r7, #11]
    uint8_t has_moved_more_than_min = abs(key->state.distance_percentage - key->actuation.changed_at) > MIN_MOVEMENT_BETWEEN_EVENTS;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001088:	461a      	mov	r2, r3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	8bdb      	ldrh	r3, [r3, #30]
 800108e:	1ad3      	subs	r3, r2, r3
 8001090:	2b00      	cmp	r3, #0
 8001092:	bfb8      	it	lt
 8001094:	425b      	neglt	r3, r3
 8001096:	2b03      	cmp	r3, #3
 8001098:	bfcc      	ite	gt
 800109a:	2301      	movgt	r3, #1
 800109c:	2300      	movle	r3, #0
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	72bb      	strb	r3, [r7, #10]
    uint8_t is_after_trigger_offset = key->state.distance_percentage > key->actuation.trigger_offset;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80010a8:	461a      	mov	r2, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	8c1b      	ldrh	r3, [r3, #32]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	bfcc      	ite	gt
 80010b2:	2301      	movgt	r3, #1
 80010b4:	2300      	movle	r3, #0
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	727b      	strb	r3, [r7, #9]

    switch (key->actuation.status) {
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	7f1b      	ldrb	r3, [r3, #28]
 80010be:	2b04      	cmp	r3, #4
 80010c0:	d873      	bhi.n	80011aa <update_key+0x15a>
 80010c2:	a201      	add	r2, pc, #4	; (adr r2, 80010c8 <update_key+0x78>)
 80010c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010c8:	080010dd 	.word	0x080010dd
 80010cc:	080010dd 	.word	0x080010dd
 80010d0:	0800111f 	.word	0x0800111f
 80010d4:	08001165 	.word	0x08001165
 80010d8:	0800117f 	.word	0x0800117f

    case STATUS_RESET:
    case STATUS_RESET_AFTER_TAP:
      // if reset, can be triggered or tap
      if (has_moved_more_than_min && is_after_trigger_offset) {
 80010dc:	7abb      	ldrb	r3, [r7, #10]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d060      	beq.n	80011a4 <update_key+0x154>
 80010e2:	7a7b      	ldrb	r3, [r7, #9]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d05d      	beq.n	80011a4 <update_key+0x154>
        if (key->has_tap_layer) {
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	78db      	ldrb	r3, [r3, #3]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d003      	beq.n	80010f8 <update_key+0xa8>
          key->actuation.status = STATUS_MIGHT_BE_TAP;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2202      	movs	r2, #2
 80010f4:	771a      	strb	r2, [r3, #28]
 80010f6:	e008      	b.n	800110a <update_key+0xba>
        } else if (is_ready_to_trigger) {
 80010f8:	7afb      	ldrb	r3, [r7, #11]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d005      	beq.n	800110a <update_key+0xba>
          key->actuation.status = STATUS_TRIGGERED;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2204      	movs	r2, #4
 8001102:	771a      	strb	r2, [r3, #28]
          keys_on_change(key);
 8001104:	6878      	ldr	r0, [r7, #4]
 8001106:	f000 f9e3 	bl	80014d0 <keys_on_change>
        }
        key->actuation.triggered_at = now;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	68fa      	ldr	r2, [r7, #12]
 800110e:	629a      	str	r2, [r3, #40]	; 0x28
        key->actuation.changed_at = key->state.distance_percentage;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001116:	b29a      	uxth	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	83da      	strh	r2, [r3, #30]
      }
      break;
 800111c:	e042      	b.n	80011a4 <update_key+0x154>

    case STATUS_MIGHT_BE_TAP:
      // if might be tap, can be tap or triggered
      if (has_moved_more_than_min && !is_after_trigger_offset && now - key->actuation.triggered_at <= TAP_TIMEOUT) {
 800111e:	7abb      	ldrb	r3, [r7, #10]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d00c      	beq.n	800113e <update_key+0xee>
 8001124:	7a7b      	ldrb	r3, [r7, #9]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d109      	bne.n	800113e <update_key+0xee>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800112e:	68fa      	ldr	r2, [r7, #12]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	2b7d      	cmp	r3, #125	; 0x7d
 8001134:	d803      	bhi.n	800113e <update_key+0xee>
        key->actuation.status = STATUS_TAP;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2203      	movs	r2, #3
 800113a:	771a      	strb	r2, [r3, #28]
 800113c:	e008      	b.n	8001150 <update_key+0x100>
      } else if (now - key->actuation.triggered_at > TAP_TIMEOUT) {
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001142:	68fa      	ldr	r2, [r7, #12]
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	2b7d      	cmp	r3, #125	; 0x7d
 8001148:	d902      	bls.n	8001150 <update_key+0x100>
        key->actuation.status = STATUS_TRIGGERED;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2204      	movs	r2, #4
 800114e:	771a      	strb	r2, [r3, #28]
      }
      key->actuation.changed_at = key->state.distance_percentage;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001156:	b29a      	uxth	r2, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	83da      	strh	r2, [r3, #30]
      keys_on_change(key);
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f000 f9b7 	bl	80014d0 <keys_on_change>
      break;
 8001162:	e022      	b.n	80011aa <update_key+0x15a>

    case STATUS_TAP:
      // if tap, can be reset
      key->actuation.status = STATUS_RESET_AFTER_TAP;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2201      	movs	r2, #1
 8001168:	771a      	strb	r2, [r3, #28]
      key->actuation.changed_at = key->state.distance_percentage;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001170:	b29a      	uxth	r2, r3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	83da      	strh	r2, [r3, #30]
      keys_on_change(key);
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	f000 f9aa 	bl	80014d0 <keys_on_change>
      break;
 800117c:	e015      	b.n	80011aa <update_key+0x15a>

    case STATUS_TRIGGERED:
      // if triggered, can be reset
      if (has_moved_more_than_min && !is_after_trigger_offset) {
 800117e:	7abb      	ldrb	r3, [r7, #10]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d011      	beq.n	80011a8 <update_key+0x158>
 8001184:	7a7b      	ldrb	r3, [r7, #9]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d10e      	bne.n	80011a8 <update_key+0x158>
        key->actuation.status = STATUS_RESET;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	771a      	strb	r2, [r3, #28]
        key->actuation.changed_at = key->state.distance_percentage;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001196:	b29a      	uxth	r2, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	83da      	strh	r2, [r3, #30]
        keys_on_change(key);
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f000 f997 	bl	80014d0 <keys_on_change>
      }
      break;
 80011a2:	e001      	b.n	80011a8 <update_key+0x158>
      break;
 80011a4:	bf00      	nop
 80011a6:	e000      	b.n	80011aa <update_key+0x15a>
      break;
 80011a8:	bf00      	nop
    //   // keys_on_reset(key);
    //   keys_on_change(key);
    // }

    // Full reset
    if (key->state.distance_percentage == 0) {
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d110      	bne.n	80011d6 <update_key+0x186>
      key->actuation.changed_at = 0;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2200      	movs	r2, #0
 80011b8:	83da      	strh	r2, [r3, #30]
      if (key->actuation.status != STATUS_RESET && key->actuation.status != STATUS_RESET_AFTER_TAP) {
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	7f1b      	ldrb	r3, [r3, #28]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d009      	beq.n	80011d6 <update_key+0x186>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	7f1b      	ldrb	r3, [r3, #28]
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d005      	beq.n	80011d6 <update_key+0x186>
        key->actuation.status = STATUS_RESET;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2200      	movs	r2, #0
 80011ce:	771a      	strb	r2, [r3, #28]
        keys_on_change(key);
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f000 f97d 	bl	80014d0 <keys_on_change>
      }
    }
  }
}
 80011d6:	bf00      	nop
 80011d8:	3710      	adds	r7, #16
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop

080011e0 <keys_loop>:

void keys_loop() {
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
  for (uint8_t amux_channel = 0; amux_channel < AMUX_CHANNEL_COUNT; amux_channel++) {
 80011e6:	2300      	movs	r3, #0
 80011e8:	71fb      	strb	r3, [r7, #7]
 80011ea:	e04d      	b.n	8001288 <keys_loop+0xa8>
    for (uint8_t i = 0; i < AMUX_SELECT_PINS_COUNT; i++) {
 80011ec:	2300      	movs	r3, #0
 80011ee:	71bb      	strb	r3, [r7, #6]
 80011f0:	e013      	b.n	800121a <keys_loop+0x3a>
      HAL_GPIO_WritePin(GPIOB, amux_select_pins[i], (amux_channel >> i) & 1);
 80011f2:	79bb      	ldrb	r3, [r7, #6]
 80011f4:	4a28      	ldr	r2, [pc, #160]	; (8001298 <keys_loop+0xb8>)
 80011f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011fa:	b299      	uxth	r1, r3
 80011fc:	79fa      	ldrb	r2, [r7, #7]
 80011fe:	79bb      	ldrb	r3, [r7, #6]
 8001200:	fa42 f303 	asr.w	r3, r2, r3
 8001204:	b2db      	uxtb	r3, r3
 8001206:	f003 0301 	and.w	r3, r3, #1
 800120a:	b2db      	uxtb	r3, r3
 800120c:	461a      	mov	r2, r3
 800120e:	4823      	ldr	r0, [pc, #140]	; (800129c <keys_loop+0xbc>)
 8001210:	f001 fbf2 	bl	80029f8 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < AMUX_SELECT_PINS_COUNT; i++) {
 8001214:	79bb      	ldrb	r3, [r7, #6]
 8001216:	3301      	adds	r3, #1
 8001218:	71bb      	strb	r3, [r7, #6]
 800121a:	79bb      	ldrb	r3, [r7, #6]
 800121c:	2b03      	cmp	r3, #3
 800121e:	d9e8      	bls.n	80011f2 <keys_loop+0x12>
    }

    for (uint8_t adc_channel = 0; adc_channel < ADC_CHANNEL_COUNT; adc_channel++) {
 8001220:	2300      	movs	r3, #0
 8001222:	717b      	strb	r3, [r7, #5]
 8001224:	e027      	b.n	8001276 <keys_loop+0x96>
      //   continue;
      // }

      // sConfig.Channel = adc_channels[adc_channel];
      // HAL_ADC_ConfigChannel(&hadc1, &sConfig);
      HAL_ADC_Start(&hadc1);
 8001226:	481e      	ldr	r0, [pc, #120]	; (80012a0 <keys_loop+0xc0>)
 8001228:	f000 fda2 	bl	8001d70 <HAL_ADC_Start>
      HAL_ADC_PollForConversion(&hadc1, 100);
 800122c:	2164      	movs	r1, #100	; 0x64
 800122e:	481c      	ldr	r0, [pc, #112]	; (80012a0 <keys_loop+0xc0>)
 8001230:	f000 fe85 	bl	8001f3e <HAL_ADC_PollForConversion>

      if (keys[adc_channel][amux_channel].is_enabled == 1) {
 8001234:	797b      	ldrb	r3, [r7, #5]
 8001236:	79fa      	ldrb	r2, [r7, #7]
 8001238:	491a      	ldr	r1, [pc, #104]	; (80012a4 <keys_loop+0xc4>)
 800123a:	202c      	movs	r0, #44	; 0x2c
 800123c:	fb00 f202 	mul.w	r2, r0, r2
 8001240:	f44f 7030 	mov.w	r0, #704	; 0x2c0
 8001244:	fb00 f303 	mul.w	r3, r0, r3
 8001248:	4413      	add	r3, r2
 800124a:	440b      	add	r3, r1
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	2b01      	cmp	r3, #1
 8001250:	d10e      	bne.n	8001270 <keys_loop+0x90>
        update_key(&keys[adc_channel][amux_channel]);
 8001252:	797b      	ldrb	r3, [r7, #5]
 8001254:	79fa      	ldrb	r2, [r7, #7]
 8001256:	212c      	movs	r1, #44	; 0x2c
 8001258:	fb01 f202 	mul.w	r2, r1, r2
 800125c:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 8001260:	fb01 f303 	mul.w	r3, r1, r3
 8001264:	4413      	add	r3, r2
 8001266:	4a0f      	ldr	r2, [pc, #60]	; (80012a4 <keys_loop+0xc4>)
 8001268:	4413      	add	r3, r2
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff fef0 	bl	8001050 <update_key>
    for (uint8_t adc_channel = 0; adc_channel < ADC_CHANNEL_COUNT; adc_channel++) {
 8001270:	797b      	ldrb	r3, [r7, #5]
 8001272:	3301      	adds	r3, #1
 8001274:	717b      	strb	r3, [r7, #5]
 8001276:	797b      	ldrb	r3, [r7, #5]
 8001278:	2b04      	cmp	r3, #4
 800127a:	d9d4      	bls.n	8001226 <keys_loop+0x46>
      }
    }
    HAL_ADC_Stop(&hadc1);
 800127c:	4808      	ldr	r0, [pc, #32]	; (80012a0 <keys_loop+0xc0>)
 800127e:	f000 fe2b 	bl	8001ed8 <HAL_ADC_Stop>
  for (uint8_t amux_channel = 0; amux_channel < AMUX_CHANNEL_COUNT; amux_channel++) {
 8001282:	79fb      	ldrb	r3, [r7, #7]
 8001284:	3301      	adds	r3, #1
 8001286:	71fb      	strb	r3, [r7, #7]
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	2b0f      	cmp	r3, #15
 800128c:	d9ae      	bls.n	80011ec <keys_loop+0xc>
  // HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);

  // update_key(&keys[0][0]);

  // HAL_ADC_Stop(&hadc1);
};
 800128e:	bf00      	nop
 8001290:	bf00      	nop
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	0800882c 	.word	0x0800882c
 800129c:	40020400 	.word	0x40020400
 80012a0:	20000048 	.word	0x20000048
 80012a4:	20000574 	.word	0x20000574

080012a8 <init_key>:

void init_key(uint8_t adc_channel, uint8_t amux_channel, uint8_t row, uint8_t col, uint16_t trigger_offset, uint16_t rapid_trigger_offset, uint8_t is_continuous_rapid_trigger_enabled) {
 80012a8:	b490      	push	{r4, r7}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4604      	mov	r4, r0
 80012b0:	4608      	mov	r0, r1
 80012b2:	4611      	mov	r1, r2
 80012b4:	461a      	mov	r2, r3
 80012b6:	4623      	mov	r3, r4
 80012b8:	71fb      	strb	r3, [r7, #7]
 80012ba:	4603      	mov	r3, r0
 80012bc:	71bb      	strb	r3, [r7, #6]
 80012be:	460b      	mov	r3, r1
 80012c0:	717b      	strb	r3, [r7, #5]
 80012c2:	4613      	mov	r3, r2
 80012c4:	713b      	strb	r3, [r7, #4]
  struct key *key = &keys[adc_channel][amux_channel];
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	79ba      	ldrb	r2, [r7, #6]
 80012ca:	212c      	movs	r1, #44	; 0x2c
 80012cc:	fb01 f202 	mul.w	r2, r1, r2
 80012d0:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 80012d4:	fb01 f303 	mul.w	r3, r1, r3
 80012d8:	4413      	add	r3, r2
 80012da:	4a22      	ldr	r2, [pc, #136]	; (8001364 <init_key+0xbc>)
 80012dc:	4413      	add	r3, r2
 80012de:	60fb      	str	r3, [r7, #12]

  key->is_enabled = 1;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	2201      	movs	r2, #1
 80012e4:	701a      	strb	r2, [r3, #0]
  key->has_tap_layer = keymaps[_TAP_LAYER][row][col] != ____;
 80012e6:	797a      	ldrb	r2, [r7, #5]
 80012e8:	7939      	ldrb	r1, [r7, #4]
 80012ea:	481f      	ldr	r0, [pc, #124]	; (8001368 <init_key+0xc0>)
 80012ec:	4613      	mov	r3, r2
 80012ee:	011b      	lsls	r3, r3, #4
 80012f0:	1a9b      	subs	r3, r3, r2
 80012f2:	440b      	add	r3, r1
 80012f4:	334b      	adds	r3, #75	; 0x4b
 80012f6:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	bf14      	ite	ne
 80012fe:	2301      	movne	r3, #1
 8001300:	2300      	moveq	r3, #0
 8001302:	b2db      	uxtb	r3, r3
 8001304:	461a      	mov	r2, r3
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	70da      	strb	r2, [r3, #3]
  key->modifier_bitmask = NO_MODIFIER_BITMASK;
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	2200      	movs	r2, #0
 800130e:	711a      	strb	r2, [r3, #4]

  key->row = row;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	797a      	ldrb	r2, [r7, #5]
 8001314:	705a      	strb	r2, [r3, #1]
  key->column = col;
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	793a      	ldrb	r2, [r7, #4]
 800131a:	709a      	strb	r2, [r3, #2]

  key->calibration.is_calibrating = 1;
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	2201      	movs	r2, #1
 8001320:	719a      	strb	r2, [r3, #6]
  key->calibration.cycles_count = 0;
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	2200      	movs	r2, #0
 8001326:	811a      	strh	r2, [r3, #8]
  key->calibration.idle_value = IDLE_VALUE_APPROX;
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800132e:	815a      	strh	r2, [r3, #10]
  key->calibration.max_distance = MAX_DISTANCE_APPROX;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001336:	819a      	strh	r2, [r3, #12]

  key->actuation.status = STATUS_RESET;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	2200      	movs	r2, #0
 800133c:	771a      	strb	r2, [r3, #28]
  key->actuation.changed_at = 0;
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	2200      	movs	r2, #0
 8001342:	83da      	strh	r2, [r3, #30]
  key->actuation.trigger_offset = trigger_offset;
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	8b3a      	ldrh	r2, [r7, #24]
 8001348:	841a      	strh	r2, [r3, #32]
  key->actuation.rapid_trigger_offset = rapid_trigger_offset;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	8bba      	ldrh	r2, [r7, #28]
 800134e:	845a      	strh	r2, [r3, #34]	; 0x22
  key->actuation.is_continuous_rapid_trigger_enabled = is_continuous_rapid_trigger_enabled;
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001356:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 800135a:	bf00      	nop
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bc90      	pop	{r4, r7}
 8001362:	4770      	bx	lr
 8001364:	20000574 	.word	0x20000574
 8001368:	08008700 	.word	0x08008700

0800136c <keys_init>:

void keys_init(uint16_t trigger_offset, uint16_t rapid_trigger_offset, uint8_t is_continuous_rapid_trigger_enabled) {
 800136c:	b590      	push	{r4, r7, lr}
 800136e:	b089      	sub	sp, #36	; 0x24
 8001370:	af04      	add	r7, sp, #16
 8001372:	4603      	mov	r3, r0
 8001374:	80fb      	strh	r3, [r7, #6]
 8001376:	460b      	mov	r3, r1
 8001378:	80bb      	strh	r3, [r7, #4]
 800137a:	4613      	mov	r3, r2
 800137c:	70fb      	strb	r3, [r7, #3]
  for (uint8_t amux_channel = 0; amux_channel < AMUX_CHANNEL_COUNT; amux_channel++) {
 800137e:	2300      	movs	r3, #0
 8001380:	73fb      	strb	r3, [r7, #15]
 8001382:	e01b      	b.n	80013bc <keys_init+0x50>
    for (uint8_t adc_channel = 0; adc_channel < ADC_CHANNEL_COUNT; adc_channel++) {
 8001384:	2300      	movs	r3, #0
 8001386:	73bb      	strb	r3, [r7, #14]
 8001388:	e012      	b.n	80013b0 <keys_init+0x44>
      struct key *key = &keys[adc_channel][amux_channel];
 800138a:	7bbb      	ldrb	r3, [r7, #14]
 800138c:	7bfa      	ldrb	r2, [r7, #15]
 800138e:	212c      	movs	r1, #44	; 0x2c
 8001390:	fb01 f202 	mul.w	r2, r1, r2
 8001394:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 8001398:	fb01 f303 	mul.w	r3, r1, r3
 800139c:	4413      	add	r3, r2
 800139e:	4a30      	ldr	r2, [pc, #192]	; (8001460 <keys_init+0xf4>)
 80013a0:	4413      	add	r3, r2
 80013a2:	60bb      	str	r3, [r7, #8]
      key->is_enabled = 0;
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	2200      	movs	r2, #0
 80013a8:	701a      	strb	r2, [r3, #0]
    for (uint8_t adc_channel = 0; adc_channel < ADC_CHANNEL_COUNT; adc_channel++) {
 80013aa:	7bbb      	ldrb	r3, [r7, #14]
 80013ac:	3301      	adds	r3, #1
 80013ae:	73bb      	strb	r3, [r7, #14]
 80013b0:	7bbb      	ldrb	r3, [r7, #14]
 80013b2:	2b04      	cmp	r3, #4
 80013b4:	d9e9      	bls.n	800138a <keys_init+0x1e>
  for (uint8_t amux_channel = 0; amux_channel < AMUX_CHANNEL_COUNT; amux_channel++) {
 80013b6:	7bfb      	ldrb	r3, [r7, #15]
 80013b8:	3301      	adds	r3, #1
 80013ba:	73fb      	strb	r3, [r7, #15]
 80013bc:	7bfb      	ldrb	r3, [r7, #15]
 80013be:	2b0f      	cmp	r3, #15
 80013c0:	d9e0      	bls.n	8001384 <keys_init+0x18>
    }
  }

  for (uint8_t row = 0; row < MATRIX_ROWS; row++) {
 80013c2:	2300      	movs	r3, #0
 80013c4:	737b      	strb	r3, [r7, #13]
 80013c6:	e042      	b.n	800144e <keys_init+0xe2>
    for (uint8_t col = 0; col < MATRIX_COLS; col++) {
 80013c8:	2300      	movs	r3, #0
 80013ca:	733b      	strb	r3, [r7, #12]
 80013cc:	e039      	b.n	8001442 <keys_init+0xd6>
      if (channels_by_row_col[row][col][0] == XXXX || channels_by_row_col[row][col][1] == XXXX) {
 80013ce:	7b7a      	ldrb	r2, [r7, #13]
 80013d0:	7b39      	ldrb	r1, [r7, #12]
 80013d2:	4824      	ldr	r0, [pc, #144]	; (8001464 <keys_init+0xf8>)
 80013d4:	4613      	mov	r3, r2
 80013d6:	011b      	lsls	r3, r3, #4
 80013d8:	1a9b      	subs	r3, r3, r2
 80013da:	440b      	add	r3, r1
 80013dc:	f810 3013 	ldrb.w	r3, [r0, r3, lsl #1]
 80013e0:	2bff      	cmp	r3, #255	; 0xff
 80013e2:	d02a      	beq.n	800143a <keys_init+0xce>
 80013e4:	7b7a      	ldrb	r2, [r7, #13]
 80013e6:	7b39      	ldrb	r1, [r7, #12]
 80013e8:	481e      	ldr	r0, [pc, #120]	; (8001464 <keys_init+0xf8>)
 80013ea:	4613      	mov	r3, r2
 80013ec:	011b      	lsls	r3, r3, #4
 80013ee:	1a9b      	subs	r3, r3, r2
 80013f0:	440b      	add	r3, r1
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	4403      	add	r3, r0
 80013f6:	785b      	ldrb	r3, [r3, #1]
 80013f8:	2bff      	cmp	r3, #255	; 0xff
 80013fa:	d01e      	beq.n	800143a <keys_init+0xce>
        // no hall effect sensor on this channel
        continue;
      }

      init_key(channels_by_row_col[row][col][0], channels_by_row_col[row][col][1], row, col, trigger_offset, rapid_trigger_offset, is_continuous_rapid_trigger_enabled);
 80013fc:	7b7a      	ldrb	r2, [r7, #13]
 80013fe:	7b39      	ldrb	r1, [r7, #12]
 8001400:	4818      	ldr	r0, [pc, #96]	; (8001464 <keys_init+0xf8>)
 8001402:	4613      	mov	r3, r2
 8001404:	011b      	lsls	r3, r3, #4
 8001406:	1a9b      	subs	r3, r3, r2
 8001408:	440b      	add	r3, r1
 800140a:	f810 0013 	ldrb.w	r0, [r0, r3, lsl #1]
 800140e:	7b7a      	ldrb	r2, [r7, #13]
 8001410:	7b39      	ldrb	r1, [r7, #12]
 8001412:	4c14      	ldr	r4, [pc, #80]	; (8001464 <keys_init+0xf8>)
 8001414:	4613      	mov	r3, r2
 8001416:	011b      	lsls	r3, r3, #4
 8001418:	1a9b      	subs	r3, r3, r2
 800141a:	440b      	add	r3, r1
 800141c:	005b      	lsls	r3, r3, #1
 800141e:	4423      	add	r3, r4
 8001420:	7859      	ldrb	r1, [r3, #1]
 8001422:	7b3c      	ldrb	r4, [r7, #12]
 8001424:	7b7a      	ldrb	r2, [r7, #13]
 8001426:	78fb      	ldrb	r3, [r7, #3]
 8001428:	9302      	str	r3, [sp, #8]
 800142a:	88bb      	ldrh	r3, [r7, #4]
 800142c:	9301      	str	r3, [sp, #4]
 800142e:	88fb      	ldrh	r3, [r7, #6]
 8001430:	9300      	str	r3, [sp, #0]
 8001432:	4623      	mov	r3, r4
 8001434:	f7ff ff38 	bl	80012a8 <init_key>
 8001438:	e000      	b.n	800143c <keys_init+0xd0>
        continue;
 800143a:	bf00      	nop
    for (uint8_t col = 0; col < MATRIX_COLS; col++) {
 800143c:	7b3b      	ldrb	r3, [r7, #12]
 800143e:	3301      	adds	r3, #1
 8001440:	733b      	strb	r3, [r7, #12]
 8001442:	7b3b      	ldrb	r3, [r7, #12]
 8001444:	2b0e      	cmp	r3, #14
 8001446:	d9c2      	bls.n	80013ce <keys_init+0x62>
  for (uint8_t row = 0; row < MATRIX_ROWS; row++) {
 8001448:	7b7b      	ldrb	r3, [r7, #13]
 800144a:	3301      	adds	r3, #1
 800144c:	737b      	strb	r3, [r7, #13]
 800144e:	7b7b      	ldrb	r3, [r7, #13]
 8001450:	2b04      	cmp	r3, #4
 8001452:	d9b9      	bls.n	80013c8 <keys_init+0x5c>
    }
  }
}
 8001454:	bf00      	nop
 8001456:	bf00      	nop
 8001458:	3714      	adds	r7, #20
 800145a:	46bd      	mov	sp, r7
 800145c:	bd90      	pop	{r4, r7, pc}
 800145e:	bf00      	nop
 8001460:	20000574 	.word	0x20000574
 8001464:	08008668 	.word	0x08008668

08001468 <get_bitmask_for_modifier>:

uint8_t get_bitmask_for_modifier(uint8_t keycode) {
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	4603      	mov	r3, r0
 8001470:	71fb      	strb	r3, [r7, #7]
  if (keycode == HID_KEY_CONTROL_LEFT) {
 8001472:	79fb      	ldrb	r3, [r7, #7]
 8001474:	2be0      	cmp	r3, #224	; 0xe0
 8001476:	d101      	bne.n	800147c <get_bitmask_for_modifier+0x14>
    return 0b00000001;
 8001478:	2301      	movs	r3, #1
 800147a:	e023      	b.n	80014c4 <get_bitmask_for_modifier+0x5c>
  } else if (keycode == HID_KEY_SHIFT_LEFT) {
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	2be1      	cmp	r3, #225	; 0xe1
 8001480:	d101      	bne.n	8001486 <get_bitmask_for_modifier+0x1e>
    return 0b00000010;
 8001482:	2302      	movs	r3, #2
 8001484:	e01e      	b.n	80014c4 <get_bitmask_for_modifier+0x5c>
  } else if (keycode == HID_KEY_ALT_LEFT) {
 8001486:	79fb      	ldrb	r3, [r7, #7]
 8001488:	2be2      	cmp	r3, #226	; 0xe2
 800148a:	d101      	bne.n	8001490 <get_bitmask_for_modifier+0x28>
    return 0b00000100;
 800148c:	2304      	movs	r3, #4
 800148e:	e019      	b.n	80014c4 <get_bitmask_for_modifier+0x5c>
  } else if (keycode == HID_KEY_GUI_LEFT) {
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	2be3      	cmp	r3, #227	; 0xe3
 8001494:	d101      	bne.n	800149a <get_bitmask_for_modifier+0x32>
    return 0b00001000;
 8001496:	2308      	movs	r3, #8
 8001498:	e014      	b.n	80014c4 <get_bitmask_for_modifier+0x5c>
  } else if (keycode == HID_KEY_CONTROL_RIGHT) {
 800149a:	79fb      	ldrb	r3, [r7, #7]
 800149c:	2be4      	cmp	r3, #228	; 0xe4
 800149e:	d101      	bne.n	80014a4 <get_bitmask_for_modifier+0x3c>
    return 0b00010000;
 80014a0:	2310      	movs	r3, #16
 80014a2:	e00f      	b.n	80014c4 <get_bitmask_for_modifier+0x5c>
  } else if (keycode == HID_KEY_SHIFT_RIGHT) {
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	2be5      	cmp	r3, #229	; 0xe5
 80014a8:	d101      	bne.n	80014ae <get_bitmask_for_modifier+0x46>
    return 0b00100000;
 80014aa:	2320      	movs	r3, #32
 80014ac:	e00a      	b.n	80014c4 <get_bitmask_for_modifier+0x5c>
  } else if (keycode == HID_KEY_ALT_RIGHT) {
 80014ae:	79fb      	ldrb	r3, [r7, #7]
 80014b0:	2be6      	cmp	r3, #230	; 0xe6
 80014b2:	d101      	bne.n	80014b8 <get_bitmask_for_modifier+0x50>
    return 0b01000000;
 80014b4:	2340      	movs	r3, #64	; 0x40
 80014b6:	e005      	b.n	80014c4 <get_bitmask_for_modifier+0x5c>
  } else if (keycode == HID_KEY_GUI_RIGHT) {
 80014b8:	79fb      	ldrb	r3, [r7, #7]
 80014ba:	2be7      	cmp	r3, #231	; 0xe7
 80014bc:	d101      	bne.n	80014c2 <get_bitmask_for_modifier+0x5a>
    return 0b10000000;
 80014be:	2380      	movs	r3, #128	; 0x80
 80014c0:	e000      	b.n	80014c4 <get_bitmask_for_modifier+0x5c>
  } else {
    return NO_MODIFIER_BITMASK;
 80014c2:	2300      	movs	r3, #0
  }
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <keys_on_change>:

void keys_on_change(struct key *key) {
 80014d0:	b590      	push	{r4, r7, lr}
 80014d2:	b089      	sub	sp, #36	; 0x24
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  if (keymaps[_BASE_LAYER][key->row][key->column] == XXXX) {
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	785b      	ldrb	r3, [r3, #1]
 80014dc:	4619      	mov	r1, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	789b      	ldrb	r3, [r3, #2]
 80014e2:	4618      	mov	r0, r3
 80014e4:	4aa1      	ldr	r2, [pc, #644]	; (800176c <keys_on_change+0x29c>)
 80014e6:	460b      	mov	r3, r1
 80014e8:	011b      	lsls	r3, r3, #4
 80014ea:	1a5b      	subs	r3, r3, r1
 80014ec:	4403      	add	r3, r0
 80014ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014f2:	2bff      	cmp	r3, #255	; 0xff
 80014f4:	f000 815b 	beq.w	80017ae <keys_on_change+0x2de>
    return;
  }

  switch (key->actuation.status) {
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	7f1b      	ldrb	r3, [r3, #28]
 80014fc:	2b04      	cmp	r3, #4
 80014fe:	f200 815d 	bhi.w	80017bc <keys_on_change+0x2ec>
 8001502:	a201      	add	r2, pc, #4	; (adr r2, 8001508 <keys_on_change+0x38>)
 8001504:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001508:	080016cf 	.word	0x080016cf
 800150c:	08001627 	.word	0x08001627
 8001510:	080017bd 	.word	0x080017bd
 8001514:	080015ab 	.word	0x080015ab
 8001518:	0800151d 	.word	0x0800151d
  case STATUS_TRIGGERED:
    key->modifier_bitmask = get_bitmask_for_modifier(keymaps[_BASE_LAYER][key->row][key->column]);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	785b      	ldrb	r3, [r3, #1]
 8001520:	4619      	mov	r1, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	789b      	ldrb	r3, [r3, #2]
 8001526:	4618      	mov	r0, r3
 8001528:	4a90      	ldr	r2, [pc, #576]	; (800176c <keys_on_change+0x29c>)
 800152a:	460b      	mov	r3, r1
 800152c:	011b      	lsls	r3, r3, #4
 800152e:	1a5b      	subs	r3, r3, r1
 8001530:	4403      	add	r3, r0
 8001532:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001536:	b2db      	uxtb	r3, r3
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff ff95 	bl	8001468 <get_bitmask_for_modifier>
 800153e:	4603      	mov	r3, r0
 8001540:	461a      	mov	r2, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	711a      	strb	r2, [r3, #4]
    if (key->modifier_bitmask != NO_MODIFIER_BITMASK) {
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	791b      	ldrb	r3, [r3, #4]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d00b      	beq.n	8001566 <keys_on_change+0x96>
      modifiers |= key->modifier_bitmask;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	791a      	ldrb	r2, [r3, #4]
 8001552:	4b87      	ldr	r3, [pc, #540]	; (8001770 <keys_on_change+0x2a0>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	4313      	orrs	r3, r2
 8001558:	b2da      	uxtb	r2, r3
 800155a:	4b85      	ldr	r3, [pc, #532]	; (8001770 <keys_on_change+0x2a0>)
 800155c:	701a      	strb	r2, [r3, #0]
      should_send_report = 1;
 800155e:	4b85      	ldr	r3, [pc, #532]	; (8001774 <keys_on_change+0x2a4>)
 8001560:	2201      	movs	r2, #1
 8001562:	701a      	strb	r2, [r3, #0]
    } else if (current_keycode_index < 6) {
      keycodes[current_keycode_index] = keymaps[_BASE_LAYER][key->row][key->column];
      current_keycode_index++;
      should_send_report = 1;
    }
    break;
 8001564:	e125      	b.n	80017b2 <keys_on_change+0x2e2>
    } else if (current_keycode_index < 6) {
 8001566:	4b84      	ldr	r3, [pc, #528]	; (8001778 <keys_on_change+0x2a8>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	2b05      	cmp	r3, #5
 800156c:	f200 8121 	bhi.w	80017b2 <keys_on_change+0x2e2>
      keycodes[current_keycode_index] = keymaps[_BASE_LAYER][key->row][key->column];
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	785b      	ldrb	r3, [r3, #1]
 8001574:	4619      	mov	r1, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	789b      	ldrb	r3, [r3, #2]
 800157a:	4618      	mov	r0, r3
 800157c:	4a7b      	ldr	r2, [pc, #492]	; (800176c <keys_on_change+0x29c>)
 800157e:	460b      	mov	r3, r1
 8001580:	011b      	lsls	r3, r3, #4
 8001582:	1a5b      	subs	r3, r3, r1
 8001584:	4403      	add	r3, r0
 8001586:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800158a:	4b7b      	ldr	r3, [pc, #492]	; (8001778 <keys_on_change+0x2a8>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	461a      	mov	r2, r3
 8001590:	b2c9      	uxtb	r1, r1
 8001592:	4b7a      	ldr	r3, [pc, #488]	; (800177c <keys_on_change+0x2ac>)
 8001594:	5499      	strb	r1, [r3, r2]
      current_keycode_index++;
 8001596:	4b78      	ldr	r3, [pc, #480]	; (8001778 <keys_on_change+0x2a8>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	3301      	adds	r3, #1
 800159c:	b2da      	uxtb	r2, r3
 800159e:	4b76      	ldr	r3, [pc, #472]	; (8001778 <keys_on_change+0x2a8>)
 80015a0:	701a      	strb	r2, [r3, #0]
      should_send_report = 1;
 80015a2:	4b74      	ldr	r3, [pc, #464]	; (8001774 <keys_on_change+0x2a4>)
 80015a4:	2201      	movs	r2, #1
 80015a6:	701a      	strb	r2, [r3, #0]
    break;
 80015a8:	e103      	b.n	80017b2 <keys_on_change+0x2e2>

  case STATUS_TAP:
    key->modifier_bitmask = get_bitmask_for_modifier(keymaps[_TAP_LAYER][key->row][key->column]);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	785b      	ldrb	r3, [r3, #1]
 80015ae:	4619      	mov	r1, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	789b      	ldrb	r3, [r3, #2]
 80015b4:	4618      	mov	r0, r3
 80015b6:	4a6d      	ldr	r2, [pc, #436]	; (800176c <keys_on_change+0x29c>)
 80015b8:	460b      	mov	r3, r1
 80015ba:	011b      	lsls	r3, r3, #4
 80015bc:	1a5b      	subs	r3, r3, r1
 80015be:	4403      	add	r3, r0
 80015c0:	334b      	adds	r3, #75	; 0x4b
 80015c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff ff4d 	bl	8001468 <get_bitmask_for_modifier>
 80015ce:	4603      	mov	r3, r0
 80015d0:	461a      	mov	r2, r3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	711a      	strb	r2, [r3, #4]
    if (key->modifier_bitmask == NO_MODIFIER_BITMASK && current_keycode_index < 6) {
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	791b      	ldrb	r3, [r3, #4]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	f040 80eb 	bne.w	80017b6 <keys_on_change+0x2e6>
 80015e0:	4b65      	ldr	r3, [pc, #404]	; (8001778 <keys_on_change+0x2a8>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	2b05      	cmp	r3, #5
 80015e6:	f200 80e6 	bhi.w	80017b6 <keys_on_change+0x2e6>
      keycodes[current_keycode_index] = keymaps[_TAP_LAYER][key->row][key->column];
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	785b      	ldrb	r3, [r3, #1]
 80015ee:	4619      	mov	r1, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	789b      	ldrb	r3, [r3, #2]
 80015f4:	4618      	mov	r0, r3
 80015f6:	4a5d      	ldr	r2, [pc, #372]	; (800176c <keys_on_change+0x29c>)
 80015f8:	460b      	mov	r3, r1
 80015fa:	011b      	lsls	r3, r3, #4
 80015fc:	1a5b      	subs	r3, r3, r1
 80015fe:	4403      	add	r3, r0
 8001600:	334b      	adds	r3, #75	; 0x4b
 8001602:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001606:	4b5c      	ldr	r3, [pc, #368]	; (8001778 <keys_on_change+0x2a8>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	461a      	mov	r2, r3
 800160c:	b2c9      	uxtb	r1, r1
 800160e:	4b5b      	ldr	r3, [pc, #364]	; (800177c <keys_on_change+0x2ac>)
 8001610:	5499      	strb	r1, [r3, r2]
      current_keycode_index++;
 8001612:	4b59      	ldr	r3, [pc, #356]	; (8001778 <keys_on_change+0x2a8>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	3301      	adds	r3, #1
 8001618:	b2da      	uxtb	r2, r3
 800161a:	4b57      	ldr	r3, [pc, #348]	; (8001778 <keys_on_change+0x2a8>)
 800161c:	701a      	strb	r2, [r3, #0]
      should_send_report = 1;
 800161e:	4b55      	ldr	r3, [pc, #340]	; (8001774 <keys_on_change+0x2a4>)
 8001620:	2201      	movs	r2, #1
 8001622:	701a      	strb	r2, [r3, #0]
    }
    break;
 8001624:	e0c7      	b.n	80017b6 <keys_on_change+0x2e6>

  case STATUS_RESET_AFTER_TAP:
    if (key->modifier_bitmask == NO_MODIFIER_BITMASK) {
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	791b      	ldrb	r3, [r3, #4]
 800162a:	2b00      	cmp	r3, #0
 800162c:	f040 80c5 	bne.w	80017ba <keys_on_change+0x2ea>
      uint8_t new_keycodes[6] = {0, 0, 0, 0, 0, 0};
 8001630:	4a53      	ldr	r2, [pc, #332]	; (8001780 <keys_on_change+0x2b0>)
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	e892 0003 	ldmia.w	r2, {r0, r1}
 800163a:	6018      	str	r0, [r3, #0]
 800163c:	3304      	adds	r3, #4
 800163e:	8019      	strh	r1, [r3, #0]
      uint8_t new_keycode_index = 0;
 8001640:	2300      	movs	r3, #0
 8001642:	77fb      	strb	r3, [r7, #31]

      for (uint8_t i = 0; i < 6; i++) {
 8001644:	2300      	movs	r3, #0
 8001646:	77bb      	strb	r3, [r7, #30]
 8001648:	e026      	b.n	8001698 <keys_on_change+0x1c8>
        if (keycodes[i] != 0 && keycodes[i] != keymaps[_TAP_LAYER][key->row][key->column]) {
 800164a:	7fbb      	ldrb	r3, [r7, #30]
 800164c:	4a4b      	ldr	r2, [pc, #300]	; (800177c <keys_on_change+0x2ac>)
 800164e:	5cd3      	ldrb	r3, [r2, r3]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d01e      	beq.n	8001692 <keys_on_change+0x1c2>
 8001654:	7fbb      	ldrb	r3, [r7, #30]
 8001656:	4a49      	ldr	r2, [pc, #292]	; (800177c <keys_on_change+0x2ac>)
 8001658:	5cd3      	ldrb	r3, [r2, r3]
 800165a:	b29a      	uxth	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	785b      	ldrb	r3, [r3, #1]
 8001660:	4618      	mov	r0, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	789b      	ldrb	r3, [r3, #2]
 8001666:	461c      	mov	r4, r3
 8001668:	4940      	ldr	r1, [pc, #256]	; (800176c <keys_on_change+0x29c>)
 800166a:	4603      	mov	r3, r0
 800166c:	011b      	lsls	r3, r3, #4
 800166e:	1a1b      	subs	r3, r3, r0
 8001670:	4423      	add	r3, r4
 8001672:	334b      	adds	r3, #75	; 0x4b
 8001674:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001678:	429a      	cmp	r2, r3
 800167a:	d00a      	beq.n	8001692 <keys_on_change+0x1c2>
          new_keycodes[new_keycode_index] = keycodes[i];
 800167c:	7fba      	ldrb	r2, [r7, #30]
 800167e:	7ffb      	ldrb	r3, [r7, #31]
 8001680:	493e      	ldr	r1, [pc, #248]	; (800177c <keys_on_change+0x2ac>)
 8001682:	5c8a      	ldrb	r2, [r1, r2]
 8001684:	3320      	adds	r3, #32
 8001686:	443b      	add	r3, r7
 8001688:	f803 2c0c 	strb.w	r2, [r3, #-12]
          new_keycode_index++;
 800168c:	7ffb      	ldrb	r3, [r7, #31]
 800168e:	3301      	adds	r3, #1
 8001690:	77fb      	strb	r3, [r7, #31]
      for (uint8_t i = 0; i < 6; i++) {
 8001692:	7fbb      	ldrb	r3, [r7, #30]
 8001694:	3301      	adds	r3, #1
 8001696:	77bb      	strb	r3, [r7, #30]
 8001698:	7fbb      	ldrb	r3, [r7, #30]
 800169a:	2b05      	cmp	r3, #5
 800169c:	d9d5      	bls.n	800164a <keys_on_change+0x17a>
        }
      }

      for (uint8_t i = 0; i < 6; i++) {
 800169e:	2300      	movs	r3, #0
 80016a0:	777b      	strb	r3, [r7, #29]
 80016a2:	e00a      	b.n	80016ba <keys_on_change+0x1ea>
        keycodes[i] = new_keycodes[i];
 80016a4:	7f7a      	ldrb	r2, [r7, #29]
 80016a6:	7f7b      	ldrb	r3, [r7, #29]
 80016a8:	3220      	adds	r2, #32
 80016aa:	443a      	add	r2, r7
 80016ac:	f812 1c0c 	ldrb.w	r1, [r2, #-12]
 80016b0:	4a32      	ldr	r2, [pc, #200]	; (800177c <keys_on_change+0x2ac>)
 80016b2:	54d1      	strb	r1, [r2, r3]
      for (uint8_t i = 0; i < 6; i++) {
 80016b4:	7f7b      	ldrb	r3, [r7, #29]
 80016b6:	3301      	adds	r3, #1
 80016b8:	777b      	strb	r3, [r7, #29]
 80016ba:	7f7b      	ldrb	r3, [r7, #29]
 80016bc:	2b05      	cmp	r3, #5
 80016be:	d9f1      	bls.n	80016a4 <keys_on_change+0x1d4>
      }

      current_keycode_index = new_keycode_index;
 80016c0:	4a2d      	ldr	r2, [pc, #180]	; (8001778 <keys_on_change+0x2a8>)
 80016c2:	7ffb      	ldrb	r3, [r7, #31]
 80016c4:	7013      	strb	r3, [r2, #0]
      should_send_report = 1;
 80016c6:	4b2b      	ldr	r3, [pc, #172]	; (8001774 <keys_on_change+0x2a4>)
 80016c8:	2201      	movs	r2, #1
 80016ca:	701a      	strb	r2, [r3, #0]
    }
    break;
 80016cc:	e075      	b.n	80017ba <keys_on_change+0x2ea>

  case STATUS_RESET:
    if (key->modifier_bitmask != NO_MODIFIER_BITMASK) {
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	791b      	ldrb	r3, [r3, #4]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d010      	beq.n	80016f8 <keys_on_change+0x228>
      modifiers &= ~key->modifier_bitmask;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	791b      	ldrb	r3, [r3, #4]
 80016da:	b25b      	sxtb	r3, r3
 80016dc:	43db      	mvns	r3, r3
 80016de:	b25a      	sxtb	r2, r3
 80016e0:	4b23      	ldr	r3, [pc, #140]	; (8001770 <keys_on_change+0x2a0>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	b25b      	sxtb	r3, r3
 80016e6:	4013      	ands	r3, r2
 80016e8:	b25b      	sxtb	r3, r3
 80016ea:	b2da      	uxtb	r2, r3
 80016ec:	4b20      	ldr	r3, [pc, #128]	; (8001770 <keys_on_change+0x2a0>)
 80016ee:	701a      	strb	r2, [r3, #0]
      key->modifier_bitmask = NO_MODIFIER_BITMASK;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2200      	movs	r2, #0
 80016f4:	711a      	strb	r2, [r3, #4]
 80016f6:	e056      	b.n	80017a6 <keys_on_change+0x2d6>
    } else {
      uint8_t new_keycodes[6] = {0, 0, 0, 0, 0, 0};
 80016f8:	4a21      	ldr	r2, [pc, #132]	; (8001780 <keys_on_change+0x2b0>)
 80016fa:	f107 030c 	add.w	r3, r7, #12
 80016fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001702:	6018      	str	r0, [r3, #0]
 8001704:	3304      	adds	r3, #4
 8001706:	8019      	strh	r1, [r3, #0]
      uint8_t new_keycode_index = 0;
 8001708:	2300      	movs	r3, #0
 800170a:	773b      	strb	r3, [r7, #28]

      for (uint8_t i = 0; i < 6; i++) {
 800170c:	2300      	movs	r3, #0
 800170e:	76fb      	strb	r3, [r7, #27]
 8001710:	e025      	b.n	800175e <keys_on_change+0x28e>
        if (keycodes[i] != 0 && keycodes[i] != keymaps[_BASE_LAYER][key->row][key->column]) {
 8001712:	7efb      	ldrb	r3, [r7, #27]
 8001714:	4a19      	ldr	r2, [pc, #100]	; (800177c <keys_on_change+0x2ac>)
 8001716:	5cd3      	ldrb	r3, [r2, r3]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d01d      	beq.n	8001758 <keys_on_change+0x288>
 800171c:	7efb      	ldrb	r3, [r7, #27]
 800171e:	4a17      	ldr	r2, [pc, #92]	; (800177c <keys_on_change+0x2ac>)
 8001720:	5cd3      	ldrb	r3, [r2, r3]
 8001722:	b29a      	uxth	r2, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	785b      	ldrb	r3, [r3, #1]
 8001728:	4618      	mov	r0, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	789b      	ldrb	r3, [r3, #2]
 800172e:	461c      	mov	r4, r3
 8001730:	490e      	ldr	r1, [pc, #56]	; (800176c <keys_on_change+0x29c>)
 8001732:	4603      	mov	r3, r0
 8001734:	011b      	lsls	r3, r3, #4
 8001736:	1a1b      	subs	r3, r3, r0
 8001738:	4423      	add	r3, r4
 800173a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800173e:	429a      	cmp	r2, r3
 8001740:	d00a      	beq.n	8001758 <keys_on_change+0x288>
          new_keycodes[new_keycode_index] = keycodes[i];
 8001742:	7efa      	ldrb	r2, [r7, #27]
 8001744:	7f3b      	ldrb	r3, [r7, #28]
 8001746:	490d      	ldr	r1, [pc, #52]	; (800177c <keys_on_change+0x2ac>)
 8001748:	5c8a      	ldrb	r2, [r1, r2]
 800174a:	3320      	adds	r3, #32
 800174c:	443b      	add	r3, r7
 800174e:	f803 2c14 	strb.w	r2, [r3, #-20]
          new_keycode_index++;
 8001752:	7f3b      	ldrb	r3, [r7, #28]
 8001754:	3301      	adds	r3, #1
 8001756:	773b      	strb	r3, [r7, #28]
      for (uint8_t i = 0; i < 6; i++) {
 8001758:	7efb      	ldrb	r3, [r7, #27]
 800175a:	3301      	adds	r3, #1
 800175c:	76fb      	strb	r3, [r7, #27]
 800175e:	7efb      	ldrb	r3, [r7, #27]
 8001760:	2b05      	cmp	r3, #5
 8001762:	d9d6      	bls.n	8001712 <keys_on_change+0x242>
        }
      }

      for (uint8_t i = 0; i < 6; i++) {
 8001764:	2300      	movs	r3, #0
 8001766:	76bb      	strb	r3, [r7, #26]
 8001768:	e017      	b.n	800179a <keys_on_change+0x2ca>
 800176a:	bf00      	nop
 800176c:	08008700 	.word	0x08008700
 8001770:	20001336 	.word	0x20001336
 8001774:	20001334 	.word	0x20001334
 8001778:	2000133e 	.word	0x2000133e
 800177c:	20001338 	.word	0x20001338
 8001780:	08008640 	.word	0x08008640
        keycodes[i] = new_keycodes[i];
 8001784:	7eba      	ldrb	r2, [r7, #26]
 8001786:	7ebb      	ldrb	r3, [r7, #26]
 8001788:	3220      	adds	r2, #32
 800178a:	443a      	add	r2, r7
 800178c:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 8001790:	4a0c      	ldr	r2, [pc, #48]	; (80017c4 <keys_on_change+0x2f4>)
 8001792:	54d1      	strb	r1, [r2, r3]
      for (uint8_t i = 0; i < 6; i++) {
 8001794:	7ebb      	ldrb	r3, [r7, #26]
 8001796:	3301      	adds	r3, #1
 8001798:	76bb      	strb	r3, [r7, #26]
 800179a:	7ebb      	ldrb	r3, [r7, #26]
 800179c:	2b05      	cmp	r3, #5
 800179e:	d9f1      	bls.n	8001784 <keys_on_change+0x2b4>
      }

      current_keycode_index = new_keycode_index;
 80017a0:	4a09      	ldr	r2, [pc, #36]	; (80017c8 <keys_on_change+0x2f8>)
 80017a2:	7f3b      	ldrb	r3, [r7, #28]
 80017a4:	7013      	strb	r3, [r2, #0]
    }
    should_send_report = 1;
 80017a6:	4b09      	ldr	r3, [pc, #36]	; (80017cc <keys_on_change+0x2fc>)
 80017a8:	2201      	movs	r2, #1
 80017aa:	701a      	strb	r2, [r3, #0]
    break;
 80017ac:	e006      	b.n	80017bc <keys_on_change+0x2ec>
    return;
 80017ae:	bf00      	nop
 80017b0:	e004      	b.n	80017bc <keys_on_change+0x2ec>
    break;
 80017b2:	bf00      	nop
 80017b4:	e002      	b.n	80017bc <keys_on_change+0x2ec>
    break;
 80017b6:	bf00      	nop
 80017b8:	e000      	b.n	80017bc <keys_on_change+0x2ec>
    break;
 80017ba:	bf00      	nop
  }
}
 80017bc:	3724      	adds	r7, #36	; 0x24
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd90      	pop	{r4, r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20001338 	.word	0x20001338
 80017c8:	2000133e 	.word	0x2000133e
 80017cc:	20001334 	.word	0x20001334

080017d0 <tud_hid_set_protocol_cb>:

// Invoked when received SET_PROTOCOL request
// protocol is either HID_PROTOCOL_BOOT (0) or HID_PROTOCOL_REPORT (1)
void tud_hid_set_protocol_cb(uint8_t instance, uint8_t protocol) {
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	460a      	mov	r2, r1
 80017da:	71fb      	strb	r3, [r7, #7]
 80017dc:	4613      	mov	r3, r2
 80017de:	71bb      	strb	r3, [r7, #6]
  (void)instance;
  (void)protocol;

  // nothing to do since we use the same compatible boot report for both Boot and Report mode.
  // TODO set a indicator for user
}
 80017e0:	bf00      	nop
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <tud_hid_report_complete_cb>:

// Invoked when sent REPORT successfully to host
// Application can use this to send the next report
// Note: For composite reports, report[0] is report ID
void tud_hid_report_complete_cb(uint8_t instance, uint8_t const *report, uint16_t len) {
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	6039      	str	r1, [r7, #0]
 80017f6:	71fb      	strb	r3, [r7, #7]
 80017f8:	4613      	mov	r3, r2
 80017fa:	80bb      	strh	r3, [r7, #4]
  (void)instance;
  (void)report;
  (void)len;

  can_send_report = 1;
 80017fc:	4b04      	ldr	r3, [pc, #16]	; (8001810 <tud_hid_report_complete_cb+0x24>)
 80017fe:	2201      	movs	r2, #1
 8001800:	701a      	strb	r2, [r3, #0]
}
 8001802:	bf00      	nop
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	20001335 	.word	0x20001335

08001814 <tud_hid_get_report_cb>:

// Invoked when received GET_REPORT control request
// Application must fill buffer report's content and return its length.
// Return zero will cause the stack to STALL request
uint16_t tud_hid_get_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t *buffer, uint16_t reqlen) {
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	603b      	str	r3, [r7, #0]
 800181c:	4603      	mov	r3, r0
 800181e:	71fb      	strb	r3, [r7, #7]
 8001820:	460b      	mov	r3, r1
 8001822:	71bb      	strb	r3, [r7, #6]
 8001824:	4613      	mov	r3, r2
 8001826:	717b      	strb	r3, [r7, #5]
  (void)report_id;
  (void)report_type;
  (void)buffer;
  (void)reqlen;

  return 0;
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	370c      	adds	r7, #12
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr

08001836 <tud_hid_set_report_cb>:

// Invoked when received SET_REPORT control request or
// received data on OUT endpoint ( Report ID = 0, Type = 0 )
void tud_hid_set_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t const *buffer, uint16_t bufsize) {
 8001836:	b480      	push	{r7}
 8001838:	b083      	sub	sp, #12
 800183a:	af00      	add	r7, sp, #0
 800183c:	603b      	str	r3, [r7, #0]
 800183e:	4603      	mov	r3, r0
 8001840:	71fb      	strb	r3, [r7, #7]
 8001842:	460b      	mov	r3, r1
 8001844:	71bb      	strb	r3, [r7, #6]
 8001846:	4613      	mov	r3, r2
 8001848:	717b      	strb	r3, [r7, #5]
  (void)report_id;
}
 800184a:	bf00      	nop
 800184c:	370c      	adds	r7, #12
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr

08001856 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001856:	b480      	push	{r7}
 8001858:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800185a:	b672      	cpsid	i
}
 800185c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 800185e:	e7fe      	b.n	800185e <Error_Handler+0x8>

08001860 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001866:	2300      	movs	r3, #0
 8001868:	607b      	str	r3, [r7, #4]
 800186a:	4b10      	ldr	r3, [pc, #64]	; (80018ac <HAL_MspInit+0x4c>)
 800186c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800186e:	4a0f      	ldr	r2, [pc, #60]	; (80018ac <HAL_MspInit+0x4c>)
 8001870:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001874:	6453      	str	r3, [r2, #68]	; 0x44
 8001876:	4b0d      	ldr	r3, [pc, #52]	; (80018ac <HAL_MspInit+0x4c>)
 8001878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800187a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800187e:	607b      	str	r3, [r7, #4]
 8001880:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	603b      	str	r3, [r7, #0]
 8001886:	4b09      	ldr	r3, [pc, #36]	; (80018ac <HAL_MspInit+0x4c>)
 8001888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188a:	4a08      	ldr	r2, [pc, #32]	; (80018ac <HAL_MspInit+0x4c>)
 800188c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001890:	6413      	str	r3, [r2, #64]	; 0x40
 8001892:	4b06      	ldr	r3, [pc, #24]	; (80018ac <HAL_MspInit+0x4c>)
 8001894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800189a:	603b      	str	r3, [r7, #0]
 800189c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800189e:	bf00      	nop
 80018a0:	370c      	adds	r7, #12
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	40023800 	.word	0x40023800

080018b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b08a      	sub	sp, #40	; 0x28
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b8:	f107 0314 	add.w	r3, r7, #20
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	60da      	str	r2, [r3, #12]
 80018c6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a17      	ldr	r2, [pc, #92]	; (800192c <HAL_ADC_MspInit+0x7c>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d127      	bne.n	8001922 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	613b      	str	r3, [r7, #16]
 80018d6:	4b16      	ldr	r3, [pc, #88]	; (8001930 <HAL_ADC_MspInit+0x80>)
 80018d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018da:	4a15      	ldr	r2, [pc, #84]	; (8001930 <HAL_ADC_MspInit+0x80>)
 80018dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018e0:	6453      	str	r3, [r2, #68]	; 0x44
 80018e2:	4b13      	ldr	r3, [pc, #76]	; (8001930 <HAL_ADC_MspInit+0x80>)
 80018e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018ea:	613b      	str	r3, [r7, #16]
 80018ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ee:	2300      	movs	r3, #0
 80018f0:	60fb      	str	r3, [r7, #12]
 80018f2:	4b0f      	ldr	r3, [pc, #60]	; (8001930 <HAL_ADC_MspInit+0x80>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	4a0e      	ldr	r2, [pc, #56]	; (8001930 <HAL_ADC_MspInit+0x80>)
 80018f8:	f043 0301 	orr.w	r3, r3, #1
 80018fc:	6313      	str	r3, [r2, #48]	; 0x30
 80018fe:	4b0c      	ldr	r3, [pc, #48]	; (8001930 <HAL_ADC_MspInit+0x80>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	f003 0301 	and.w	r3, r3, #1
 8001906:	60fb      	str	r3, [r7, #12]
 8001908:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800190a:	23f8      	movs	r3, #248	; 0xf8
 800190c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800190e:	2303      	movs	r3, #3
 8001910:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001912:	2300      	movs	r3, #0
 8001914:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001916:	f107 0314 	add.w	r3, r7, #20
 800191a:	4619      	mov	r1, r3
 800191c:	4805      	ldr	r0, [pc, #20]	; (8001934 <HAL_ADC_MspInit+0x84>)
 800191e:	f000 fee7 	bl	80026f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001922:	bf00      	nop
 8001924:	3728      	adds	r7, #40	; 0x28
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	40012000 	.word	0x40012000
 8001930:	40023800 	.word	0x40023800
 8001934:	40020000 	.word	0x40020000

08001938 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b08a      	sub	sp, #40	; 0x28
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001940:	f107 0314 	add.w	r3, r7, #20
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
 8001948:	605a      	str	r2, [r3, #4]
 800194a:	609a      	str	r2, [r3, #8]
 800194c:	60da      	str	r2, [r3, #12]
 800194e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001958:	d13a      	bne.n	80019d0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	613b      	str	r3, [r7, #16]
 800195e:	4b1e      	ldr	r3, [pc, #120]	; (80019d8 <HAL_PCD_MspInit+0xa0>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001962:	4a1d      	ldr	r2, [pc, #116]	; (80019d8 <HAL_PCD_MspInit+0xa0>)
 8001964:	f043 0301 	orr.w	r3, r3, #1
 8001968:	6313      	str	r3, [r2, #48]	; 0x30
 800196a:	4b1b      	ldr	r3, [pc, #108]	; (80019d8 <HAL_PCD_MspInit+0xa0>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	613b      	str	r3, [r7, #16]
 8001974:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001976:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800197a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197c:	2302      	movs	r3, #2
 800197e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001980:	2300      	movs	r3, #0
 8001982:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001984:	2303      	movs	r3, #3
 8001986:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001988:	230a      	movs	r3, #10
 800198a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800198c:	f107 0314 	add.w	r3, r7, #20
 8001990:	4619      	mov	r1, r3
 8001992:	4812      	ldr	r0, [pc, #72]	; (80019dc <HAL_PCD_MspInit+0xa4>)
 8001994:	f000 feac 	bl	80026f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001998:	4b0f      	ldr	r3, [pc, #60]	; (80019d8 <HAL_PCD_MspInit+0xa0>)
 800199a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800199c:	4a0e      	ldr	r2, [pc, #56]	; (80019d8 <HAL_PCD_MspInit+0xa0>)
 800199e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019a2:	6353      	str	r3, [r2, #52]	; 0x34
 80019a4:	2300      	movs	r3, #0
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	4b0b      	ldr	r3, [pc, #44]	; (80019d8 <HAL_PCD_MspInit+0xa0>)
 80019aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ac:	4a0a      	ldr	r2, [pc, #40]	; (80019d8 <HAL_PCD_MspInit+0xa0>)
 80019ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019b2:	6453      	str	r3, [r2, #68]	; 0x44
 80019b4:	4b08      	ldr	r3, [pc, #32]	; (80019d8 <HAL_PCD_MspInit+0xa0>)
 80019b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019bc:	60fb      	str	r3, [r7, #12]
 80019be:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80019c0:	2200      	movs	r2, #0
 80019c2:	2100      	movs	r1, #0
 80019c4:	2043      	movs	r0, #67	; 0x43
 80019c6:	f000 fe5c 	bl	8002682 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80019ca:	2043      	movs	r0, #67	; 0x43
 80019cc:	f000 fe75 	bl	80026ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80019d0:	bf00      	nop
 80019d2:	3728      	adds	r7, #40	; 0x28
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	40023800 	.word	0x40023800
 80019dc:	40020000 	.word	0x40020000

080019e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1) {
 80019e4:	e7fe      	b.n	80019e4 <NMI_Handler+0x4>

080019e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019e6:	b480      	push	{r7}
 80019e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	__asm("BKPT #0\n");
 80019ea:	be00      	bkpt	0x0000
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ec:	e7fe      	b.n	80019ec <HardFault_Handler+0x6>

080019ee <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019ee:	b480      	push	{r7}
 80019f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f2:	e7fe      	b.n	80019f2 <MemManage_Handler+0x4>

080019f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019f8:	e7fe      	b.n	80019f8 <BusFault_Handler+0x4>

080019fa <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019fa:	b480      	push	{r7}
 80019fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019fe:	e7fe      	b.n	80019fe <UsageFault_Handler+0x4>

08001a00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a20:	bf00      	nop
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
	...

08001a2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a30:	f000 f916 	bl	8001c60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  system_ticks++;
 8001a34:	4b03      	ldr	r3, [pc, #12]	; (8001a44 <SysTick_Handler+0x18>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	3301      	adds	r3, #1
 8001a3a:	4a02      	ldr	r2, [pc, #8]	; (8001a44 <SysTick_Handler+0x18>)
 8001a3c:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	20001340 	.word	0x20001340

08001a48 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
	tud_int_handler(0);
 8001a4c:	2000      	movs	r0, #0
 8001a4e:	f006 fb39 	bl	80080c4 <dcd_int_handler>
	return;
 8001a52:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001a54:	bd80      	pop	{r7, pc}
	...

08001a58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a5c:	4b06      	ldr	r3, [pc, #24]	; (8001a78 <SystemInit+0x20>)
 8001a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a62:	4a05      	ldr	r2, [pc, #20]	; (8001a78 <SystemInit+0x20>)
 8001a64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	e000ed00 	.word	0xe000ed00

08001a7c <tud_descriptor_device_cb>:

        .bNumConfigurations = 0x01};

// Invoked when received GET DEVICE DESCRIPTOR
// Application return pointer to descriptor
uint8_t const *tud_descriptor_device_cb(void) {
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  return (uint8_t const *)&desc_device;
 8001a80:	4b02      	ldr	r3, [pc, #8]	; (8001a8c <tud_descriptor_device_cb+0x10>)
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr
 8001a8c:	0800884c 	.word	0x0800884c

08001a90 <tud_hid_descriptor_report_cb>:
        TUD_HID_REPORT_DESC_KEYBOARD()};

// Invoked when received GET HID REPORT DESCRIPTOR
// Application return pointer to descriptor
// Descriptor contents must exist long enough for transfer to complete
uint8_t const *tud_hid_descriptor_report_cb(uint8_t instance) {
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	4603      	mov	r3, r0
 8001a98:	71fb      	strb	r3, [r7, #7]
  return desc_hid_keyboard_report;
 8001a9a:	4b03      	ldr	r3, [pc, #12]	; (8001aa8 <tud_hid_descriptor_report_cb+0x18>)
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	08008860 	.word	0x08008860

08001aac <tud_descriptor_configuration_cb>:
        TUD_HID_DESCRIPTOR(ITF_NUM_KEYBOARD, 0, HID_ITF_PROTOCOL_KEYBOARD, sizeof(desc_hid_keyboard_report), EPNUM_KEYBOARD, CFG_TUD_HID_EP_BUFSIZE, 10)};

// Invoked when received GET CONFIGURATION DESCRIPTOR
// Application return pointer to descriptor
// Descriptor contents must exist long enough for transfer to complete
uint8_t const *tud_descriptor_configuration_cb(uint8_t index) {
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	71fb      	strb	r3, [r7, #7]
  (void)index; // for multiple configurations
  return desc_configuration;
 8001ab6:	4b03      	ldr	r3, [pc, #12]	; (8001ac4 <tud_descriptor_configuration_cb+0x18>)
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr
 8001ac4:	080088a4 	.word	0x080088a4

08001ac8 <tud_descriptor_string_cb>:

static uint16_t _desc_str[32 + 1];

// Invoked when received GET STRING DESCRIPTOR request
// Application return pointer to descriptor, whose contents must exist long enough for transfer to complete
uint16_t const *tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	4603      	mov	r3, r0
 8001ad0:	460a      	mov	r2, r1
 8001ad2:	71fb      	strb	r3, [r7, #7]
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	80bb      	strh	r3, [r7, #4]
  (void)langid;
  size_t chr_count;

  if (index == 0) {
 8001ad8:	79fb      	ldrb	r3, [r7, #7]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d108      	bne.n	8001af0 <tud_descriptor_string_cb+0x28>
    memcpy(&_desc_str[1], string_desc_arr[0], 2);
 8001ade:	4b20      	ldr	r3, [pc, #128]	; (8001b60 <tud_descriptor_string_cb+0x98>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	881b      	ldrh	r3, [r3, #0]
 8001ae4:	b29a      	uxth	r2, r3
 8001ae6:	4b1f      	ldr	r3, [pc, #124]	; (8001b64 <tud_descriptor_string_cb+0x9c>)
 8001ae8:	805a      	strh	r2, [r3, #2]
    chr_count = 1;
 8001aea:	2301      	movs	r3, #1
 8001aec:	617b      	str	r3, [r7, #20]
 8001aee:	e026      	b.n	8001b3e <tud_descriptor_string_cb+0x76>
  } else {
    // Note: the 0xEE index string is a Microsoft OS 1.0 Descriptors.
    // https://docs.microsoft.com/en-us/windows-hardware/drivers/usbcon/microsoft-defined-usb-descriptors

    if (!(index < sizeof(string_desc_arr) / sizeof(string_desc_arr[0])))
 8001af0:	79fb      	ldrb	r3, [r7, #7]
 8001af2:	2b03      	cmp	r3, #3
 8001af4:	d901      	bls.n	8001afa <tud_descriptor_string_cb+0x32>
      return NULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	e02d      	b.n	8001b56 <tud_descriptor_string_cb+0x8e>

    const char *str = string_desc_arr[index];
 8001afa:	79fb      	ldrb	r3, [r7, #7]
 8001afc:	4a18      	ldr	r2, [pc, #96]	; (8001b60 <tud_descriptor_string_cb+0x98>)
 8001afe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b02:	60fb      	str	r3, [r7, #12]

    // Cap at max char
    chr_count = strlen(str);
 8001b04:	68f8      	ldr	r0, [r7, #12]
 8001b06:	f7fe fb67 	bl	80001d8 <strlen>
 8001b0a:	6178      	str	r0, [r7, #20]
    if (chr_count > 31)
 8001b0c:	697b      	ldr	r3, [r7, #20]
 8001b0e:	2b1f      	cmp	r3, #31
 8001b10:	d901      	bls.n	8001b16 <tud_descriptor_string_cb+0x4e>
      chr_count = 31;
 8001b12:	231f      	movs	r3, #31
 8001b14:	617b      	str	r3, [r7, #20]

    // Convert ASCII string into UTF-16
    for (uint8_t i = 0; i < chr_count; i++) {
 8001b16:	2300      	movs	r3, #0
 8001b18:	74fb      	strb	r3, [r7, #19]
 8001b1a:	e00c      	b.n	8001b36 <tud_descriptor_string_cb+0x6e>
      _desc_str[1 + i] = str[i];
 8001b1c:	7cfb      	ldrb	r3, [r7, #19]
 8001b1e:	68fa      	ldr	r2, [r7, #12]
 8001b20:	4413      	add	r3, r2
 8001b22:	781a      	ldrb	r2, [r3, #0]
 8001b24:	7cfb      	ldrb	r3, [r7, #19]
 8001b26:	3301      	adds	r3, #1
 8001b28:	b291      	uxth	r1, r2
 8001b2a:	4a0e      	ldr	r2, [pc, #56]	; (8001b64 <tud_descriptor_string_cb+0x9c>)
 8001b2c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (uint8_t i = 0; i < chr_count; i++) {
 8001b30:	7cfb      	ldrb	r3, [r7, #19]
 8001b32:	3301      	adds	r3, #1
 8001b34:	74fb      	strb	r3, [r7, #19]
 8001b36:	7cfb      	ldrb	r3, [r7, #19]
 8001b38:	697a      	ldr	r2, [r7, #20]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d8ee      	bhi.n	8001b1c <tud_descriptor_string_cb+0x54>
  //   }
  //   break;
  // }

  // first byte is length (including header), second byte is string type
  _desc_str[0] = (uint16_t)((TUSB_DESC_STRING << 8) | (2 * chr_count + 2));
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	b29b      	uxth	r3, r3
 8001b42:	3301      	adds	r3, #1
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	005b      	lsls	r3, r3, #1
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001b4e:	b29a      	uxth	r2, r3
 8001b50:	4b04      	ldr	r3, [pc, #16]	; (8001b64 <tud_descriptor_string_cb+0x9c>)
 8001b52:	801a      	strh	r2, [r3, #0]

  return _desc_str;
 8001b54:	4b03      	ldr	r3, [pc, #12]	; (8001b64 <tud_descriptor_string_cb+0x9c>)
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3718      	adds	r7, #24
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	20000004 	.word	0x20000004
 8001b64:	20001344 	.word	0x20001344

08001b68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001b68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ba0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b6c:	f7ff ff74 	bl	8001a58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b70:	480c      	ldr	r0, [pc, #48]	; (8001ba4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b72:	490d      	ldr	r1, [pc, #52]	; (8001ba8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b74:	4a0d      	ldr	r2, [pc, #52]	; (8001bac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b78:	e002      	b.n	8001b80 <LoopCopyDataInit>

08001b7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b7e:	3304      	adds	r3, #4

08001b80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b84:	d3f9      	bcc.n	8001b7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b86:	4a0a      	ldr	r2, [pc, #40]	; (8001bb0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b88:	4c0a      	ldr	r4, [pc, #40]	; (8001bb4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b8c:	e001      	b.n	8001b92 <LoopFillZerobss>

08001b8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b90:	3204      	adds	r2, #4

08001b92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b94:	d3fb      	bcc.n	8001b8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b96:	f006 fd15 	bl	80085c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b9a:	f7fe ffc5 	bl	8000b28 <main>
  bx  lr    
 8001b9e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ba0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ba4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ba8:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8001bac:	08008904 	.word	0x08008904
  ldr r2, =_sbss
 8001bb0:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8001bb4:	20001584 	.word	0x20001584

08001bb8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bb8:	e7fe      	b.n	8001bb8 <ADC_IRQHandler>
	...

08001bbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bc0:	4b0e      	ldr	r3, [pc, #56]	; (8001bfc <HAL_Init+0x40>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a0d      	ldr	r2, [pc, #52]	; (8001bfc <HAL_Init+0x40>)
 8001bc6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bcc:	4b0b      	ldr	r3, [pc, #44]	; (8001bfc <HAL_Init+0x40>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a0a      	ldr	r2, [pc, #40]	; (8001bfc <HAL_Init+0x40>)
 8001bd2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001bd6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bd8:	4b08      	ldr	r3, [pc, #32]	; (8001bfc <HAL_Init+0x40>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a07      	ldr	r2, [pc, #28]	; (8001bfc <HAL_Init+0x40>)
 8001bde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001be2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001be4:	2003      	movs	r0, #3
 8001be6:	f000 fd41 	bl	800266c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bea:	200f      	movs	r0, #15
 8001bec:	f000 f808 	bl	8001c00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bf0:	f7ff fe36 	bl	8001860 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bf4:	2300      	movs	r3, #0
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40023c00 	.word	0x40023c00

08001c00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c08:	4b12      	ldr	r3, [pc, #72]	; (8001c54 <HAL_InitTick+0x54>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	4b12      	ldr	r3, [pc, #72]	; (8001c58 <HAL_InitTick+0x58>)
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	4619      	mov	r1, r3
 8001c12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c16:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f000 fd59 	bl	80026d6 <HAL_SYSTICK_Config>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e00e      	b.n	8001c4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2b0f      	cmp	r3, #15
 8001c32:	d80a      	bhi.n	8001c4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c34:	2200      	movs	r2, #0
 8001c36:	6879      	ldr	r1, [r7, #4]
 8001c38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c3c:	f000 fd21 	bl	8002682 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c40:	4a06      	ldr	r2, [pc, #24]	; (8001c5c <HAL_InitTick+0x5c>)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c46:	2300      	movs	r3, #0
 8001c48:	e000      	b.n	8001c4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3708      	adds	r7, #8
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	20000000 	.word	0x20000000
 8001c58:	20000018 	.word	0x20000018
 8001c5c:	20000014 	.word	0x20000014

08001c60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c64:	4b06      	ldr	r3, [pc, #24]	; (8001c80 <HAL_IncTick+0x20>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	461a      	mov	r2, r3
 8001c6a:	4b06      	ldr	r3, [pc, #24]	; (8001c84 <HAL_IncTick+0x24>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4413      	add	r3, r2
 8001c70:	4a04      	ldr	r2, [pc, #16]	; (8001c84 <HAL_IncTick+0x24>)
 8001c72:	6013      	str	r3, [r2, #0]
}
 8001c74:	bf00      	nop
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	20000018 	.word	0x20000018
 8001c84:	20001388 	.word	0x20001388

08001c88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c8c:	4b03      	ldr	r3, [pc, #12]	; (8001c9c <HAL_GetTick+0x14>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	20001388 	.word	0x20001388

08001ca0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ca8:	f7ff ffee 	bl	8001c88 <HAL_GetTick>
 8001cac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001cb8:	d005      	beq.n	8001cc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cba:	4b0a      	ldr	r3, [pc, #40]	; (8001ce4 <HAL_Delay+0x44>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cc6:	bf00      	nop
 8001cc8:	f7ff ffde 	bl	8001c88 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d8f7      	bhi.n	8001cc8 <HAL_Delay+0x28>
  {
  }
}
 8001cd8:	bf00      	nop
 8001cda:	bf00      	nop
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20000018 	.word	0x20000018

08001ce8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d101      	bne.n	8001cfe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e033      	b.n	8001d66 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d109      	bne.n	8001d1a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f7ff fdd2 	bl	80018b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2200      	movs	r2, #0
 8001d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1e:	f003 0310 	and.w	r3, r3, #16
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d118      	bne.n	8001d58 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d2e:	f023 0302 	bic.w	r3, r3, #2
 8001d32:	f043 0202 	orr.w	r2, r3, #2
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f000 faca 	bl	80022d4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4a:	f023 0303 	bic.w	r3, r3, #3
 8001d4e:	f043 0201 	orr.w	r2, r3, #1
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	641a      	str	r2, [r3, #64]	; 0x40
 8001d56:	e001      	b.n	8001d5c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
	...

08001d70 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d82:	2b01      	cmp	r3, #1
 8001d84:	d101      	bne.n	8001d8a <HAL_ADC_Start+0x1a>
 8001d86:	2302      	movs	r3, #2
 8001d88:	e097      	b.n	8001eba <HAL_ADC_Start+0x14a>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	f003 0301 	and.w	r3, r3, #1
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d018      	beq.n	8001dd2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	689a      	ldr	r2, [r3, #8]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f042 0201 	orr.w	r2, r2, #1
 8001dae:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001db0:	4b45      	ldr	r3, [pc, #276]	; (8001ec8 <HAL_ADC_Start+0x158>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a45      	ldr	r2, [pc, #276]	; (8001ecc <HAL_ADC_Start+0x15c>)
 8001db6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dba:	0c9a      	lsrs	r2, r3, #18
 8001dbc:	4613      	mov	r3, r2
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	4413      	add	r3, r2
 8001dc2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001dc4:	e002      	b.n	8001dcc <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	3b01      	subs	r3, #1
 8001dca:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d1f9      	bne.n	8001dc6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f003 0301 	and.w	r3, r3, #1
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d15f      	bne.n	8001ea0 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001de8:	f023 0301 	bic.w	r3, r3, #1
 8001dec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d007      	beq.n	8001e12 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e06:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e0a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e1e:	d106      	bne.n	8001e2e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e24:	f023 0206 	bic.w	r2, r3, #6
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	645a      	str	r2, [r3, #68]	; 0x44
 8001e2c:	e002      	b.n	8001e34 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2200      	movs	r2, #0
 8001e32:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2200      	movs	r2, #0
 8001e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e3c:	4b24      	ldr	r3, [pc, #144]	; (8001ed0 <HAL_ADC_Start+0x160>)
 8001e3e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001e48:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f003 031f 	and.w	r3, r3, #31
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d10f      	bne.n	8001e76 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d129      	bne.n	8001eb8 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	689a      	ldr	r2, [r3, #8]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e72:	609a      	str	r2, [r3, #8]
 8001e74:	e020      	b.n	8001eb8 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a16      	ldr	r2, [pc, #88]	; (8001ed4 <HAL_ADC_Start+0x164>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d11b      	bne.n	8001eb8 <HAL_ADC_Start+0x148>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d114      	bne.n	8001eb8 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	689a      	ldr	r2, [r3, #8]
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001e9c:	609a      	str	r2, [r3, #8]
 8001e9e:	e00b      	b.n	8001eb8 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea4:	f043 0210 	orr.w	r2, r3, #16
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eb0:	f043 0201 	orr.w	r2, r3, #1
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3714      	adds	r7, #20
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	20000000 	.word	0x20000000
 8001ecc:	431bde83 	.word	0x431bde83
 8001ed0:	40012300 	.word	0x40012300
 8001ed4:	40012000 	.word	0x40012000

08001ed8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d101      	bne.n	8001eee <HAL_ADC_Stop+0x16>
 8001eea:	2302      	movs	r3, #2
 8001eec:	e021      	b.n	8001f32 <HAL_ADC_Stop+0x5a>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	689a      	ldr	r2, [r3, #8]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f022 0201 	bic.w	r2, r2, #1
 8001f04:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	f003 0301 	and.w	r3, r3, #1
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d109      	bne.n	8001f28 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f18:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f1c:	f023 0301 	bic.w	r3, r3, #1
 8001f20:	f043 0201 	orr.w	r2, r3, #1
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	370c      	adds	r7, #12
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr

08001f3e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b084      	sub	sp, #16
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	6078      	str	r0, [r7, #4]
 8001f46:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f5a:	d113      	bne.n	8001f84 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001f66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f6a:	d10b      	bne.n	8001f84 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f70:	f043 0220 	orr.w	r2, r3, #32
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e063      	b.n	800204c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f84:	f7ff fe80 	bl	8001c88 <HAL_GetTick>
 8001f88:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f8a:	e021      	b.n	8001fd0 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f92:	d01d      	beq.n	8001fd0 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d007      	beq.n	8001faa <HAL_ADC_PollForConversion+0x6c>
 8001f9a:	f7ff fe75 	bl	8001c88 <HAL_GetTick>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	683a      	ldr	r2, [r7, #0]
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d212      	bcs.n	8001fd0 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d00b      	beq.n	8001fd0 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbc:	f043 0204 	orr.w	r2, r3, #4
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e03d      	b.n	800204c <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d1d6      	bne.n	8001f8c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f06f 0212 	mvn.w	r2, #18
 8001fe6:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fec:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d123      	bne.n	800204a <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002006:	2b00      	cmp	r3, #0
 8002008:	d11f      	bne.n	800204a <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002010:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002014:	2b00      	cmp	r3, #0
 8002016:	d006      	beq.n	8002026 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002022:	2b00      	cmp	r3, #0
 8002024:	d111      	bne.n	800204a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800203a:	2b00      	cmp	r3, #0
 800203c:	d105      	bne.n	800204a <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002042:	f043 0201 	orr.w	r2, r3, #1
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800204a:	2300      	movs	r3, #0
}
 800204c:	4618      	mov	r0, r3
 800204e:	3710      	adds	r7, #16
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002062:	4618      	mov	r0, r3
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
	...

08002070 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002070:	b480      	push	{r7}
 8002072:	b085      	sub	sp, #20
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800207a:	2300      	movs	r3, #0
 800207c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002084:	2b01      	cmp	r3, #1
 8002086:	d101      	bne.n	800208c <HAL_ADC_ConfigChannel+0x1c>
 8002088:	2302      	movs	r3, #2
 800208a:	e113      	b.n	80022b4 <HAL_ADC_ConfigChannel+0x244>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2201      	movs	r2, #1
 8002090:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2b09      	cmp	r3, #9
 800209a:	d925      	bls.n	80020e8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	68d9      	ldr	r1, [r3, #12]
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	461a      	mov	r2, r3
 80020aa:	4613      	mov	r3, r2
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	4413      	add	r3, r2
 80020b0:	3b1e      	subs	r3, #30
 80020b2:	2207      	movs	r2, #7
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	43da      	mvns	r2, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	400a      	ands	r2, r1
 80020c0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	68d9      	ldr	r1, [r3, #12]
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	689a      	ldr	r2, [r3, #8]
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	4618      	mov	r0, r3
 80020d4:	4603      	mov	r3, r0
 80020d6:	005b      	lsls	r3, r3, #1
 80020d8:	4403      	add	r3, r0
 80020da:	3b1e      	subs	r3, #30
 80020dc:	409a      	lsls	r2, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	430a      	orrs	r2, r1
 80020e4:	60da      	str	r2, [r3, #12]
 80020e6:	e022      	b.n	800212e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6919      	ldr	r1, [r3, #16]
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	b29b      	uxth	r3, r3
 80020f4:	461a      	mov	r2, r3
 80020f6:	4613      	mov	r3, r2
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	4413      	add	r3, r2
 80020fc:	2207      	movs	r2, #7
 80020fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002102:	43da      	mvns	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	400a      	ands	r2, r1
 800210a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	6919      	ldr	r1, [r3, #16]
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	689a      	ldr	r2, [r3, #8]
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	b29b      	uxth	r3, r3
 800211c:	4618      	mov	r0, r3
 800211e:	4603      	mov	r3, r0
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	4403      	add	r3, r0
 8002124:	409a      	lsls	r2, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	430a      	orrs	r2, r1
 800212c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	2b06      	cmp	r3, #6
 8002134:	d824      	bhi.n	8002180 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685a      	ldr	r2, [r3, #4]
 8002140:	4613      	mov	r3, r2
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	4413      	add	r3, r2
 8002146:	3b05      	subs	r3, #5
 8002148:	221f      	movs	r2, #31
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	43da      	mvns	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	400a      	ands	r2, r1
 8002156:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	b29b      	uxth	r3, r3
 8002164:	4618      	mov	r0, r3
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685a      	ldr	r2, [r3, #4]
 800216a:	4613      	mov	r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	4413      	add	r3, r2
 8002170:	3b05      	subs	r3, #5
 8002172:	fa00 f203 	lsl.w	r2, r0, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	430a      	orrs	r2, r1
 800217c:	635a      	str	r2, [r3, #52]	; 0x34
 800217e:	e04c      	b.n	800221a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	2b0c      	cmp	r3, #12
 8002186:	d824      	bhi.n	80021d2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	685a      	ldr	r2, [r3, #4]
 8002192:	4613      	mov	r3, r2
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	4413      	add	r3, r2
 8002198:	3b23      	subs	r3, #35	; 0x23
 800219a:	221f      	movs	r2, #31
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	43da      	mvns	r2, r3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	400a      	ands	r2, r1
 80021a8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	4618      	mov	r0, r3
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685a      	ldr	r2, [r3, #4]
 80021bc:	4613      	mov	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	4413      	add	r3, r2
 80021c2:	3b23      	subs	r3, #35	; 0x23
 80021c4:	fa00 f203 	lsl.w	r2, r0, r3
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	430a      	orrs	r2, r1
 80021ce:	631a      	str	r2, [r3, #48]	; 0x30
 80021d0:	e023      	b.n	800221a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685a      	ldr	r2, [r3, #4]
 80021dc:	4613      	mov	r3, r2
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	4413      	add	r3, r2
 80021e2:	3b41      	subs	r3, #65	; 0x41
 80021e4:	221f      	movs	r2, #31
 80021e6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ea:	43da      	mvns	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	400a      	ands	r2, r1
 80021f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	b29b      	uxth	r3, r3
 8002200:	4618      	mov	r0, r3
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	685a      	ldr	r2, [r3, #4]
 8002206:	4613      	mov	r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	4413      	add	r3, r2
 800220c:	3b41      	subs	r3, #65	; 0x41
 800220e:	fa00 f203 	lsl.w	r2, r0, r3
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	430a      	orrs	r2, r1
 8002218:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800221a:	4b29      	ldr	r3, [pc, #164]	; (80022c0 <HAL_ADC_ConfigChannel+0x250>)
 800221c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a28      	ldr	r2, [pc, #160]	; (80022c4 <HAL_ADC_ConfigChannel+0x254>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d10f      	bne.n	8002248 <HAL_ADC_ConfigChannel+0x1d8>
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2b12      	cmp	r3, #18
 800222e:	d10b      	bne.n	8002248 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a1d      	ldr	r2, [pc, #116]	; (80022c4 <HAL_ADC_ConfigChannel+0x254>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d12b      	bne.n	80022aa <HAL_ADC_ConfigChannel+0x23a>
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a1c      	ldr	r2, [pc, #112]	; (80022c8 <HAL_ADC_ConfigChannel+0x258>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d003      	beq.n	8002264 <HAL_ADC_ConfigChannel+0x1f4>
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2b11      	cmp	r3, #17
 8002262:	d122      	bne.n	80022aa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a11      	ldr	r2, [pc, #68]	; (80022c8 <HAL_ADC_ConfigChannel+0x258>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d111      	bne.n	80022aa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002286:	4b11      	ldr	r3, [pc, #68]	; (80022cc <HAL_ADC_ConfigChannel+0x25c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a11      	ldr	r2, [pc, #68]	; (80022d0 <HAL_ADC_ConfigChannel+0x260>)
 800228c:	fba2 2303 	umull	r2, r3, r2, r3
 8002290:	0c9a      	lsrs	r2, r3, #18
 8002292:	4613      	mov	r3, r2
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	4413      	add	r3, r2
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800229c:	e002      	b.n	80022a4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	3b01      	subs	r3, #1
 80022a2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d1f9      	bne.n	800229e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 80022b2:	2300      	movs	r3, #0
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3714      	adds	r7, #20
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr
 80022c0:	40012300 	.word	0x40012300
 80022c4:	40012000 	.word	0x40012000
 80022c8:	10000012 	.word	0x10000012
 80022cc:	20000000 	.word	0x20000000
 80022d0:	431bde83 	.word	0x431bde83

080022d4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022dc:	4b79      	ldr	r3, [pc, #484]	; (80024c4 <ADC_Init+0x1f0>)
 80022de:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	685a      	ldr	r2, [r3, #4]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	431a      	orrs	r2, r3
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	685a      	ldr	r2, [r3, #4]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002308:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	6859      	ldr	r1, [r3, #4]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	691b      	ldr	r3, [r3, #16]
 8002314:	021a      	lsls	r2, r3, #8
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	430a      	orrs	r2, r1
 800231c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	685a      	ldr	r2, [r3, #4]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800232c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	6859      	ldr	r1, [r3, #4]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	689a      	ldr	r2, [r3, #8]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	430a      	orrs	r2, r1
 800233e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	689a      	ldr	r2, [r3, #8]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800234e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	6899      	ldr	r1, [r3, #8]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	68da      	ldr	r2, [r3, #12]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002366:	4a58      	ldr	r2, [pc, #352]	; (80024c8 <ADC_Init+0x1f4>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d022      	beq.n	80023b2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	689a      	ldr	r2, [r3, #8]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800237a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	6899      	ldr	r1, [r3, #8]
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	430a      	orrs	r2, r1
 800238c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	689a      	ldr	r2, [r3, #8]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800239c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	6899      	ldr	r1, [r3, #8]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	430a      	orrs	r2, r1
 80023ae:	609a      	str	r2, [r3, #8]
 80023b0:	e00f      	b.n	80023d2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	689a      	ldr	r2, [r3, #8]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80023c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80023d0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	689a      	ldr	r2, [r3, #8]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f022 0202 	bic.w	r2, r2, #2
 80023e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	6899      	ldr	r1, [r3, #8]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	7e1b      	ldrb	r3, [r3, #24]
 80023ec:	005a      	lsls	r2, r3, #1
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	430a      	orrs	r2, r1
 80023f4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d01b      	beq.n	8002438 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	685a      	ldr	r2, [r3, #4]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800240e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	685a      	ldr	r2, [r3, #4]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800241e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	6859      	ldr	r1, [r3, #4]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242a:	3b01      	subs	r3, #1
 800242c:	035a      	lsls	r2, r3, #13
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	430a      	orrs	r2, r1
 8002434:	605a      	str	r2, [r3, #4]
 8002436:	e007      	b.n	8002448 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	685a      	ldr	r2, [r3, #4]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002446:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002456:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	69db      	ldr	r3, [r3, #28]
 8002462:	3b01      	subs	r3, #1
 8002464:	051a      	lsls	r2, r3, #20
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	430a      	orrs	r2, r1
 800246c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	689a      	ldr	r2, [r3, #8]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800247c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	6899      	ldr	r1, [r3, #8]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800248a:	025a      	lsls	r2, r3, #9
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	430a      	orrs	r2, r1
 8002492:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	689a      	ldr	r2, [r3, #8]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6899      	ldr	r1, [r3, #8]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	695b      	ldr	r3, [r3, #20]
 80024ae:	029a      	lsls	r2, r3, #10
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	430a      	orrs	r2, r1
 80024b6:	609a      	str	r2, [r3, #8]
}
 80024b8:	bf00      	nop
 80024ba:	3714      	adds	r7, #20
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr
 80024c4:	40012300 	.word	0x40012300
 80024c8:	0f000001 	.word	0x0f000001

080024cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	f003 0307 	and.w	r3, r3, #7
 80024da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024dc:	4b0c      	ldr	r3, [pc, #48]	; (8002510 <__NVIC_SetPriorityGrouping+0x44>)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024e2:	68ba      	ldr	r2, [r7, #8]
 80024e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024e8:	4013      	ands	r3, r2
 80024ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024fe:	4a04      	ldr	r2, [pc, #16]	; (8002510 <__NVIC_SetPriorityGrouping+0x44>)
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	60d3      	str	r3, [r2, #12]
}
 8002504:	bf00      	nop
 8002506:	3714      	adds	r7, #20
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr
 8002510:	e000ed00 	.word	0xe000ed00

08002514 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002518:	4b04      	ldr	r3, [pc, #16]	; (800252c <__NVIC_GetPriorityGrouping+0x18>)
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	0a1b      	lsrs	r3, r3, #8
 800251e:	f003 0307 	and.w	r3, r3, #7
}
 8002522:	4618      	mov	r0, r3
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	e000ed00 	.word	0xe000ed00

08002530 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	4603      	mov	r3, r0
 8002538:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800253a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253e:	2b00      	cmp	r3, #0
 8002540:	db0b      	blt.n	800255a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002542:	79fb      	ldrb	r3, [r7, #7]
 8002544:	f003 021f 	and.w	r2, r3, #31
 8002548:	4907      	ldr	r1, [pc, #28]	; (8002568 <__NVIC_EnableIRQ+0x38>)
 800254a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254e:	095b      	lsrs	r3, r3, #5
 8002550:	2001      	movs	r0, #1
 8002552:	fa00 f202 	lsl.w	r2, r0, r2
 8002556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800255a:	bf00      	nop
 800255c:	370c      	adds	r7, #12
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	e000e100 	.word	0xe000e100

0800256c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	4603      	mov	r3, r0
 8002574:	6039      	str	r1, [r7, #0]
 8002576:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257c:	2b00      	cmp	r3, #0
 800257e:	db0a      	blt.n	8002596 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	b2da      	uxtb	r2, r3
 8002584:	490c      	ldr	r1, [pc, #48]	; (80025b8 <__NVIC_SetPriority+0x4c>)
 8002586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258a:	0112      	lsls	r2, r2, #4
 800258c:	b2d2      	uxtb	r2, r2
 800258e:	440b      	add	r3, r1
 8002590:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002594:	e00a      	b.n	80025ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	b2da      	uxtb	r2, r3
 800259a:	4908      	ldr	r1, [pc, #32]	; (80025bc <__NVIC_SetPriority+0x50>)
 800259c:	79fb      	ldrb	r3, [r7, #7]
 800259e:	f003 030f 	and.w	r3, r3, #15
 80025a2:	3b04      	subs	r3, #4
 80025a4:	0112      	lsls	r2, r2, #4
 80025a6:	b2d2      	uxtb	r2, r2
 80025a8:	440b      	add	r3, r1
 80025aa:	761a      	strb	r2, [r3, #24]
}
 80025ac:	bf00      	nop
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr
 80025b8:	e000e100 	.word	0xe000e100
 80025bc:	e000ed00 	.word	0xe000ed00

080025c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b089      	sub	sp, #36	; 0x24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f003 0307 	and.w	r3, r3, #7
 80025d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025d4:	69fb      	ldr	r3, [r7, #28]
 80025d6:	f1c3 0307 	rsb	r3, r3, #7
 80025da:	2b04      	cmp	r3, #4
 80025dc:	bf28      	it	cs
 80025de:	2304      	movcs	r3, #4
 80025e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	3304      	adds	r3, #4
 80025e6:	2b06      	cmp	r3, #6
 80025e8:	d902      	bls.n	80025f0 <NVIC_EncodePriority+0x30>
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	3b03      	subs	r3, #3
 80025ee:	e000      	b.n	80025f2 <NVIC_EncodePriority+0x32>
 80025f0:	2300      	movs	r3, #0
 80025f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	fa02 f303 	lsl.w	r3, r2, r3
 80025fe:	43da      	mvns	r2, r3
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	401a      	ands	r2, r3
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002608:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	fa01 f303 	lsl.w	r3, r1, r3
 8002612:	43d9      	mvns	r1, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002618:	4313      	orrs	r3, r2
         );
}
 800261a:	4618      	mov	r0, r3
 800261c:	3724      	adds	r7, #36	; 0x24
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
	...

08002628 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	3b01      	subs	r3, #1
 8002634:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002638:	d301      	bcc.n	800263e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800263a:	2301      	movs	r3, #1
 800263c:	e00f      	b.n	800265e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800263e:	4a0a      	ldr	r2, [pc, #40]	; (8002668 <SysTick_Config+0x40>)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	3b01      	subs	r3, #1
 8002644:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002646:	210f      	movs	r1, #15
 8002648:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800264c:	f7ff ff8e 	bl	800256c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002650:	4b05      	ldr	r3, [pc, #20]	; (8002668 <SysTick_Config+0x40>)
 8002652:	2200      	movs	r2, #0
 8002654:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002656:	4b04      	ldr	r3, [pc, #16]	; (8002668 <SysTick_Config+0x40>)
 8002658:	2207      	movs	r2, #7
 800265a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	e000e010 	.word	0xe000e010

0800266c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f7ff ff29 	bl	80024cc <__NVIC_SetPriorityGrouping>
}
 800267a:	bf00      	nop
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002682:	b580      	push	{r7, lr}
 8002684:	b086      	sub	sp, #24
 8002686:	af00      	add	r7, sp, #0
 8002688:	4603      	mov	r3, r0
 800268a:	60b9      	str	r1, [r7, #8]
 800268c:	607a      	str	r2, [r7, #4]
 800268e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002690:	2300      	movs	r3, #0
 8002692:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002694:	f7ff ff3e 	bl	8002514 <__NVIC_GetPriorityGrouping>
 8002698:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	68b9      	ldr	r1, [r7, #8]
 800269e:	6978      	ldr	r0, [r7, #20]
 80026a0:	f7ff ff8e 	bl	80025c0 <NVIC_EncodePriority>
 80026a4:	4602      	mov	r2, r0
 80026a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026aa:	4611      	mov	r1, r2
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7ff ff5d 	bl	800256c <__NVIC_SetPriority>
}
 80026b2:	bf00      	nop
 80026b4:	3718      	adds	r7, #24
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}

080026ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ba:	b580      	push	{r7, lr}
 80026bc:	b082      	sub	sp, #8
 80026be:	af00      	add	r7, sp, #0
 80026c0:	4603      	mov	r3, r0
 80026c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff ff31 	bl	8002530 <__NVIC_EnableIRQ>
}
 80026ce:	bf00      	nop
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b082      	sub	sp, #8
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f7ff ffa2 	bl	8002628 <SysTick_Config>
 80026e4:	4603      	mov	r3, r0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
	...

080026f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b089      	sub	sp, #36	; 0x24
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026fa:	2300      	movs	r3, #0
 80026fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026fe:	2300      	movs	r3, #0
 8002700:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002702:	2300      	movs	r3, #0
 8002704:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002706:	2300      	movs	r3, #0
 8002708:	61fb      	str	r3, [r7, #28]
 800270a:	e159      	b.n	80029c0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800270c:	2201      	movs	r2, #1
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	697a      	ldr	r2, [r7, #20]
 800271c:	4013      	ands	r3, r2
 800271e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002720:	693a      	ldr	r2, [r7, #16]
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	429a      	cmp	r2, r3
 8002726:	f040 8148 	bne.w	80029ba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f003 0303 	and.w	r3, r3, #3
 8002732:	2b01      	cmp	r3, #1
 8002734:	d005      	beq.n	8002742 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800273e:	2b02      	cmp	r3, #2
 8002740:	d130      	bne.n	80027a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	2203      	movs	r2, #3
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	43db      	mvns	r3, r3
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	4013      	ands	r3, r2
 8002758:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	68da      	ldr	r2, [r3, #12]
 800275e:	69fb      	ldr	r3, [r7, #28]
 8002760:	005b      	lsls	r3, r3, #1
 8002762:	fa02 f303 	lsl.w	r3, r2, r3
 8002766:	69ba      	ldr	r2, [r7, #24]
 8002768:	4313      	orrs	r3, r2
 800276a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	69ba      	ldr	r2, [r7, #24]
 8002770:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002778:	2201      	movs	r2, #1
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	fa02 f303 	lsl.w	r3, r2, r3
 8002780:	43db      	mvns	r3, r3
 8002782:	69ba      	ldr	r2, [r7, #24]
 8002784:	4013      	ands	r3, r2
 8002786:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	091b      	lsrs	r3, r3, #4
 800278e:	f003 0201 	and.w	r2, r3, #1
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	69ba      	ldr	r2, [r7, #24]
 800279a:	4313      	orrs	r3, r2
 800279c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f003 0303 	and.w	r3, r3, #3
 80027ac:	2b03      	cmp	r3, #3
 80027ae:	d017      	beq.n	80027e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	005b      	lsls	r3, r3, #1
 80027ba:	2203      	movs	r2, #3
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	69ba      	ldr	r2, [r7, #24]
 80027c4:	4013      	ands	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	689a      	ldr	r2, [r3, #8]
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	005b      	lsls	r3, r3, #1
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f003 0303 	and.w	r3, r3, #3
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d123      	bne.n	8002834 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027ec:	69fb      	ldr	r3, [r7, #28]
 80027ee:	08da      	lsrs	r2, r3, #3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	3208      	adds	r2, #8
 80027f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	f003 0307 	and.w	r3, r3, #7
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	220f      	movs	r2, #15
 8002804:	fa02 f303 	lsl.w	r3, r2, r3
 8002808:	43db      	mvns	r3, r3
 800280a:	69ba      	ldr	r2, [r7, #24]
 800280c:	4013      	ands	r3, r2
 800280e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	691a      	ldr	r2, [r3, #16]
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	f003 0307 	and.w	r3, r3, #7
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	fa02 f303 	lsl.w	r3, r2, r3
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	4313      	orrs	r3, r2
 8002824:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	08da      	lsrs	r2, r3, #3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	3208      	adds	r2, #8
 800282e:	69b9      	ldr	r1, [r7, #24]
 8002830:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	2203      	movs	r2, #3
 8002840:	fa02 f303 	lsl.w	r3, r2, r3
 8002844:	43db      	mvns	r3, r3
 8002846:	69ba      	ldr	r2, [r7, #24]
 8002848:	4013      	ands	r3, r2
 800284a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	f003 0203 	and.w	r2, r3, #3
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	005b      	lsls	r3, r3, #1
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	4313      	orrs	r3, r2
 8002860:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002870:	2b00      	cmp	r3, #0
 8002872:	f000 80a2 	beq.w	80029ba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002876:	2300      	movs	r3, #0
 8002878:	60fb      	str	r3, [r7, #12]
 800287a:	4b57      	ldr	r3, [pc, #348]	; (80029d8 <HAL_GPIO_Init+0x2e8>)
 800287c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800287e:	4a56      	ldr	r2, [pc, #344]	; (80029d8 <HAL_GPIO_Init+0x2e8>)
 8002880:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002884:	6453      	str	r3, [r2, #68]	; 0x44
 8002886:	4b54      	ldr	r3, [pc, #336]	; (80029d8 <HAL_GPIO_Init+0x2e8>)
 8002888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800288a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002892:	4a52      	ldr	r2, [pc, #328]	; (80029dc <HAL_GPIO_Init+0x2ec>)
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	089b      	lsrs	r3, r3, #2
 8002898:	3302      	adds	r3, #2
 800289a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800289e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	f003 0303 	and.w	r3, r3, #3
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	220f      	movs	r2, #15
 80028aa:	fa02 f303 	lsl.w	r3, r2, r3
 80028ae:	43db      	mvns	r3, r3
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	4013      	ands	r3, r2
 80028b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a49      	ldr	r2, [pc, #292]	; (80029e0 <HAL_GPIO_Init+0x2f0>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d019      	beq.n	80028f2 <HAL_GPIO_Init+0x202>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a48      	ldr	r2, [pc, #288]	; (80029e4 <HAL_GPIO_Init+0x2f4>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d013      	beq.n	80028ee <HAL_GPIO_Init+0x1fe>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a47      	ldr	r2, [pc, #284]	; (80029e8 <HAL_GPIO_Init+0x2f8>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d00d      	beq.n	80028ea <HAL_GPIO_Init+0x1fa>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a46      	ldr	r2, [pc, #280]	; (80029ec <HAL_GPIO_Init+0x2fc>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d007      	beq.n	80028e6 <HAL_GPIO_Init+0x1f6>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a45      	ldr	r2, [pc, #276]	; (80029f0 <HAL_GPIO_Init+0x300>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d101      	bne.n	80028e2 <HAL_GPIO_Init+0x1f2>
 80028de:	2304      	movs	r3, #4
 80028e0:	e008      	b.n	80028f4 <HAL_GPIO_Init+0x204>
 80028e2:	2307      	movs	r3, #7
 80028e4:	e006      	b.n	80028f4 <HAL_GPIO_Init+0x204>
 80028e6:	2303      	movs	r3, #3
 80028e8:	e004      	b.n	80028f4 <HAL_GPIO_Init+0x204>
 80028ea:	2302      	movs	r3, #2
 80028ec:	e002      	b.n	80028f4 <HAL_GPIO_Init+0x204>
 80028ee:	2301      	movs	r3, #1
 80028f0:	e000      	b.n	80028f4 <HAL_GPIO_Init+0x204>
 80028f2:	2300      	movs	r3, #0
 80028f4:	69fa      	ldr	r2, [r7, #28]
 80028f6:	f002 0203 	and.w	r2, r2, #3
 80028fa:	0092      	lsls	r2, r2, #2
 80028fc:	4093      	lsls	r3, r2
 80028fe:	69ba      	ldr	r2, [r7, #24]
 8002900:	4313      	orrs	r3, r2
 8002902:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002904:	4935      	ldr	r1, [pc, #212]	; (80029dc <HAL_GPIO_Init+0x2ec>)
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	089b      	lsrs	r3, r3, #2
 800290a:	3302      	adds	r3, #2
 800290c:	69ba      	ldr	r2, [r7, #24]
 800290e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002912:	4b38      	ldr	r3, [pc, #224]	; (80029f4 <HAL_GPIO_Init+0x304>)
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	43db      	mvns	r3, r3
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	4013      	ands	r3, r2
 8002920:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d003      	beq.n	8002936 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	4313      	orrs	r3, r2
 8002934:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002936:	4a2f      	ldr	r2, [pc, #188]	; (80029f4 <HAL_GPIO_Init+0x304>)
 8002938:	69bb      	ldr	r3, [r7, #24]
 800293a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800293c:	4b2d      	ldr	r3, [pc, #180]	; (80029f4 <HAL_GPIO_Init+0x304>)
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	43db      	mvns	r3, r3
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	4013      	ands	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d003      	beq.n	8002960 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	4313      	orrs	r3, r2
 800295e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002960:	4a24      	ldr	r2, [pc, #144]	; (80029f4 <HAL_GPIO_Init+0x304>)
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002966:	4b23      	ldr	r3, [pc, #140]	; (80029f4 <HAL_GPIO_Init+0x304>)
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	43db      	mvns	r3, r3
 8002970:	69ba      	ldr	r2, [r7, #24]
 8002972:	4013      	ands	r3, r2
 8002974:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d003      	beq.n	800298a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002982:	69ba      	ldr	r2, [r7, #24]
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	4313      	orrs	r3, r2
 8002988:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800298a:	4a1a      	ldr	r2, [pc, #104]	; (80029f4 <HAL_GPIO_Init+0x304>)
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002990:	4b18      	ldr	r3, [pc, #96]	; (80029f4 <HAL_GPIO_Init+0x304>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	43db      	mvns	r3, r3
 800299a:	69ba      	ldr	r2, [r7, #24]
 800299c:	4013      	ands	r3, r2
 800299e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d003      	beq.n	80029b4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029b4:	4a0f      	ldr	r2, [pc, #60]	; (80029f4 <HAL_GPIO_Init+0x304>)
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	3301      	adds	r3, #1
 80029be:	61fb      	str	r3, [r7, #28]
 80029c0:	69fb      	ldr	r3, [r7, #28]
 80029c2:	2b0f      	cmp	r3, #15
 80029c4:	f67f aea2 	bls.w	800270c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029c8:	bf00      	nop
 80029ca:	bf00      	nop
 80029cc:	3724      	adds	r7, #36	; 0x24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	40023800 	.word	0x40023800
 80029dc:	40013800 	.word	0x40013800
 80029e0:	40020000 	.word	0x40020000
 80029e4:	40020400 	.word	0x40020400
 80029e8:	40020800 	.word	0x40020800
 80029ec:	40020c00 	.word	0x40020c00
 80029f0:	40021000 	.word	0x40021000
 80029f4:	40013c00 	.word	0x40013c00

080029f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	460b      	mov	r3, r1
 8002a02:	807b      	strh	r3, [r7, #2]
 8002a04:	4613      	mov	r3, r2
 8002a06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a08:	787b      	ldrb	r3, [r7, #1]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d003      	beq.n	8002a16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a0e:	887a      	ldrh	r2, [r7, #2]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a14:	e003      	b.n	8002a1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a16:	887b      	ldrh	r3, [r7, #2]
 8002a18:	041a      	lsls	r2, r3, #16
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	619a      	str	r2, [r3, #24]
}
 8002a1e:	bf00      	nop
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr

08002a2a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b086      	sub	sp, #24
 8002a2e:	af02      	add	r7, sp, #8
 8002a30:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d101      	bne.n	8002a3c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e101      	b.n	8002c40 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d106      	bne.n	8002a5c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2200      	movs	r2, #0
 8002a52:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f7fe ff6e 	bl	8001938 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2203      	movs	r2, #3
 8002a60:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a6a:	d102      	bne.n	8002a72 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4618      	mov	r0, r3
 8002a78:	f000 fd6e 	bl	8003558 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6818      	ldr	r0, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	7c1a      	ldrb	r2, [r3, #16]
 8002a84:	f88d 2000 	strb.w	r2, [sp]
 8002a88:	3304      	adds	r3, #4
 8002a8a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a8c:	f000 fd00 	bl	8003490 <USB_CoreInit>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d005      	beq.n	8002aa2 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2202      	movs	r2, #2
 8002a9a:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e0ce      	b.n	8002c40 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f000 fd66 	bl	800357a <USB_SetCurrentMode>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d005      	beq.n	8002ac0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2202      	movs	r2, #2
 8002ab8:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e0bf      	b.n	8002c40 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	73fb      	strb	r3, [r7, #15]
 8002ac4:	e04a      	b.n	8002b5c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002ac6:	7bfa      	ldrb	r2, [r7, #15]
 8002ac8:	6879      	ldr	r1, [r7, #4]
 8002aca:	4613      	mov	r3, r2
 8002acc:	00db      	lsls	r3, r3, #3
 8002ace:	4413      	add	r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	440b      	add	r3, r1
 8002ad4:	3315      	adds	r3, #21
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002ada:	7bfa      	ldrb	r2, [r7, #15]
 8002adc:	6879      	ldr	r1, [r7, #4]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	00db      	lsls	r3, r3, #3
 8002ae2:	4413      	add	r3, r2
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	440b      	add	r3, r1
 8002ae8:	3314      	adds	r3, #20
 8002aea:	7bfa      	ldrb	r2, [r7, #15]
 8002aec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002aee:	7bfa      	ldrb	r2, [r7, #15]
 8002af0:	7bfb      	ldrb	r3, [r7, #15]
 8002af2:	b298      	uxth	r0, r3
 8002af4:	6879      	ldr	r1, [r7, #4]
 8002af6:	4613      	mov	r3, r2
 8002af8:	00db      	lsls	r3, r3, #3
 8002afa:	4413      	add	r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	440b      	add	r3, r1
 8002b00:	332e      	adds	r3, #46	; 0x2e
 8002b02:	4602      	mov	r2, r0
 8002b04:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002b06:	7bfa      	ldrb	r2, [r7, #15]
 8002b08:	6879      	ldr	r1, [r7, #4]
 8002b0a:	4613      	mov	r3, r2
 8002b0c:	00db      	lsls	r3, r3, #3
 8002b0e:	4413      	add	r3, r2
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	440b      	add	r3, r1
 8002b14:	3318      	adds	r3, #24
 8002b16:	2200      	movs	r2, #0
 8002b18:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002b1a:	7bfa      	ldrb	r2, [r7, #15]
 8002b1c:	6879      	ldr	r1, [r7, #4]
 8002b1e:	4613      	mov	r3, r2
 8002b20:	00db      	lsls	r3, r3, #3
 8002b22:	4413      	add	r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	440b      	add	r3, r1
 8002b28:	331c      	adds	r3, #28
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002b2e:	7bfa      	ldrb	r2, [r7, #15]
 8002b30:	6879      	ldr	r1, [r7, #4]
 8002b32:	4613      	mov	r3, r2
 8002b34:	00db      	lsls	r3, r3, #3
 8002b36:	4413      	add	r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	440b      	add	r3, r1
 8002b3c:	3320      	adds	r3, #32
 8002b3e:	2200      	movs	r2, #0
 8002b40:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002b42:	7bfa      	ldrb	r2, [r7, #15]
 8002b44:	6879      	ldr	r1, [r7, #4]
 8002b46:	4613      	mov	r3, r2
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	4413      	add	r3, r2
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	440b      	add	r3, r1
 8002b50:	3324      	adds	r3, #36	; 0x24
 8002b52:	2200      	movs	r2, #0
 8002b54:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b56:	7bfb      	ldrb	r3, [r7, #15]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	73fb      	strb	r3, [r7, #15]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	791b      	ldrb	r3, [r3, #4]
 8002b60:	7bfa      	ldrb	r2, [r7, #15]
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d3af      	bcc.n	8002ac6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b66:	2300      	movs	r3, #0
 8002b68:	73fb      	strb	r3, [r7, #15]
 8002b6a:	e044      	b.n	8002bf6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002b6c:	7bfa      	ldrb	r2, [r7, #15]
 8002b6e:	6879      	ldr	r1, [r7, #4]
 8002b70:	4613      	mov	r3, r2
 8002b72:	00db      	lsls	r3, r3, #3
 8002b74:	4413      	add	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	440b      	add	r3, r1
 8002b7a:	f203 2355 	addw	r3, r3, #597	; 0x255
 8002b7e:	2200      	movs	r2, #0
 8002b80:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002b82:	7bfa      	ldrb	r2, [r7, #15]
 8002b84:	6879      	ldr	r1, [r7, #4]
 8002b86:	4613      	mov	r3, r2
 8002b88:	00db      	lsls	r3, r3, #3
 8002b8a:	4413      	add	r3, r2
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	440b      	add	r3, r1
 8002b90:	f503 7315 	add.w	r3, r3, #596	; 0x254
 8002b94:	7bfa      	ldrb	r2, [r7, #15]
 8002b96:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002b98:	7bfa      	ldrb	r2, [r7, #15]
 8002b9a:	6879      	ldr	r1, [r7, #4]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	00db      	lsls	r3, r3, #3
 8002ba0:	4413      	add	r3, r2
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	440b      	add	r3, r1
 8002ba6:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002baa:	2200      	movs	r2, #0
 8002bac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002bae:	7bfa      	ldrb	r2, [r7, #15]
 8002bb0:	6879      	ldr	r1, [r7, #4]
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	00db      	lsls	r3, r3, #3
 8002bb6:	4413      	add	r3, r2
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	440b      	add	r3, r1
 8002bbc:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002bc4:	7bfa      	ldrb	r2, [r7, #15]
 8002bc6:	6879      	ldr	r1, [r7, #4]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	00db      	lsls	r3, r3, #3
 8002bcc:	4413      	add	r3, r2
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	440b      	add	r3, r1
 8002bd2:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002bda:	7bfa      	ldrb	r2, [r7, #15]
 8002bdc:	6879      	ldr	r1, [r7, #4]
 8002bde:	4613      	mov	r3, r2
 8002be0:	00db      	lsls	r3, r3, #3
 8002be2:	4413      	add	r3, r2
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	440b      	add	r3, r1
 8002be8:	f503 7319 	add.w	r3, r3, #612	; 0x264
 8002bec:	2200      	movs	r2, #0
 8002bee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bf0:	7bfb      	ldrb	r3, [r7, #15]
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	73fb      	strb	r3, [r7, #15]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	791b      	ldrb	r3, [r3, #4]
 8002bfa:	7bfa      	ldrb	r2, [r7, #15]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d3b5      	bcc.n	8002b6c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6818      	ldr	r0, [r3, #0]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	7c1a      	ldrb	r2, [r3, #16]
 8002c08:	f88d 2000 	strb.w	r2, [sp]
 8002c0c:	3304      	adds	r3, #4
 8002c0e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c10:	f000 fd00 	bl	8003614 <USB_DevInit>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d005      	beq.n	8002c26 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2202      	movs	r2, #2
 8002c1e:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e00c      	b.n	8002c40 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f000 fec8 	bl	80039ce <USB_DevDisconnect>

  return HAL_OK;
 8002c3e:	2300      	movs	r3, #0
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3710      	adds	r7, #16
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b086      	sub	sp, #24
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d101      	bne.n	8002c5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e267      	b.n	800312a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d075      	beq.n	8002d52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c66:	4b88      	ldr	r3, [pc, #544]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	f003 030c 	and.w	r3, r3, #12
 8002c6e:	2b04      	cmp	r3, #4
 8002c70:	d00c      	beq.n	8002c8c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c72:	4b85      	ldr	r3, [pc, #532]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c7a:	2b08      	cmp	r3, #8
 8002c7c:	d112      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c7e:	4b82      	ldr	r3, [pc, #520]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c8a:	d10b      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c8c:	4b7e      	ldr	r3, [pc, #504]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d05b      	beq.n	8002d50 <HAL_RCC_OscConfig+0x108>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d157      	bne.n	8002d50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e242      	b.n	800312a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cac:	d106      	bne.n	8002cbc <HAL_RCC_OscConfig+0x74>
 8002cae:	4b76      	ldr	r3, [pc, #472]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a75      	ldr	r2, [pc, #468]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002cb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cb8:	6013      	str	r3, [r2, #0]
 8002cba:	e01d      	b.n	8002cf8 <HAL_RCC_OscConfig+0xb0>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cc4:	d10c      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x98>
 8002cc6:	4b70      	ldr	r3, [pc, #448]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a6f      	ldr	r2, [pc, #444]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002ccc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cd0:	6013      	str	r3, [r2, #0]
 8002cd2:	4b6d      	ldr	r3, [pc, #436]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a6c      	ldr	r2, [pc, #432]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002cd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cdc:	6013      	str	r3, [r2, #0]
 8002cde:	e00b      	b.n	8002cf8 <HAL_RCC_OscConfig+0xb0>
 8002ce0:	4b69      	ldr	r3, [pc, #420]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a68      	ldr	r2, [pc, #416]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002ce6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cea:	6013      	str	r3, [r2, #0]
 8002cec:	4b66      	ldr	r3, [pc, #408]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a65      	ldr	r2, [pc, #404]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002cf2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cf6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d013      	beq.n	8002d28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d00:	f7fe ffc2 	bl	8001c88 <HAL_GetTick>
 8002d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d06:	e008      	b.n	8002d1a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d08:	f7fe ffbe 	bl	8001c88 <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	2b64      	cmp	r3, #100	; 0x64
 8002d14:	d901      	bls.n	8002d1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e207      	b.n	800312a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d1a:	4b5b      	ldr	r3, [pc, #364]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d0f0      	beq.n	8002d08 <HAL_RCC_OscConfig+0xc0>
 8002d26:	e014      	b.n	8002d52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d28:	f7fe ffae 	bl	8001c88 <HAL_GetTick>
 8002d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d2e:	e008      	b.n	8002d42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d30:	f7fe ffaa 	bl	8001c88 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b64      	cmp	r3, #100	; 0x64
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e1f3      	b.n	800312a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d42:	4b51      	ldr	r3, [pc, #324]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1f0      	bne.n	8002d30 <HAL_RCC_OscConfig+0xe8>
 8002d4e:	e000      	b.n	8002d52 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d063      	beq.n	8002e26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d5e:	4b4a      	ldr	r3, [pc, #296]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	f003 030c 	and.w	r3, r3, #12
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d00b      	beq.n	8002d82 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d6a:	4b47      	ldr	r3, [pc, #284]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d72:	2b08      	cmp	r3, #8
 8002d74:	d11c      	bne.n	8002db0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d76:	4b44      	ldr	r3, [pc, #272]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d116      	bne.n	8002db0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d82:	4b41      	ldr	r3, [pc, #260]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d005      	beq.n	8002d9a <HAL_RCC_OscConfig+0x152>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d001      	beq.n	8002d9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e1c7      	b.n	800312a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d9a:	4b3b      	ldr	r3, [pc, #236]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	691b      	ldr	r3, [r3, #16]
 8002da6:	00db      	lsls	r3, r3, #3
 8002da8:	4937      	ldr	r1, [pc, #220]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dae:	e03a      	b.n	8002e26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d020      	beq.n	8002dfa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002db8:	4b34      	ldr	r3, [pc, #208]	; (8002e8c <HAL_RCC_OscConfig+0x244>)
 8002dba:	2201      	movs	r2, #1
 8002dbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dbe:	f7fe ff63 	bl	8001c88 <HAL_GetTick>
 8002dc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dc4:	e008      	b.n	8002dd8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dc6:	f7fe ff5f 	bl	8001c88 <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d901      	bls.n	8002dd8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e1a8      	b.n	800312a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dd8:	4b2b      	ldr	r3, [pc, #172]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 0302 	and.w	r3, r3, #2
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d0f0      	beq.n	8002dc6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002de4:	4b28      	ldr	r3, [pc, #160]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	691b      	ldr	r3, [r3, #16]
 8002df0:	00db      	lsls	r3, r3, #3
 8002df2:	4925      	ldr	r1, [pc, #148]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	600b      	str	r3, [r1, #0]
 8002df8:	e015      	b.n	8002e26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dfa:	4b24      	ldr	r3, [pc, #144]	; (8002e8c <HAL_RCC_OscConfig+0x244>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e00:	f7fe ff42 	bl	8001c88 <HAL_GetTick>
 8002e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e06:	e008      	b.n	8002e1a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e08:	f7fe ff3e 	bl	8001c88 <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d901      	bls.n	8002e1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e16:	2303      	movs	r3, #3
 8002e18:	e187      	b.n	800312a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e1a:	4b1b      	ldr	r3, [pc, #108]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0302 	and.w	r3, r3, #2
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d1f0      	bne.n	8002e08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 0308 	and.w	r3, r3, #8
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d036      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	695b      	ldr	r3, [r3, #20]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d016      	beq.n	8002e68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e3a:	4b15      	ldr	r3, [pc, #84]	; (8002e90 <HAL_RCC_OscConfig+0x248>)
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e40:	f7fe ff22 	bl	8001c88 <HAL_GetTick>
 8002e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e46:	e008      	b.n	8002e5a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e48:	f7fe ff1e 	bl	8001c88 <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e167      	b.n	800312a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e5a:	4b0b      	ldr	r3, [pc, #44]	; (8002e88 <HAL_RCC_OscConfig+0x240>)
 8002e5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d0f0      	beq.n	8002e48 <HAL_RCC_OscConfig+0x200>
 8002e66:	e01b      	b.n	8002ea0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e68:	4b09      	ldr	r3, [pc, #36]	; (8002e90 <HAL_RCC_OscConfig+0x248>)
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e6e:	f7fe ff0b 	bl	8001c88 <HAL_GetTick>
 8002e72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e74:	e00e      	b.n	8002e94 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e76:	f7fe ff07 	bl	8001c88 <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	d907      	bls.n	8002e94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002e84:	2303      	movs	r3, #3
 8002e86:	e150      	b.n	800312a <HAL_RCC_OscConfig+0x4e2>
 8002e88:	40023800 	.word	0x40023800
 8002e8c:	42470000 	.word	0x42470000
 8002e90:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e94:	4b88      	ldr	r3, [pc, #544]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002e96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e98:	f003 0302 	and.w	r3, r3, #2
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d1ea      	bne.n	8002e76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0304 	and.w	r3, r3, #4
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 8097 	beq.w	8002fdc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eb2:	4b81      	ldr	r3, [pc, #516]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d10f      	bne.n	8002ede <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	60bb      	str	r3, [r7, #8]
 8002ec2:	4b7d      	ldr	r3, [pc, #500]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec6:	4a7c      	ldr	r2, [pc, #496]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002ec8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ecc:	6413      	str	r3, [r2, #64]	; 0x40
 8002ece:	4b7a      	ldr	r3, [pc, #488]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ed6:	60bb      	str	r3, [r7, #8]
 8002ed8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002eda:	2301      	movs	r3, #1
 8002edc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ede:	4b77      	ldr	r3, [pc, #476]	; (80030bc <HAL_RCC_OscConfig+0x474>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d118      	bne.n	8002f1c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002eea:	4b74      	ldr	r3, [pc, #464]	; (80030bc <HAL_RCC_OscConfig+0x474>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a73      	ldr	r2, [pc, #460]	; (80030bc <HAL_RCC_OscConfig+0x474>)
 8002ef0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ef4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ef6:	f7fe fec7 	bl	8001c88 <HAL_GetTick>
 8002efa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002efc:	e008      	b.n	8002f10 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002efe:	f7fe fec3 	bl	8001c88 <HAL_GetTick>
 8002f02:	4602      	mov	r2, r0
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	1ad3      	subs	r3, r2, r3
 8002f08:	2b02      	cmp	r3, #2
 8002f0a:	d901      	bls.n	8002f10 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f0c:	2303      	movs	r3, #3
 8002f0e:	e10c      	b.n	800312a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f10:	4b6a      	ldr	r3, [pc, #424]	; (80030bc <HAL_RCC_OscConfig+0x474>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d0f0      	beq.n	8002efe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d106      	bne.n	8002f32 <HAL_RCC_OscConfig+0x2ea>
 8002f24:	4b64      	ldr	r3, [pc, #400]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002f26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f28:	4a63      	ldr	r2, [pc, #396]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002f2a:	f043 0301 	orr.w	r3, r3, #1
 8002f2e:	6713      	str	r3, [r2, #112]	; 0x70
 8002f30:	e01c      	b.n	8002f6c <HAL_RCC_OscConfig+0x324>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	2b05      	cmp	r3, #5
 8002f38:	d10c      	bne.n	8002f54 <HAL_RCC_OscConfig+0x30c>
 8002f3a:	4b5f      	ldr	r3, [pc, #380]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f3e:	4a5e      	ldr	r2, [pc, #376]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002f40:	f043 0304 	orr.w	r3, r3, #4
 8002f44:	6713      	str	r3, [r2, #112]	; 0x70
 8002f46:	4b5c      	ldr	r3, [pc, #368]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f4a:	4a5b      	ldr	r2, [pc, #364]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002f4c:	f043 0301 	orr.w	r3, r3, #1
 8002f50:	6713      	str	r3, [r2, #112]	; 0x70
 8002f52:	e00b      	b.n	8002f6c <HAL_RCC_OscConfig+0x324>
 8002f54:	4b58      	ldr	r3, [pc, #352]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f58:	4a57      	ldr	r2, [pc, #348]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002f5a:	f023 0301 	bic.w	r3, r3, #1
 8002f5e:	6713      	str	r3, [r2, #112]	; 0x70
 8002f60:	4b55      	ldr	r3, [pc, #340]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002f62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f64:	4a54      	ldr	r2, [pc, #336]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002f66:	f023 0304 	bic.w	r3, r3, #4
 8002f6a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d015      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f74:	f7fe fe88 	bl	8001c88 <HAL_GetTick>
 8002f78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f7a:	e00a      	b.n	8002f92 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f7c:	f7fe fe84 	bl	8001c88 <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e0cb      	b.n	800312a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f92:	4b49      	ldr	r3, [pc, #292]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002f94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f96:	f003 0302 	and.w	r3, r3, #2
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d0ee      	beq.n	8002f7c <HAL_RCC_OscConfig+0x334>
 8002f9e:	e014      	b.n	8002fca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fa0:	f7fe fe72 	bl	8001c88 <HAL_GetTick>
 8002fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fa6:	e00a      	b.n	8002fbe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fa8:	f7fe fe6e 	bl	8001c88 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e0b5      	b.n	800312a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fbe:	4b3e      	ldr	r3, [pc, #248]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc2:	f003 0302 	and.w	r3, r3, #2
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d1ee      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002fca:	7dfb      	ldrb	r3, [r7, #23]
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d105      	bne.n	8002fdc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fd0:	4b39      	ldr	r3, [pc, #228]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd4:	4a38      	ldr	r2, [pc, #224]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002fd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fda:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f000 80a1 	beq.w	8003128 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002fe6:	4b34      	ldr	r3, [pc, #208]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f003 030c 	and.w	r3, r3, #12
 8002fee:	2b08      	cmp	r3, #8
 8002ff0:	d05c      	beq.n	80030ac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d141      	bne.n	800307e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ffa:	4b31      	ldr	r3, [pc, #196]	; (80030c0 <HAL_RCC_OscConfig+0x478>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003000:	f7fe fe42 	bl	8001c88 <HAL_GetTick>
 8003004:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003006:	e008      	b.n	800301a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003008:	f7fe fe3e 	bl	8001c88 <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	2b02      	cmp	r3, #2
 8003014:	d901      	bls.n	800301a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e087      	b.n	800312a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800301a:	4b27      	ldr	r3, [pc, #156]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d1f0      	bne.n	8003008 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	69da      	ldr	r2, [r3, #28]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6a1b      	ldr	r3, [r3, #32]
 800302e:	431a      	orrs	r2, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003034:	019b      	lsls	r3, r3, #6
 8003036:	431a      	orrs	r2, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800303c:	085b      	lsrs	r3, r3, #1
 800303e:	3b01      	subs	r3, #1
 8003040:	041b      	lsls	r3, r3, #16
 8003042:	431a      	orrs	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003048:	061b      	lsls	r3, r3, #24
 800304a:	491b      	ldr	r1, [pc, #108]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 800304c:	4313      	orrs	r3, r2
 800304e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003050:	4b1b      	ldr	r3, [pc, #108]	; (80030c0 <HAL_RCC_OscConfig+0x478>)
 8003052:	2201      	movs	r2, #1
 8003054:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003056:	f7fe fe17 	bl	8001c88 <HAL_GetTick>
 800305a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800305c:	e008      	b.n	8003070 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800305e:	f7fe fe13 	bl	8001c88 <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	2b02      	cmp	r3, #2
 800306a:	d901      	bls.n	8003070 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	e05c      	b.n	800312a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003070:	4b11      	ldr	r3, [pc, #68]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d0f0      	beq.n	800305e <HAL_RCC_OscConfig+0x416>
 800307c:	e054      	b.n	8003128 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800307e:	4b10      	ldr	r3, [pc, #64]	; (80030c0 <HAL_RCC_OscConfig+0x478>)
 8003080:	2200      	movs	r2, #0
 8003082:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003084:	f7fe fe00 	bl	8001c88 <HAL_GetTick>
 8003088:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800308a:	e008      	b.n	800309e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800308c:	f7fe fdfc 	bl	8001c88 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	2b02      	cmp	r3, #2
 8003098:	d901      	bls.n	800309e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e045      	b.n	800312a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800309e:	4b06      	ldr	r3, [pc, #24]	; (80030b8 <HAL_RCC_OscConfig+0x470>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d1f0      	bne.n	800308c <HAL_RCC_OscConfig+0x444>
 80030aa:	e03d      	b.n	8003128 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d107      	bne.n	80030c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e038      	b.n	800312a <HAL_RCC_OscConfig+0x4e2>
 80030b8:	40023800 	.word	0x40023800
 80030bc:	40007000 	.word	0x40007000
 80030c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80030c4:	4b1b      	ldr	r3, [pc, #108]	; (8003134 <HAL_RCC_OscConfig+0x4ec>)
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	699b      	ldr	r3, [r3, #24]
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d028      	beq.n	8003124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030dc:	429a      	cmp	r2, r3
 80030de:	d121      	bne.n	8003124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d11a      	bne.n	8003124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030ee:	68fa      	ldr	r2, [r7, #12]
 80030f0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80030f4:	4013      	ands	r3, r2
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80030fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d111      	bne.n	8003124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800310a:	085b      	lsrs	r3, r3, #1
 800310c:	3b01      	subs	r3, #1
 800310e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003110:	429a      	cmp	r2, r3
 8003112:	d107      	bne.n	8003124 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800311e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003120:	429a      	cmp	r2, r3
 8003122:	d001      	beq.n	8003128 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e000      	b.n	800312a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3718      	adds	r7, #24
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	40023800 	.word	0x40023800

08003138 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d101      	bne.n	800314c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e0cc      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800314c:	4b68      	ldr	r3, [pc, #416]	; (80032f0 <HAL_RCC_ClockConfig+0x1b8>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0307 	and.w	r3, r3, #7
 8003154:	683a      	ldr	r2, [r7, #0]
 8003156:	429a      	cmp	r2, r3
 8003158:	d90c      	bls.n	8003174 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800315a:	4b65      	ldr	r3, [pc, #404]	; (80032f0 <HAL_RCC_ClockConfig+0x1b8>)
 800315c:	683a      	ldr	r2, [r7, #0]
 800315e:	b2d2      	uxtb	r2, r2
 8003160:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003162:	4b63      	ldr	r3, [pc, #396]	; (80032f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0307 	and.w	r3, r3, #7
 800316a:	683a      	ldr	r2, [r7, #0]
 800316c:	429a      	cmp	r2, r3
 800316e:	d001      	beq.n	8003174 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e0b8      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f003 0302 	and.w	r3, r3, #2
 800317c:	2b00      	cmp	r3, #0
 800317e:	d020      	beq.n	80031c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0304 	and.w	r3, r3, #4
 8003188:	2b00      	cmp	r3, #0
 800318a:	d005      	beq.n	8003198 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800318c:	4b59      	ldr	r3, [pc, #356]	; (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	4a58      	ldr	r2, [pc, #352]	; (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003192:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003196:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0308 	and.w	r3, r3, #8
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d005      	beq.n	80031b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031a4:	4b53      	ldr	r3, [pc, #332]	; (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	4a52      	ldr	r2, [pc, #328]	; (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80031aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031b0:	4b50      	ldr	r3, [pc, #320]	; (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	494d      	ldr	r1, [pc, #308]	; (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80031be:	4313      	orrs	r3, r2
 80031c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d044      	beq.n	8003258 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d107      	bne.n	80031e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031d6:	4b47      	ldr	r3, [pc, #284]	; (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d119      	bne.n	8003216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e07f      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d003      	beq.n	80031f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031f2:	2b03      	cmp	r3, #3
 80031f4:	d107      	bne.n	8003206 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031f6:	4b3f      	ldr	r3, [pc, #252]	; (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d109      	bne.n	8003216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e06f      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003206:	4b3b      	ldr	r3, [pc, #236]	; (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b00      	cmp	r3, #0
 8003210:	d101      	bne.n	8003216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e067      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003216:	4b37      	ldr	r3, [pc, #220]	; (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f023 0203 	bic.w	r2, r3, #3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	4934      	ldr	r1, [pc, #208]	; (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003224:	4313      	orrs	r3, r2
 8003226:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003228:	f7fe fd2e 	bl	8001c88 <HAL_GetTick>
 800322c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800322e:	e00a      	b.n	8003246 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003230:	f7fe fd2a 	bl	8001c88 <HAL_GetTick>
 8003234:	4602      	mov	r2, r0
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	f241 3288 	movw	r2, #5000	; 0x1388
 800323e:	4293      	cmp	r3, r2
 8003240:	d901      	bls.n	8003246 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e04f      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003246:	4b2b      	ldr	r3, [pc, #172]	; (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f003 020c 	and.w	r2, r3, #12
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	429a      	cmp	r2, r3
 8003256:	d1eb      	bne.n	8003230 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003258:	4b25      	ldr	r3, [pc, #148]	; (80032f0 <HAL_RCC_ClockConfig+0x1b8>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0307 	and.w	r3, r3, #7
 8003260:	683a      	ldr	r2, [r7, #0]
 8003262:	429a      	cmp	r2, r3
 8003264:	d20c      	bcs.n	8003280 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003266:	4b22      	ldr	r3, [pc, #136]	; (80032f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003268:	683a      	ldr	r2, [r7, #0]
 800326a:	b2d2      	uxtb	r2, r2
 800326c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800326e:	4b20      	ldr	r3, [pc, #128]	; (80032f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0307 	and.w	r3, r3, #7
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	429a      	cmp	r2, r3
 800327a:	d001      	beq.n	8003280 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e032      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0304 	and.w	r3, r3, #4
 8003288:	2b00      	cmp	r3, #0
 800328a:	d008      	beq.n	800329e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800328c:	4b19      	ldr	r3, [pc, #100]	; (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	4916      	ldr	r1, [pc, #88]	; (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 800329a:	4313      	orrs	r3, r2
 800329c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0308 	and.w	r3, r3, #8
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d009      	beq.n	80032be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032aa:	4b12      	ldr	r3, [pc, #72]	; (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	00db      	lsls	r3, r3, #3
 80032b8:	490e      	ldr	r1, [pc, #56]	; (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80032be:	f000 f821 	bl	8003304 <HAL_RCC_GetSysClockFreq>
 80032c2:	4602      	mov	r2, r0
 80032c4:	4b0b      	ldr	r3, [pc, #44]	; (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	091b      	lsrs	r3, r3, #4
 80032ca:	f003 030f 	and.w	r3, r3, #15
 80032ce:	490a      	ldr	r1, [pc, #40]	; (80032f8 <HAL_RCC_ClockConfig+0x1c0>)
 80032d0:	5ccb      	ldrb	r3, [r1, r3]
 80032d2:	fa22 f303 	lsr.w	r3, r2, r3
 80032d6:	4a09      	ldr	r2, [pc, #36]	; (80032fc <HAL_RCC_ClockConfig+0x1c4>)
 80032d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80032da:	4b09      	ldr	r3, [pc, #36]	; (8003300 <HAL_RCC_ClockConfig+0x1c8>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4618      	mov	r0, r3
 80032e0:	f7fe fc8e 	bl	8001c00 <HAL_InitTick>

  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3710      	adds	r7, #16
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	40023c00 	.word	0x40023c00
 80032f4:	40023800 	.word	0x40023800
 80032f8:	0800883c 	.word	0x0800883c
 80032fc:	20000000 	.word	0x20000000
 8003300:	20000014 	.word	0x20000014

08003304 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003304:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003308:	b090      	sub	sp, #64	; 0x40
 800330a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800330c:	2300      	movs	r3, #0
 800330e:	637b      	str	r3, [r7, #52]	; 0x34
 8003310:	2300      	movs	r3, #0
 8003312:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003314:	2300      	movs	r3, #0
 8003316:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003318:	2300      	movs	r3, #0
 800331a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800331c:	4b59      	ldr	r3, [pc, #356]	; (8003484 <HAL_RCC_GetSysClockFreq+0x180>)
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	f003 030c 	and.w	r3, r3, #12
 8003324:	2b08      	cmp	r3, #8
 8003326:	d00d      	beq.n	8003344 <HAL_RCC_GetSysClockFreq+0x40>
 8003328:	2b08      	cmp	r3, #8
 800332a:	f200 80a1 	bhi.w	8003470 <HAL_RCC_GetSysClockFreq+0x16c>
 800332e:	2b00      	cmp	r3, #0
 8003330:	d002      	beq.n	8003338 <HAL_RCC_GetSysClockFreq+0x34>
 8003332:	2b04      	cmp	r3, #4
 8003334:	d003      	beq.n	800333e <HAL_RCC_GetSysClockFreq+0x3a>
 8003336:	e09b      	b.n	8003470 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003338:	4b53      	ldr	r3, [pc, #332]	; (8003488 <HAL_RCC_GetSysClockFreq+0x184>)
 800333a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800333c:	e09b      	b.n	8003476 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800333e:	4b53      	ldr	r3, [pc, #332]	; (800348c <HAL_RCC_GetSysClockFreq+0x188>)
 8003340:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003342:	e098      	b.n	8003476 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003344:	4b4f      	ldr	r3, [pc, #316]	; (8003484 <HAL_RCC_GetSysClockFreq+0x180>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800334c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800334e:	4b4d      	ldr	r3, [pc, #308]	; (8003484 <HAL_RCC_GetSysClockFreq+0x180>)
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d028      	beq.n	80033ac <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800335a:	4b4a      	ldr	r3, [pc, #296]	; (8003484 <HAL_RCC_GetSysClockFreq+0x180>)
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	099b      	lsrs	r3, r3, #6
 8003360:	2200      	movs	r2, #0
 8003362:	623b      	str	r3, [r7, #32]
 8003364:	627a      	str	r2, [r7, #36]	; 0x24
 8003366:	6a3b      	ldr	r3, [r7, #32]
 8003368:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800336c:	2100      	movs	r1, #0
 800336e:	4b47      	ldr	r3, [pc, #284]	; (800348c <HAL_RCC_GetSysClockFreq+0x188>)
 8003370:	fb03 f201 	mul.w	r2, r3, r1
 8003374:	2300      	movs	r3, #0
 8003376:	fb00 f303 	mul.w	r3, r0, r3
 800337a:	4413      	add	r3, r2
 800337c:	4a43      	ldr	r2, [pc, #268]	; (800348c <HAL_RCC_GetSysClockFreq+0x188>)
 800337e:	fba0 1202 	umull	r1, r2, r0, r2
 8003382:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003384:	460a      	mov	r2, r1
 8003386:	62ba      	str	r2, [r7, #40]	; 0x28
 8003388:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800338a:	4413      	add	r3, r2
 800338c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800338e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003390:	2200      	movs	r2, #0
 8003392:	61bb      	str	r3, [r7, #24]
 8003394:	61fa      	str	r2, [r7, #28]
 8003396:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800339a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800339e:	f7fd fa29 	bl	80007f4 <__aeabi_uldivmod>
 80033a2:	4602      	mov	r2, r0
 80033a4:	460b      	mov	r3, r1
 80033a6:	4613      	mov	r3, r2
 80033a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80033aa:	e053      	b.n	8003454 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033ac:	4b35      	ldr	r3, [pc, #212]	; (8003484 <HAL_RCC_GetSysClockFreq+0x180>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	099b      	lsrs	r3, r3, #6
 80033b2:	2200      	movs	r2, #0
 80033b4:	613b      	str	r3, [r7, #16]
 80033b6:	617a      	str	r2, [r7, #20]
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80033be:	f04f 0b00 	mov.w	fp, #0
 80033c2:	4652      	mov	r2, sl
 80033c4:	465b      	mov	r3, fp
 80033c6:	f04f 0000 	mov.w	r0, #0
 80033ca:	f04f 0100 	mov.w	r1, #0
 80033ce:	0159      	lsls	r1, r3, #5
 80033d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033d4:	0150      	lsls	r0, r2, #5
 80033d6:	4602      	mov	r2, r0
 80033d8:	460b      	mov	r3, r1
 80033da:	ebb2 080a 	subs.w	r8, r2, sl
 80033de:	eb63 090b 	sbc.w	r9, r3, fp
 80033e2:	f04f 0200 	mov.w	r2, #0
 80033e6:	f04f 0300 	mov.w	r3, #0
 80033ea:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80033ee:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80033f2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80033f6:	ebb2 0408 	subs.w	r4, r2, r8
 80033fa:	eb63 0509 	sbc.w	r5, r3, r9
 80033fe:	f04f 0200 	mov.w	r2, #0
 8003402:	f04f 0300 	mov.w	r3, #0
 8003406:	00eb      	lsls	r3, r5, #3
 8003408:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800340c:	00e2      	lsls	r2, r4, #3
 800340e:	4614      	mov	r4, r2
 8003410:	461d      	mov	r5, r3
 8003412:	eb14 030a 	adds.w	r3, r4, sl
 8003416:	603b      	str	r3, [r7, #0]
 8003418:	eb45 030b 	adc.w	r3, r5, fp
 800341c:	607b      	str	r3, [r7, #4]
 800341e:	f04f 0200 	mov.w	r2, #0
 8003422:	f04f 0300 	mov.w	r3, #0
 8003426:	e9d7 4500 	ldrd	r4, r5, [r7]
 800342a:	4629      	mov	r1, r5
 800342c:	028b      	lsls	r3, r1, #10
 800342e:	4621      	mov	r1, r4
 8003430:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003434:	4621      	mov	r1, r4
 8003436:	028a      	lsls	r2, r1, #10
 8003438:	4610      	mov	r0, r2
 800343a:	4619      	mov	r1, r3
 800343c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800343e:	2200      	movs	r2, #0
 8003440:	60bb      	str	r3, [r7, #8]
 8003442:	60fa      	str	r2, [r7, #12]
 8003444:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003448:	f7fd f9d4 	bl	80007f4 <__aeabi_uldivmod>
 800344c:	4602      	mov	r2, r0
 800344e:	460b      	mov	r3, r1
 8003450:	4613      	mov	r3, r2
 8003452:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003454:	4b0b      	ldr	r3, [pc, #44]	; (8003484 <HAL_RCC_GetSysClockFreq+0x180>)
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	0c1b      	lsrs	r3, r3, #16
 800345a:	f003 0303 	and.w	r3, r3, #3
 800345e:	3301      	adds	r3, #1
 8003460:	005b      	lsls	r3, r3, #1
 8003462:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003464:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003468:	fbb2 f3f3 	udiv	r3, r2, r3
 800346c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800346e:	e002      	b.n	8003476 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003470:	4b05      	ldr	r3, [pc, #20]	; (8003488 <HAL_RCC_GetSysClockFreq+0x184>)
 8003472:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003474:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003478:	4618      	mov	r0, r3
 800347a:	3740      	adds	r7, #64	; 0x40
 800347c:	46bd      	mov	sp, r7
 800347e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003482:	bf00      	nop
 8003484:	40023800 	.word	0x40023800
 8003488:	00f42400 	.word	0x00f42400
 800348c:	018cba80 	.word	0x018cba80

08003490 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003490:	b084      	sub	sp, #16
 8003492:	b580      	push	{r7, lr}
 8003494:	b084      	sub	sp, #16
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
 800349a:	f107 001c 	add.w	r0, r7, #28
 800349e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80034a2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d123      	bne.n	80034f2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ae:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80034be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034c2:	687a      	ldr	r2, [r7, #4]
 80034c4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80034d2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d105      	bne.n	80034e6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 faa0 	bl	8003a2c <USB_CoreReset>
 80034ec:	4603      	mov	r3, r0
 80034ee:	73fb      	strb	r3, [r7, #15]
 80034f0:	e01b      	b.n	800352a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 fa94 	bl	8003a2c <USB_CoreReset>
 8003504:	4603      	mov	r3, r0
 8003506:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003508:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800350c:	2b00      	cmp	r3, #0
 800350e:	d106      	bne.n	800351e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003514:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	639a      	str	r2, [r3, #56]	; 0x38
 800351c:	e005      	b.n	800352a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003522:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800352a:	7fbb      	ldrb	r3, [r7, #30]
 800352c:	2b01      	cmp	r3, #1
 800352e:	d10b      	bne.n	8003548 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	f043 0206 	orr.w	r2, r3, #6
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	f043 0220 	orr.w	r2, r3, #32
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003548:	7bfb      	ldrb	r3, [r7, #15]
}
 800354a:	4618      	mov	r0, r3
 800354c:	3710      	adds	r7, #16
 800354e:	46bd      	mov	sp, r7
 8003550:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003554:	b004      	add	sp, #16
 8003556:	4770      	bx	lr

08003558 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	f023 0201 	bic.w	r2, r3, #1
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800356c:	2300      	movs	r3, #0
}
 800356e:	4618      	mov	r0, r3
 8003570:	370c      	adds	r7, #12
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr

0800357a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800357a:	b580      	push	{r7, lr}
 800357c:	b084      	sub	sp, #16
 800357e:	af00      	add	r7, sp, #0
 8003580:	6078      	str	r0, [r7, #4]
 8003582:	460b      	mov	r3, r1
 8003584:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003586:	2300      	movs	r3, #0
 8003588:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003596:	78fb      	ldrb	r3, [r7, #3]
 8003598:	2b01      	cmp	r3, #1
 800359a:	d115      	bne.n	80035c8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80035a8:	200a      	movs	r0, #10
 80035aa:	f7fe fb79 	bl	8001ca0 <HAL_Delay>
      ms += 10U;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	330a      	adds	r3, #10
 80035b2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f000 fa2b 	bl	8003a10 <USB_GetMode>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d01e      	beq.n	80035fe <USB_SetCurrentMode+0x84>
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2bc7      	cmp	r3, #199	; 0xc7
 80035c4:	d9f0      	bls.n	80035a8 <USB_SetCurrentMode+0x2e>
 80035c6:	e01a      	b.n	80035fe <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80035c8:	78fb      	ldrb	r3, [r7, #3]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d115      	bne.n	80035fa <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80035da:	200a      	movs	r0, #10
 80035dc:	f7fe fb60 	bl	8001ca0 <HAL_Delay>
      ms += 10U;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	330a      	adds	r3, #10
 80035e4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f000 fa12 	bl	8003a10 <USB_GetMode>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d005      	beq.n	80035fe <USB_SetCurrentMode+0x84>
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2bc7      	cmp	r3, #199	; 0xc7
 80035f6:	d9f0      	bls.n	80035da <USB_SetCurrentMode+0x60>
 80035f8:	e001      	b.n	80035fe <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e005      	b.n	800360a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2bc8      	cmp	r3, #200	; 0xc8
 8003602:	d101      	bne.n	8003608 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e000      	b.n	800360a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003608:	2300      	movs	r3, #0
}
 800360a:	4618      	mov	r0, r3
 800360c:	3710      	adds	r7, #16
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
	...

08003614 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003614:	b084      	sub	sp, #16
 8003616:	b580      	push	{r7, lr}
 8003618:	b086      	sub	sp, #24
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
 800361e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003622:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003626:	2300      	movs	r3, #0
 8003628:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800362e:	2300      	movs	r3, #0
 8003630:	613b      	str	r3, [r7, #16]
 8003632:	e009      	b.n	8003648 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	3340      	adds	r3, #64	; 0x40
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	4413      	add	r3, r2
 800363e:	2200      	movs	r2, #0
 8003640:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	3301      	adds	r3, #1
 8003646:	613b      	str	r3, [r7, #16]
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	2b0e      	cmp	r3, #14
 800364c:	d9f2      	bls.n	8003634 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800364e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003652:	2b00      	cmp	r3, #0
 8003654:	d11c      	bne.n	8003690 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	68fa      	ldr	r2, [r7, #12]
 8003660:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003664:	f043 0302 	orr.w	r3, r3, #2
 8003668:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800366e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800367a:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003686:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	639a      	str	r2, [r3, #56]	; 0x38
 800368e:	e00b      	b.n	80036a8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003694:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036a0:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80036ae:	461a      	mov	r2, r3
 80036b0:	2300      	movs	r3, #0
 80036b2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80036b4:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d10d      	bne.n	80036d8 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80036bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d104      	bne.n	80036ce <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80036c4:	2100      	movs	r1, #0
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	f000 f968 	bl	800399c <USB_SetDevSpeed>
 80036cc:	e008      	b.n	80036e0 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80036ce:	2101      	movs	r1, #1
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f000 f963 	bl	800399c <USB_SetDevSpeed>
 80036d6:	e003      	b.n	80036e0 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80036d8:	2103      	movs	r1, #3
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f000 f95e 	bl	800399c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80036e0:	2110      	movs	r1, #16
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	f000 f8fa 	bl	80038dc <USB_FlushTxFifo>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d001      	beq.n	80036f2 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f000 f924 	bl	8003940 <USB_FlushRxFifo>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d001      	beq.n	8003702 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003708:	461a      	mov	r2, r3
 800370a:	2300      	movs	r3, #0
 800370c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003714:	461a      	mov	r2, r3
 8003716:	2300      	movs	r3, #0
 8003718:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003720:	461a      	mov	r2, r3
 8003722:	2300      	movs	r3, #0
 8003724:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003726:	2300      	movs	r3, #0
 8003728:	613b      	str	r3, [r7, #16]
 800372a:	e043      	b.n	80037b4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	015a      	lsls	r2, r3, #5
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	4413      	add	r3, r2
 8003734:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800373e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003742:	d118      	bne.n	8003776 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d10a      	bne.n	8003760 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	015a      	lsls	r2, r3, #5
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	4413      	add	r3, r2
 8003752:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003756:	461a      	mov	r2, r3
 8003758:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800375c:	6013      	str	r3, [r2, #0]
 800375e:	e013      	b.n	8003788 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	015a      	lsls	r2, r3, #5
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	4413      	add	r3, r2
 8003768:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800376c:	461a      	mov	r2, r3
 800376e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003772:	6013      	str	r3, [r2, #0]
 8003774:	e008      	b.n	8003788 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	015a      	lsls	r2, r3, #5
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	4413      	add	r3, r2
 800377e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003782:	461a      	mov	r2, r3
 8003784:	2300      	movs	r3, #0
 8003786:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	015a      	lsls	r2, r3, #5
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	4413      	add	r3, r2
 8003790:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003794:	461a      	mov	r2, r3
 8003796:	2300      	movs	r3, #0
 8003798:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	015a      	lsls	r2, r3, #5
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	4413      	add	r3, r2
 80037a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037a6:	461a      	mov	r2, r3
 80037a8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80037ac:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	3301      	adds	r3, #1
 80037b2:	613b      	str	r3, [r7, #16]
 80037b4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80037b8:	461a      	mov	r2, r3
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	4293      	cmp	r3, r2
 80037be:	d3b5      	bcc.n	800372c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80037c0:	2300      	movs	r3, #0
 80037c2:	613b      	str	r3, [r7, #16]
 80037c4:	e043      	b.n	800384e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	015a      	lsls	r2, r3, #5
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	4413      	add	r3, r2
 80037ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80037d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80037dc:	d118      	bne.n	8003810 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d10a      	bne.n	80037fa <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	015a      	lsls	r2, r3, #5
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	4413      	add	r3, r2
 80037ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037f0:	461a      	mov	r2, r3
 80037f2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80037f6:	6013      	str	r3, [r2, #0]
 80037f8:	e013      	b.n	8003822 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	015a      	lsls	r2, r3, #5
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	4413      	add	r3, r2
 8003802:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003806:	461a      	mov	r2, r3
 8003808:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800380c:	6013      	str	r3, [r2, #0]
 800380e:	e008      	b.n	8003822 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	015a      	lsls	r2, r3, #5
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	4413      	add	r3, r2
 8003818:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800381c:	461a      	mov	r2, r3
 800381e:	2300      	movs	r3, #0
 8003820:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	015a      	lsls	r2, r3, #5
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	4413      	add	r3, r2
 800382a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800382e:	461a      	mov	r2, r3
 8003830:	2300      	movs	r3, #0
 8003832:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	015a      	lsls	r2, r3, #5
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	4413      	add	r3, r2
 800383c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003840:	461a      	mov	r2, r3
 8003842:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003846:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	3301      	adds	r3, #1
 800384c:	613b      	str	r3, [r7, #16]
 800384e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003852:	461a      	mov	r2, r3
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	4293      	cmp	r3, r2
 8003858:	d3b5      	bcc.n	80037c6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003860:	691b      	ldr	r3, [r3, #16]
 8003862:	68fa      	ldr	r2, [r7, #12]
 8003864:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003868:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800386c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800387a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800387c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003880:	2b00      	cmp	r3, #0
 8003882:	d105      	bne.n	8003890 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	f043 0210 	orr.w	r2, r3, #16
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	699a      	ldr	r2, [r3, #24]
 8003894:	4b10      	ldr	r3, [pc, #64]	; (80038d8 <USB_DevInit+0x2c4>)
 8003896:	4313      	orrs	r3, r2
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800389c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d005      	beq.n	80038b0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	f043 0208 	orr.w	r2, r3, #8
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80038b0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d107      	bne.n	80038c8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80038c0:	f043 0304 	orr.w	r3, r3, #4
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80038c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3718      	adds	r7, #24
 80038ce:	46bd      	mov	sp, r7
 80038d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80038d4:	b004      	add	sp, #16
 80038d6:	4770      	bx	lr
 80038d8:	803c3800 	.word	0x803c3800

080038dc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80038dc:	b480      	push	{r7}
 80038de:	b085      	sub	sp, #20
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80038e6:	2300      	movs	r3, #0
 80038e8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	3301      	adds	r3, #1
 80038ee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80038f6:	d901      	bls.n	80038fc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e01b      	b.n	8003934 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	691b      	ldr	r3, [r3, #16]
 8003900:	2b00      	cmp	r3, #0
 8003902:	daf2      	bge.n	80038ea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003904:	2300      	movs	r3, #0
 8003906:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	019b      	lsls	r3, r3, #6
 800390c:	f043 0220 	orr.w	r2, r3, #32
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	3301      	adds	r3, #1
 8003918:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003920:	d901      	bls.n	8003926 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e006      	b.n	8003934 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	f003 0320 	and.w	r3, r3, #32
 800392e:	2b20      	cmp	r3, #32
 8003930:	d0f0      	beq.n	8003914 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003932:	2300      	movs	r3, #0
}
 8003934:	4618      	mov	r0, r3
 8003936:	3714      	adds	r7, #20
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003948:	2300      	movs	r3, #0
 800394a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	3301      	adds	r3, #1
 8003950:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003958:	d901      	bls.n	800395e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e018      	b.n	8003990 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	2b00      	cmp	r3, #0
 8003964:	daf2      	bge.n	800394c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003966:	2300      	movs	r3, #0
 8003968:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2210      	movs	r2, #16
 800396e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	3301      	adds	r3, #1
 8003974:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800397c:	d901      	bls.n	8003982 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800397e:	2303      	movs	r3, #3
 8003980:	e006      	b.n	8003990 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	691b      	ldr	r3, [r3, #16]
 8003986:	f003 0310 	and.w	r3, r3, #16
 800398a:	2b10      	cmp	r3, #16
 800398c:	d0f0      	beq.n	8003970 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800398e:	2300      	movs	r3, #0
}
 8003990:	4618      	mov	r0, r3
 8003992:	3714      	adds	r7, #20
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800399c:	b480      	push	{r7}
 800399e:	b085      	sub	sp, #20
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	460b      	mov	r3, r1
 80039a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	78fb      	ldrb	r3, [r7, #3]
 80039b6:	68f9      	ldr	r1, [r7, #12]
 80039b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80039bc:	4313      	orrs	r3, r2
 80039be:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80039c0:	2300      	movs	r3, #0
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3714      	adds	r7, #20
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr

080039ce <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80039ce:	b480      	push	{r7}
 80039d0:	b085      	sub	sp, #20
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68fa      	ldr	r2, [r7, #12]
 80039e4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80039e8:	f023 0303 	bic.w	r3, r3, #3
 80039ec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	68fa      	ldr	r2, [r7, #12]
 80039f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80039fc:	f043 0302 	orr.w	r3, r3, #2
 8003a00:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003a02:	2300      	movs	r3, #0
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3714      	adds	r7, #20
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr

08003a10 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	695b      	ldr	r3, [r3, #20]
 8003a1c:	f003 0301 	and.w	r3, r3, #1
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	370c      	adds	r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr

08003a2c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b085      	sub	sp, #20
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003a34:	2300      	movs	r3, #0
 8003a36:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	3301      	adds	r3, #1
 8003a3c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003a44:	d901      	bls.n	8003a4a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e01b      	b.n	8003a82 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	691b      	ldr	r3, [r3, #16]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	daf2      	bge.n	8003a38 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003a52:	2300      	movs	r3, #0
 8003a54:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	f043 0201 	orr.w	r2, r3, #1
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	3301      	adds	r3, #1
 8003a66:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003a6e:	d901      	bls.n	8003a74 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e006      	b.n	8003a82 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	691b      	ldr	r3, [r3, #16]
 8003a78:	f003 0301 	and.w	r3, r3, #1
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d0f0      	beq.n	8003a62 <USB_CoreReset+0x36>

  return HAL_OK;
 8003a80:	2300      	movs	r3, #0
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3714      	adds	r7, #20
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
	...

08003a90 <get_index_by_itfnum>:

CFG_TUD_MEM_SECTION tu_static hidd_interface_t _hidd_itf[CFG_TUD_HID];

/*------------- Helpers -------------*/
static inline uint8_t get_index_by_itfnum(uint8_t itf_num)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b085      	sub	sp, #20
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	4603      	mov	r3, r0
 8003a98:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i=0; i < CFG_TUD_HID; i++ )
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	73fb      	strb	r3, [r7, #15]
 8003a9e:	e00f      	b.n	8003ac0 <get_index_by_itfnum+0x30>
	{
		if ( itf_num == _hidd_itf[i].itf_num ) return i;
 8003aa0:	7bfa      	ldrb	r2, [r7, #15]
 8003aa2:	490c      	ldr	r1, [pc, #48]	; (8003ad4 <get_index_by_itfnum+0x44>)
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	00db      	lsls	r3, r3, #3
 8003aa8:	1a9b      	subs	r3, r3, r2
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	440b      	add	r3, r1
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	79fa      	ldrb	r2, [r7, #7]
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d101      	bne.n	8003aba <get_index_by_itfnum+0x2a>
 8003ab6:	7bfb      	ldrb	r3, [r7, #15]
 8003ab8:	e006      	b.n	8003ac8 <get_index_by_itfnum+0x38>
	for (uint8_t i=0; i < CFG_TUD_HID; i++ )
 8003aba:	7bfb      	ldrb	r3, [r7, #15]
 8003abc:	3301      	adds	r3, #1
 8003abe:	73fb      	strb	r3, [r7, #15]
 8003ac0:	7bfb      	ldrb	r3, [r7, #15]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d0ec      	beq.n	8003aa0 <get_index_by_itfnum+0x10>
	}

	return 0xFF;
 8003ac6:	23ff      	movs	r3, #255	; 0xff
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3714      	adds	r7, #20
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr
 8003ad4:	2000138c 	.word	0x2000138c

08003ad8 <tud_hid_n_ready>:

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_hid_n_ready(uint8_t instance)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	4603      	mov	r3, r0
 8003ae0:	71fb      	strb	r3, [r7, #7]
  uint8_t const rhport = 0;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	73fb      	strb	r3, [r7, #15]
  uint8_t const ep_in = _hidd_itf[instance].ep_in;
 8003ae6:	79fa      	ldrb	r2, [r7, #7]
 8003ae8:	491b      	ldr	r1, [pc, #108]	; (8003b58 <tud_hid_n_ready+0x80>)
 8003aea:	4613      	mov	r3, r2
 8003aec:	00db      	lsls	r3, r3, #3
 8003aee:	1a9b      	subs	r3, r3, r2
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	440b      	add	r3, r1
 8003af4:	3301      	adds	r3, #1
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	73bb      	strb	r3, [r7, #14]
bool tud_suspended(void);

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void) {
  return tud_mounted() && !tud_suspended();
 8003afa:	f001 f947 	bl	8004d8c <tud_mounted>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d009      	beq.n	8003b18 <tud_hid_n_ready+0x40>
 8003b04:	f001 f954 	bl	8004db0 <tud_suspended>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	f083 0301 	eor.w	r3, r3, #1
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <tud_hid_n_ready+0x40>
 8003b14:	2301      	movs	r3, #1
 8003b16:	e000      	b.n	8003b1a <tud_hid_n_ready+0x42>
 8003b18:	2300      	movs	r3, #0
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	b2db      	uxtb	r3, r3
  return tud_ready() && (ep_in != 0) && !usbd_edpt_busy(rhport, ep_in);
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d010      	beq.n	8003b46 <tud_hid_n_ready+0x6e>
 8003b24:	7bbb      	ldrb	r3, [r7, #14]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00d      	beq.n	8003b46 <tud_hid_n_ready+0x6e>
 8003b2a:	7bba      	ldrb	r2, [r7, #14]
 8003b2c:	7bfb      	ldrb	r3, [r7, #15]
 8003b2e:	4611      	mov	r1, r2
 8003b30:	4618      	mov	r0, r3
 8003b32:	f002 fc19 	bl	8006368 <usbd_edpt_busy>
 8003b36:	4603      	mov	r3, r0
 8003b38:	f083 0301 	eor.w	r3, r3, #1
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d001      	beq.n	8003b46 <tud_hid_n_ready+0x6e>
 8003b42:	2301      	movs	r3, #1
 8003b44:	e000      	b.n	8003b48 <tud_hid_n_ready+0x70>
 8003b46:	2300      	movs	r3, #0
 8003b48:	f003 0301 	and.w	r3, r3, #1
 8003b4c:	b2db      	uxtb	r3, r3
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3710      	adds	r7, #16
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	2000138c 	.word	0x2000138c

08003b5c <tud_hid_n_report>:

bool tud_hid_n_report(uint8_t instance, uint8_t report_id, void const* report, uint16_t len)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b08c      	sub	sp, #48	; 0x30
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	603a      	str	r2, [r7, #0]
 8003b64:	461a      	mov	r2, r3
 8003b66:	4603      	mov	r3, r0
 8003b68:	71fb      	strb	r3, [r7, #7]
 8003b6a:	460b      	mov	r3, r1
 8003b6c:	71bb      	strb	r3, [r7, #6]
 8003b6e:	4613      	mov	r3, r2
 8003b70:	80bb      	strh	r3, [r7, #4]
  uint8_t const rhport = 0;
 8003b72:	2300      	movs	r3, #0
 8003b74:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  hidd_interface_t * p_hid = &_hidd_itf[instance];
 8003b78:	79fa      	ldrb	r2, [r7, #7]
 8003b7a:	4613      	mov	r3, r2
 8003b7c:	00db      	lsls	r3, r3, #3
 8003b7e:	1a9b      	subs	r3, r3, r2
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	4a31      	ldr	r2, [pc, #196]	; (8003c48 <tud_hid_n_report+0xec>)
 8003b84:	4413      	add	r3, r2
 8003b86:	62bb      	str	r3, [r7, #40]	; 0x28

  // claim endpoint
  TU_VERIFY( usbd_edpt_claim(rhport, p_hid->ep_in) );
 8003b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b8a:	785a      	ldrb	r2, [r3, #1]
 8003b8c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003b90:	4611      	mov	r1, r2
 8003b92:	4618      	mov	r0, r3
 8003b94:	f002 fb48 	bl	8006228 <usbd_edpt_claim>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	f083 0301 	eor.w	r3, r3, #1
 8003b9e:	b2db      	uxtb	r3, r3
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d001      	beq.n	8003ba8 <tud_hid_n_report+0x4c>
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	e04a      	b.n	8003c3e <tud_hid_n_report+0xe2>

  // prepare data
  if (report_id)
 8003ba8:	79bb      	ldrb	r3, [r7, #6]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d021      	beq.n	8003bf2 <tud_hid_n_report+0x96>
  {
    p_hid->epin_buf[0] = report_id;
 8003bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bb0:	79ba      	ldrb	r2, [r7, #6]
 8003bb2:	721a      	strb	r2, [r3, #8]
    TU_VERIFY(0 == tu_memcpy_s(p_hid->epin_buf+1, CFG_TUD_HID_EP_BUFSIZE-1, report, len));
 8003bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bb6:	3308      	adds	r3, #8
 8003bb8:	1c5a      	adds	r2, r3, #1
 8003bba:	88bb      	ldrh	r3, [r7, #4]
 8003bbc:	627a      	str	r2, [r7, #36]	; 0x24
 8003bbe:	2207      	movs	r2, #7
 8003bc0:	623a      	str	r2, [r7, #32]
 8003bc2:	683a      	ldr	r2, [r7, #0]
 8003bc4:	61fa      	str	r2, [r7, #28]
 8003bc6:	61bb      	str	r3, [r7, #24]
}

// This is a backport of memcpy_s from c11
TU_ATTR_ALWAYS_INLINE static inline int tu_memcpy_s(void *dest, size_t destsz, const void *src, size_t count) {
  // TODO may check if desst and src is not NULL
  if ( count > destsz ) {
 8003bc8:	6a3a      	ldr	r2, [r7, #32]
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d202      	bcs.n	8003bd6 <tud_hid_n_report+0x7a>
    return -1;
 8003bd0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003bd4:	e005      	b.n	8003be2 <tud_hid_n_report+0x86>
  }
  memcpy(dest, src, count);
 8003bd6:	69ba      	ldr	r2, [r7, #24]
 8003bd8:	69f9      	ldr	r1, [r7, #28]
 8003bda:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003bdc:	f004 fd16 	bl	800860c <memcpy>
  return 0;
 8003be0:	2300      	movs	r3, #0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d001      	beq.n	8003bea <tud_hid_n_report+0x8e>
 8003be6:	2300      	movs	r3, #0
 8003be8:	e029      	b.n	8003c3e <tud_hid_n_report+0xe2>
    len++;
 8003bea:	88bb      	ldrh	r3, [r7, #4]
 8003bec:	3301      	adds	r3, #1
 8003bee:	80bb      	strh	r3, [r7, #4]
 8003bf0:	e01a      	b.n	8003c28 <tud_hid_n_report+0xcc>
  }else
  {
    TU_VERIFY(0 == tu_memcpy_s(p_hid->epin_buf, CFG_TUD_HID_EP_BUFSIZE, report, len));
 8003bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bf4:	f103 0208 	add.w	r2, r3, #8
 8003bf8:	88bb      	ldrh	r3, [r7, #4]
 8003bfa:	617a      	str	r2, [r7, #20]
 8003bfc:	2208      	movs	r2, #8
 8003bfe:	613a      	str	r2, [r7, #16]
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	60fa      	str	r2, [r7, #12]
 8003c04:	60bb      	str	r3, [r7, #8]
  if ( count > destsz ) {
 8003c06:	693a      	ldr	r2, [r7, #16]
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d202      	bcs.n	8003c14 <tud_hid_n_report+0xb8>
    return -1;
 8003c0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003c12:	e005      	b.n	8003c20 <tud_hid_n_report+0xc4>
  memcpy(dest, src, count);
 8003c14:	68ba      	ldr	r2, [r7, #8]
 8003c16:	68f9      	ldr	r1, [r7, #12]
 8003c18:	6978      	ldr	r0, [r7, #20]
 8003c1a:	f004 fcf7 	bl	800860c <memcpy>
  return 0;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <tud_hid_n_report+0xcc>
 8003c24:	2300      	movs	r3, #0
 8003c26:	e00a      	b.n	8003c3e <tud_hid_n_report+0xe2>
  }

  return usbd_edpt_xfer(rhport, p_hid->ep_in, p_hid->epin_buf, len);
 8003c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c2a:	7859      	ldrb	r1, [r3, #1]
 8003c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c2e:	f103 0208 	add.w	r2, r3, #8
 8003c32:	88bb      	ldrh	r3, [r7, #4]
 8003c34:	f897 002f 	ldrb.w	r0, [r7, #47]	; 0x2f
 8003c38:	f002 fb20 	bl	800627c <usbd_edpt_xfer>
 8003c3c:	4603      	mov	r3, r0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3730      	adds	r7, #48	; 0x30
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	2000138c 	.word	0x2000138c

08003c4c <tud_hid_n_keyboard_report>:
{
  return _hidd_itf[instance].protocol_mode;
}

bool tud_hid_n_keyboard_report(uint8_t instance, uint8_t report_id, uint8_t modifier, uint8_t keycode[6])
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b084      	sub	sp, #16
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	603b      	str	r3, [r7, #0]
 8003c54:	4603      	mov	r3, r0
 8003c56:	71fb      	strb	r3, [r7, #7]
 8003c58:	460b      	mov	r3, r1
 8003c5a:	71bb      	strb	r3, [r7, #6]
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	717b      	strb	r3, [r7, #5]
  hid_keyboard_report_t report;

  report.modifier = modifier;
 8003c60:	797b      	ldrb	r3, [r7, #5]
 8003c62:	723b      	strb	r3, [r7, #8]
  report.reserved = 0;
 8003c64:	2300      	movs	r3, #0
 8003c66:	727b      	strb	r3, [r7, #9]

  if ( keycode )
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d007      	beq.n	8003c7e <tud_hid_n_keyboard_report+0x32>
  {
    memcpy(report.keycode, keycode, sizeof(report.keycode));
 8003c6e:	683a      	ldr	r2, [r7, #0]
 8003c70:	f107 030a 	add.w	r3, r7, #10
 8003c74:	6811      	ldr	r1, [r2, #0]
 8003c76:	6019      	str	r1, [r3, #0]
 8003c78:	8892      	ldrh	r2, [r2, #4]
 8003c7a:	809a      	strh	r2, [r3, #4]
 8003c7c:	e007      	b.n	8003c8e <tud_hid_n_keyboard_report+0x42>
  }else
  {
    tu_memclr(report.keycode, 6);
 8003c7e:	f107 0308 	add.w	r3, r7, #8
 8003c82:	3302      	adds	r3, #2
 8003c84:	2206      	movs	r2, #6
 8003c86:	2100      	movs	r1, #0
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f004 fc92 	bl	80085b2 <memset>
  }

  return tud_hid_n_report(instance, report_id, &report, sizeof(report));
 8003c8e:	f107 0208 	add.w	r2, r7, #8
 8003c92:	79b9      	ldrb	r1, [r7, #6]
 8003c94:	79f8      	ldrb	r0, [r7, #7]
 8003c96:	2308      	movs	r3, #8
 8003c98:	f7ff ff60 	bl	8003b5c <tud_hid_n_report>
 8003c9c:	4603      	mov	r3, r0
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3710      	adds	r7, #16
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}

08003ca6 <hidd_init>:

//--------------------------------------------------------------------+
// USBD-CLASS API
//--------------------------------------------------------------------+
void hidd_init(void)
{
 8003ca6:	b580      	push	{r7, lr}
 8003ca8:	af00      	add	r7, sp, #0
  hidd_reset(0);
 8003caa:	2000      	movs	r0, #0
 8003cac:	f000 f802 	bl	8003cb4 <hidd_reset>
}
 8003cb0:	bf00      	nop
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <hidd_reset>:

void hidd_reset(uint8_t rhport)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	4603      	mov	r3, r0
 8003cbc:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  tu_memclr(_hidd_itf, sizeof(_hidd_itf));
 8003cbe:	221c      	movs	r2, #28
 8003cc0:	2100      	movs	r1, #0
 8003cc2:	4803      	ldr	r0, [pc, #12]	; (8003cd0 <hidd_reset+0x1c>)
 8003cc4:	f004 fc75 	bl	80085b2 <memset>
}
 8003cc8:	bf00      	nop
 8003cca:	3708      	adds	r7, #8
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	2000138c 	.word	0x2000138c

08003cd4 <hidd_open>:

uint16_t hidd_open(uint8_t rhport, tusb_desc_interface_t const * desc_itf, uint16_t max_len)
 {
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b092      	sub	sp, #72	; 0x48
 8003cd8:	af02      	add	r7, sp, #8
 8003cda:	4603      	mov	r3, r0
 8003cdc:	6039      	str	r1, [r7, #0]
 8003cde:	71fb      	strb	r3, [r7, #7]
 8003ce0:	4613      	mov	r3, r2
 8003ce2:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_HID == desc_itf->bInterfaceClass, 0);
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	795b      	ldrb	r3, [r3, #5]
 8003ce8:	2b03      	cmp	r3, #3
 8003cea:	d001      	beq.n	8003cf0 <hidd_open+0x1c>
 8003cec:	2300      	movs	r3, #0
 8003cee:	e0c8      	b.n	8003e82 <hidd_open+0x1ae>

  // len = interface + hid + n*endpoints
  uint16_t const drv_len =
      (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
                                       desc_itf->bNumEndpoints * sizeof(tusb_desc_endpoint_t));
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	791b      	ldrb	r3, [r3, #4]
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	461a      	mov	r2, r3
 8003cf8:	00d2      	lsls	r2, r2, #3
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	b29b      	uxth	r3, r3
  uint16_t const drv_len =
 8003cfe:	3312      	adds	r3, #18
 8003d00:	873b      	strh	r3, [r7, #56]	; 0x38
  TU_ASSERT(max_len >= drv_len, 0);
 8003d02:	88ba      	ldrh	r2, [r7, #4]
 8003d04:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d20a      	bcs.n	8003d20 <hidd_open+0x4c>
 8003d0a:	4b60      	ldr	r3, [pc, #384]	; (8003e8c <hidd_open+0x1b8>)
 8003d0c:	623b      	str	r3, [r7, #32]
 8003d0e:	6a3b      	ldr	r3, [r7, #32]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0301 	and.w	r3, r3, #1
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d000      	beq.n	8003d1c <hidd_open+0x48>
 8003d1a:	be00      	bkpt	0x0000
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	e0b0      	b.n	8003e82 <hidd_open+0x1ae>

  // Find available interface
  hidd_interface_t * p_hid = NULL;
 8003d20:	2300      	movs	r3, #0
 8003d22:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint8_t hid_id;
  for(hid_id=0; hid_id<CFG_TUD_HID; hid_id++)
 8003d24:	2300      	movs	r3, #0
 8003d26:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003d2a:	e01a      	b.n	8003d62 <hidd_open+0x8e>
  {
    if ( _hidd_itf[hid_id].ep_in == 0 )
 8003d2c:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8003d30:	4957      	ldr	r1, [pc, #348]	; (8003e90 <hidd_open+0x1bc>)
 8003d32:	4613      	mov	r3, r2
 8003d34:	00db      	lsls	r3, r3, #3
 8003d36:	1a9b      	subs	r3, r3, r2
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	440b      	add	r3, r1
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d109      	bne.n	8003d58 <hidd_open+0x84>
    {
      p_hid = &_hidd_itf[hid_id];
 8003d44:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8003d48:	4613      	mov	r3, r2
 8003d4a:	00db      	lsls	r3, r3, #3
 8003d4c:	1a9b      	subs	r3, r3, r2
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	4a4f      	ldr	r2, [pc, #316]	; (8003e90 <hidd_open+0x1bc>)
 8003d52:	4413      	add	r3, r2
 8003d54:	63fb      	str	r3, [r7, #60]	; 0x3c
      break;
 8003d56:	e008      	b.n	8003d6a <hidd_open+0x96>
  for(hid_id=0; hid_id<CFG_TUD_HID; hid_id++)
 8003d58:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003d5c:	3301      	adds	r3, #1
 8003d5e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8003d62:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d0e0      	beq.n	8003d2c <hidd_open+0x58>
    }
  }
  TU_ASSERT(p_hid, 0);
 8003d6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d10a      	bne.n	8003d86 <hidd_open+0xb2>
 8003d70:	4b46      	ldr	r3, [pc, #280]	; (8003e8c <hidd_open+0x1b8>)
 8003d72:	627b      	str	r3, [r7, #36]	; 0x24
 8003d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0301 	and.w	r3, r3, #1
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d000      	beq.n	8003d82 <hidd_open+0xae>
 8003d80:	be00      	bkpt	0x0000
 8003d82:	2300      	movs	r3, #0
 8003d84:	e07d      	b.n	8003e82 <hidd_open+0x1ae>

  uint8_t const *p_desc = (uint8_t const *) desc_itf;
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	637b      	str	r3, [r7, #52]	; 0x34
 8003d8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d8c:	61bb      	str	r3, [r7, #24]
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc)
{
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	461a      	mov	r2, r3
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	4413      	add	r3, r2

  //------------- HID descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 8003d9c:	637b      	str	r3, [r7, #52]	; 0x34
 8003d9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003da0:	61fb      	str	r3, [r7, #28]
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc)
{
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	3301      	adds	r3, #1
 8003da6:	781b      	ldrb	r3, [r3, #0]
  TU_ASSERT(HID_DESC_TYPE_HID == tu_desc_type(p_desc), 0);
 8003da8:	2b21      	cmp	r3, #33	; 0x21
 8003daa:	d00a      	beq.n	8003dc2 <hidd_open+0xee>
 8003dac:	4b37      	ldr	r3, [pc, #220]	; (8003e8c <hidd_open+0x1b8>)
 8003dae:	62bb      	str	r3, [r7, #40]	; 0x28
 8003db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0301 	and.w	r3, r3, #1
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d000      	beq.n	8003dbe <hidd_open+0xea>
 8003dbc:	be00      	bkpt	0x0000
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	e05f      	b.n	8003e82 <hidd_open+0x1ae>
  p_hid->hid_descriptor = (tusb_hid_descriptor_hid_t const *) p_desc;
 8003dc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dc4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003dc6:	619a      	str	r2, [r3, #24]
 8003dc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dca:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	781b      	ldrb	r3, [r3, #0]
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	4413      	add	r3, r2

  //------------- Endpoint Descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 8003dda:	637b      	str	r3, [r7, #52]	; 0x34
  TU_ASSERT(usbd_open_edpt_pair(rhport, p_desc, desc_itf->bNumEndpoints, TUSB_XFER_INTERRUPT, &p_hid->ep_out, &p_hid->ep_in), 0);
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	7919      	ldrb	r1, [r3, #4]
 8003de0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003de2:	3302      	adds	r3, #2
 8003de4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003de6:	3201      	adds	r2, #1
 8003de8:	79f8      	ldrb	r0, [r7, #7]
 8003dea:	9201      	str	r2, [sp, #4]
 8003dec:	9300      	str	r3, [sp, #0]
 8003dee:	2303      	movs	r3, #3
 8003df0:	460a      	mov	r2, r1
 8003df2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003df4:	f002 f96c 	bl	80060d0 <usbd_open_edpt_pair>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	f083 0301 	eor.w	r3, r3, #1
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d00a      	beq.n	8003e1a <hidd_open+0x146>
 8003e04:	4b21      	ldr	r3, [pc, #132]	; (8003e8c <hidd_open+0x1b8>)
 8003e06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0301 	and.w	r3, r3, #1
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d000      	beq.n	8003e16 <hidd_open+0x142>
 8003e14:	be00      	bkpt	0x0000
 8003e16:	2300      	movs	r3, #0
 8003e18:	e033      	b.n	8003e82 <hidd_open+0x1ae>

  if ( desc_itf->bInterfaceSubClass == HID_SUBCLASS_BOOT ) p_hid->itf_protocol = desc_itf->bInterfaceProtocol;
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	799b      	ldrb	r3, [r3, #6]
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d103      	bne.n	8003e2a <hidd_open+0x156>
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	79da      	ldrb	r2, [r3, #7]
 8003e26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e28:	70da      	strb	r2, [r3, #3]

  p_hid->protocol_mode = HID_PROTOCOL_REPORT; // Per Specs: default is report mode
 8003e2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	711a      	strb	r2, [r3, #4]
  p_hid->itf_num       = desc_itf->bInterfaceNumber;
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	789a      	ldrb	r2, [r3, #2]
 8003e34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e36:	701a      	strb	r2, [r3, #0]

  // Use offsetof to avoid pointer to the odd/misaligned address
  p_hid->report_desc_len = tu_unaligned_read16((uint8_t const*) p_hid->hid_descriptor + offsetof(tusb_hid_descriptor_hid_t, wReportLength));
 8003e38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e3a:	699b      	ldr	r3, [r3, #24]
 8003e3c:	3307      	adds	r3, #7
 8003e3e:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_unaligned_read32(const void *mem) {
  return *((uint32_t const *) mem);
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_unaligned_read16(const void *mem) {
  return *((uint16_t const *) mem);
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	881a      	ldrh	r2, [r3, #0]
 8003e44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e46:	80da      	strh	r2, [r3, #6]

  // Prepare for output endpoint
  if (p_hid->ep_out)
 8003e48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e4a:	789b      	ldrb	r3, [r3, #2]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d017      	beq.n	8003e80 <hidd_open+0x1ac>
  {
    if ( !usbd_edpt_xfer(rhport, p_hid->ep_out, p_hid->epout_buf, sizeof(p_hid->epout_buf)) )
 8003e50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e52:	7899      	ldrb	r1, [r3, #2]
 8003e54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e56:	f103 0210 	add.w	r2, r3, #16
 8003e5a:	79f8      	ldrb	r0, [r7, #7]
 8003e5c:	2308      	movs	r3, #8
 8003e5e:	f002 fa0d 	bl	800627c <usbd_edpt_xfer>
 8003e62:	4603      	mov	r3, r0
 8003e64:	f083 0301 	eor.w	r3, r3, #1
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d008      	beq.n	8003e80 <hidd_open+0x1ac>
    {
      TU_LOG_FAILED();
      TU_BREAKPOINT();
 8003e6e:	4b07      	ldr	r3, [pc, #28]	; (8003e8c <hidd_open+0x1b8>)
 8003e70:	633b      	str	r3, [r7, #48]	; 0x30
 8003e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0301 	and.w	r3, r3, #1
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d000      	beq.n	8003e80 <hidd_open+0x1ac>
 8003e7e:	be00      	bkpt	0x0000
    }
  }

  return drv_len;
 8003e80:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3740      	adds	r7, #64	; 0x40
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	e000edf0 	.word	0xe000edf0
 8003e90:	2000138c 	.word	0x2000138c

08003e94 <hidd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool hidd_control_xfer_cb (uint8_t rhport, uint8_t stage, tusb_control_request_t const * request)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b092      	sub	sp, #72	; 0x48
 8003e98:	af02      	add	r7, sp, #8
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	603a      	str	r2, [r7, #0]
 8003e9e:	71fb      	strb	r3, [r7, #7]
 8003ea0:	460b      	mov	r3, r1
 8003ea2:	71bb      	strb	r3, [r7, #6]
  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	f003 031f 	and.w	r3, r3, #31
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d001      	beq.n	8003eb6 <hidd_control_xfer_cb+0x22>
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	e1b8      	b.n	8004228 <hidd_control_xfer_cb+0x394>

  uint8_t const hid_itf = get_index_by_itfnum((uint8_t) request->wIndex);
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	889b      	ldrh	r3, [r3, #4]
 8003eba:	b29b      	uxth	r3, r3
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f7ff fde6 	bl	8003a90 <get_index_by_itfnum>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  TU_VERIFY(hid_itf < CFG_TUD_HID);
 8003eca:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d001      	beq.n	8003ed6 <hidd_control_xfer_cb+0x42>
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	e1a8      	b.n	8004228 <hidd_control_xfer_cb+0x394>

  hidd_interface_t* p_hid = &_hidd_itf[hid_itf];
 8003ed6:	f897 2031 	ldrb.w	r2, [r7, #49]	; 0x31
 8003eda:	4613      	mov	r3, r2
 8003edc:	00db      	lsls	r3, r3, #3
 8003ede:	1a9b      	subs	r3, r3, r2
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	4a9a      	ldr	r2, [pc, #616]	; (800414c <hidd_control_xfer_cb+0x2b8>)
 8003ee4:	4413      	add	r3, r2
 8003ee6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD)
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d146      	bne.n	8003f84 <hidd_control_xfer_cb+0xf0>
  {
    //------------- STD Request -------------//
    if ( stage == CONTROL_STAGE_SETUP )
 8003ef6:	79bb      	ldrb	r3, [r7, #6]
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	f040 8194 	bne.w	8004226 <hidd_control_xfer_cb+0x392>
    {
      uint8_t const desc_type  = tu_u16_high(request->wValue);
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	885b      	ldrh	r3, [r3, #2]
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	837b      	strh	r3, [r7, #26]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8003f06:	8b7b      	ldrh	r3, [r7, #26]
 8003f08:	0a1b      	lsrs	r3, r3, #8
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      //uint8_t const desc_index = tu_u16_low (request->wValue);

      if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_HID)
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	785b      	ldrb	r3, [r3, #1]
 8003f16:	2b06      	cmp	r3, #6
 8003f18:	d11c      	bne.n	8003f54 <hidd_control_xfer_cb+0xc0>
 8003f1a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003f1e:	2b21      	cmp	r3, #33	; 0x21
 8003f20:	d118      	bne.n	8003f54 <hidd_control_xfer_cb+0xc0>
      {
        TU_VERIFY(p_hid->hid_descriptor);
 8003f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f24:	699b      	ldr	r3, [r3, #24]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d101      	bne.n	8003f2e <hidd_control_xfer_cb+0x9a>
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	e17c      	b.n	8004228 <hidd_control_xfer_cb+0x394>
        TU_VERIFY(tud_control_xfer(rhport, request, (void*)(uintptr_t) p_hid->hid_descriptor, p_hid->hid_descriptor->bLength));
 8003f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f30:	699a      	ldr	r2, [r3, #24]
 8003f32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	781b      	ldrb	r3, [r3, #0]
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	79f8      	ldrb	r0, [r7, #7]
 8003f3c:	6839      	ldr	r1, [r7, #0]
 8003f3e:	f002 fb95 	bl	800666c <tud_control_xfer>
 8003f42:	4603      	mov	r3, r0
 8003f44:	f083 0301 	eor.w	r3, r3, #1
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	f000 816b 	beq.w	8004226 <hidd_control_xfer_cb+0x392>
 8003f50:	2300      	movs	r3, #0
 8003f52:	e169      	b.n	8004228 <hidd_control_xfer_cb+0x394>
      }
      else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT)
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	785b      	ldrb	r3, [r3, #1]
 8003f58:	2b06      	cmp	r3, #6
 8003f5a:	d111      	bne.n	8003f80 <hidd_control_xfer_cb+0xec>
 8003f5c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003f60:	2b22      	cmp	r3, #34	; 0x22
 8003f62:	d10d      	bne.n	8003f80 <hidd_control_xfer_cb+0xec>
      {
        uint8_t const * desc_report = tud_hid_descriptor_report_cb(hid_itf);
 8003f64:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f7fd fd91 	bl	8001a90 <tud_hid_descriptor_report_cb>
 8003f6e:	61f8      	str	r0, [r7, #28]
        tud_control_xfer(rhport, request, (void*)(uintptr_t) desc_report, p_hid->report_desc_len);
 8003f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f72:	88db      	ldrh	r3, [r3, #6]
 8003f74:	79f8      	ldrb	r0, [r7, #7]
 8003f76:	69fa      	ldr	r2, [r7, #28]
 8003f78:	6839      	ldr	r1, [r7, #0]
 8003f7a:	f002 fb77 	bl	800666c <tud_control_xfer>
      {
 8003f7e:	e152      	b.n	8004226 <hidd_control_xfer_cb+0x392>
      }
      else
      {
        return false; // stall unsupported request
 8003f80:	2300      	movs	r3, #0
 8003f82:	e151      	b.n	8004228 <hidd_control_xfer_cb+0x394>
      }
    }
  }
  else if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	781b      	ldrb	r3, [r3, #0]
 8003f88:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b20      	cmp	r3, #32
 8003f90:	f040 813c 	bne.w	800420c <hidd_control_xfer_cb+0x378>
  {
    //------------- Class Specific Request -------------//
    switch( request->bRequest )
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	785b      	ldrb	r3, [r3, #1]
 8003f98:	3b01      	subs	r3, #1
 8003f9a:	2b0a      	cmp	r3, #10
 8003f9c:	f200 8134 	bhi.w	8004208 <hidd_control_xfer_cb+0x374>
 8003fa0:	a201      	add	r2, pc, #4	; (adr r2, 8003fa8 <hidd_control_xfer_cb+0x114>)
 8003fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fa6:	bf00      	nop
 8003fa8:	08003fd5 	.word	0x08003fd5
 8003fac:	080041a1 	.word	0x080041a1
 8003fb0:	080041b7 	.word	0x080041b7
 8003fb4:	08004209 	.word	0x08004209
 8003fb8:	08004209 	.word	0x08004209
 8003fbc:	08004209 	.word	0x08004209
 8003fc0:	08004209 	.word	0x08004209
 8003fc4:	08004209 	.word	0x08004209
 8003fc8:	08004099 	.word	0x08004099
 8003fcc:	08004155 	.word	0x08004155
 8003fd0:	080041cd 	.word	0x080041cd
    {
      case HID_REQ_CONTROL_GET_REPORT:
        if ( stage == CONTROL_STAGE_SETUP )
 8003fd4:	79bb      	ldrb	r3, [r7, #6]
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	f040 811a 	bne.w	8004210 <hidd_control_xfer_cb+0x37c>
        {
          uint8_t const report_type = tu_u16_high(request->wValue);
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	885b      	ldrh	r3, [r3, #2]
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	827b      	strh	r3, [r7, #18]
 8003fe4:	8a7b      	ldrh	r3, [r7, #18]
 8003fe6:	0a1b      	lsrs	r3, r3, #8
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
          uint8_t const report_id   = tu_u16_low(request->wValue);
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	885b      	ldrh	r3, [r3, #2]
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8003ff8:	8abb      	ldrh	r3, [r7, #20]
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

          uint8_t* report_buf = p_hid->epin_buf;
 8004000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004002:	3308      	adds	r3, #8
 8004004:	63fb      	str	r3, [r7, #60]	; 0x3c
          uint16_t req_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	88db      	ldrh	r3, [r3, #6]
 800400a:	b29b      	uxth	r3, r3
 800400c:	833b      	strh	r3, [r7, #24]
 800400e:	2308      	movs	r3, #8
 8004010:	82fb      	strh	r3, [r7, #22]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8004012:	8b3a      	ldrh	r2, [r7, #24]
 8004014:	8afb      	ldrh	r3, [r7, #22]
 8004016:	4293      	cmp	r3, r2
 8004018:	bf28      	it	cs
 800401a:	4613      	movcs	r3, r2
 800401c:	b29b      	uxth	r3, r3
 800401e:	877b      	strh	r3, [r7, #58]	; 0x3a

          uint16_t xferlen = 0;
 8004020:	2300      	movs	r3, #0
 8004022:	873b      	strh	r3, [r7, #56]	; 0x38

          // If host request a specific Report ID, add ID to as 1 byte of response
          if ( (report_id != HID_REPORT_TYPE_INVALID) && (req_len > 1) )
 8004024:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004028:	2b00      	cmp	r3, #0
 800402a:	d00e      	beq.n	800404a <hidd_control_xfer_cb+0x1b6>
 800402c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800402e:	2b01      	cmp	r3, #1
 8004030:	d90b      	bls.n	800404a <hidd_control_xfer_cb+0x1b6>
          {
            *report_buf++ = report_id;
 8004032:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004034:	1c5a      	adds	r2, r3, #1
 8004036:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004038:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800403c:	701a      	strb	r2, [r3, #0]
            req_len--;
 800403e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8004040:	3b01      	subs	r3, #1
 8004042:	877b      	strh	r3, [r7, #58]	; 0x3a

            xferlen++;
 8004044:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004046:	3301      	adds	r3, #1
 8004048:	873b      	strh	r3, [r7, #56]	; 0x38
          }

          xferlen += tud_hid_get_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, req_len);
 800404a:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 800404e:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
 8004052:	f897 0031 	ldrb.w	r0, [r7, #49]	; 0x31
 8004056:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8004058:	9300      	str	r3, [sp, #0]
 800405a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800405c:	f7fd fbda 	bl	8001814 <tud_hid_get_report_cb>
 8004060:	4603      	mov	r3, r0
 8004062:	461a      	mov	r2, r3
 8004064:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004066:	4413      	add	r3, r2
 8004068:	873b      	strh	r3, [r7, #56]	; 0x38
          TU_ASSERT( xferlen > 0 );
 800406a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800406c:	2b00      	cmp	r3, #0
 800406e:	d10a      	bne.n	8004086 <hidd_control_xfer_cb+0x1f2>
 8004070:	4b37      	ldr	r3, [pc, #220]	; (8004150 <hidd_control_xfer_cb+0x2bc>)
 8004072:	627b      	str	r3, [r7, #36]	; 0x24
 8004074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0301 	and.w	r3, r3, #1
 800407c:	2b00      	cmp	r3, #0
 800407e:	d000      	beq.n	8004082 <hidd_control_xfer_cb+0x1ee>
 8004080:	be00      	bkpt	0x0000
 8004082:	2300      	movs	r3, #0
 8004084:	e0d0      	b.n	8004228 <hidd_control_xfer_cb+0x394>

          tud_control_xfer(rhport, request, p_hid->epin_buf, xferlen);
 8004086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004088:	f103 0208 	add.w	r2, r3, #8
 800408c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800408e:	79f8      	ldrb	r0, [r7, #7]
 8004090:	6839      	ldr	r1, [r7, #0]
 8004092:	f002 faeb 	bl	800666c <tud_control_xfer>
        }
      break;
 8004096:	e0bb      	b.n	8004210 <hidd_control_xfer_cb+0x37c>

      case  HID_REQ_CONTROL_SET_REPORT:
        if ( stage == CONTROL_STAGE_SETUP )
 8004098:	79bb      	ldrb	r3, [r7, #6]
 800409a:	2b01      	cmp	r3, #1
 800409c:	d111      	bne.n	80040c2 <hidd_control_xfer_cb+0x22e>
        {
          TU_VERIFY(request->wLength <= sizeof(p_hid->epout_buf));
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	88db      	ldrh	r3, [r3, #6]
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	2b08      	cmp	r3, #8
 80040a6:	d901      	bls.n	80040ac <hidd_control_xfer_cb+0x218>
 80040a8:	2300      	movs	r3, #0
 80040aa:	e0bd      	b.n	8004228 <hidd_control_xfer_cb+0x394>
          tud_control_xfer(rhport, request, p_hid->epout_buf, request->wLength);
 80040ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040ae:	f103 0210 	add.w	r2, r3, #16
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	88db      	ldrh	r3, [r3, #6]
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	79f8      	ldrb	r0, [r7, #7]
 80040ba:	6839      	ldr	r1, [r7, #0]
 80040bc:	f002 fad6 	bl	800666c <tud_control_xfer>
            report_len--;
          }

          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
        }
      break;
 80040c0:	e0a8      	b.n	8004214 <hidd_control_xfer_cb+0x380>
        else if ( stage == CONTROL_STAGE_ACK )
 80040c2:	79bb      	ldrb	r3, [r7, #6]
 80040c4:	2b03      	cmp	r3, #3
 80040c6:	f040 80a5 	bne.w	8004214 <hidd_control_xfer_cb+0x380>
          uint8_t const report_type = tu_u16_high(request->wValue);
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	885b      	ldrh	r3, [r3, #2]
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 80040d2:	897b      	ldrh	r3, [r7, #10]
 80040d4:	0a1b      	lsrs	r3, r3, #8
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
          uint8_t const report_id   = tu_u16_low(request->wValue);
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	885b      	ldrh	r3, [r3, #2]
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 80040e6:	89bb      	ldrh	r3, [r7, #12]
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
          uint8_t const* report_buf = p_hid->epout_buf;
 80040ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040f0:	3310      	adds	r3, #16
 80040f2:	637b      	str	r3, [r7, #52]	; 0x34
          uint16_t report_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	88db      	ldrh	r3, [r3, #6]
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	823b      	strh	r3, [r7, #16]
 80040fc:	2308      	movs	r3, #8
 80040fe:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8004100:	8a3a      	ldrh	r2, [r7, #16]
 8004102:	89fb      	ldrh	r3, [r7, #14]
 8004104:	4293      	cmp	r3, r2
 8004106:	bf28      	it	cs
 8004108:	4613      	movcs	r3, r2
 800410a:	b29b      	uxth	r3, r3
 800410c:	867b      	strh	r3, [r7, #50]	; 0x32
          if ( (report_id != HID_REPORT_TYPE_INVALID) && (report_len > 1) && (report_id == report_buf[0]) )
 800410e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00e      	beq.n	8004134 <hidd_control_xfer_cb+0x2a0>
 8004116:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8004118:	2b01      	cmp	r3, #1
 800411a:	d90b      	bls.n	8004134 <hidd_control_xfer_cb+0x2a0>
 800411c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8004124:	429a      	cmp	r2, r3
 8004126:	d105      	bne.n	8004134 <hidd_control_xfer_cb+0x2a0>
            report_buf++;
 8004128:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800412a:	3301      	adds	r3, #1
 800412c:	637b      	str	r3, [r7, #52]	; 0x34
            report_len--;
 800412e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8004130:	3b01      	subs	r3, #1
 8004132:	867b      	strh	r3, [r7, #50]	; 0x32
          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
 8004134:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8004138:	f897 102a 	ldrb.w	r1, [r7, #42]	; 0x2a
 800413c:	f897 0031 	ldrb.w	r0, [r7, #49]	; 0x31
 8004140:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8004142:	9300      	str	r3, [sp, #0]
 8004144:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004146:	f7fd fb76 	bl	8001836 <tud_hid_set_report_cb>
      break;
 800414a:	e063      	b.n	8004214 <hidd_control_xfer_cb+0x380>
 800414c:	2000138c 	.word	0x2000138c
 8004150:	e000edf0 	.word	0xe000edf0

      case HID_REQ_CONTROL_SET_IDLE:
        if ( stage == CONTROL_STAGE_SETUP )
 8004154:	79bb      	ldrb	r3, [r7, #6]
 8004156:	2b01      	cmp	r3, #1
 8004158:	d15e      	bne.n	8004218 <hidd_control_xfer_cb+0x384>
        {
          p_hid->idle_rate = tu_u16_high(request->wValue);
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	885b      	ldrh	r3, [r3, #2]
 800415e:	b29b      	uxth	r3, r3
 8004160:	813b      	strh	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8004162:	893b      	ldrh	r3, [r7, #8]
 8004164:	0a1b      	lsrs	r3, r3, #8
 8004166:	b29b      	uxth	r3, r3
 8004168:	b2da      	uxtb	r2, r3
 800416a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800416c:	715a      	strb	r2, [r3, #5]
          if ( tud_hid_set_idle_cb )
 800416e:	4b30      	ldr	r3, [pc, #192]	; (8004230 <hidd_control_xfer_cb+0x39c>)
 8004170:	2b00      	cmp	r3, #0
 8004172:	d00f      	beq.n	8004194 <hidd_control_xfer_cb+0x300>
          {
            // stall request if callback return false
            TU_VERIFY( tud_hid_set_idle_cb( hid_itf, p_hid->idle_rate) );
 8004174:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004176:	795a      	ldrb	r2, [r3, #5]
 8004178:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800417c:	4611      	mov	r1, r2
 800417e:	4618      	mov	r0, r3
 8004180:	f3af 8000 	nop.w
 8004184:	4603      	mov	r3, r0
 8004186:	f083 0301 	eor.w	r3, r3, #1
 800418a:	b2db      	uxtb	r3, r3
 800418c:	2b00      	cmp	r3, #0
 800418e:	d001      	beq.n	8004194 <hidd_control_xfer_cb+0x300>
 8004190:	2300      	movs	r3, #0
 8004192:	e049      	b.n	8004228 <hidd_control_xfer_cb+0x394>
          }

          tud_control_status(rhport, request);
 8004194:	79fb      	ldrb	r3, [r7, #7]
 8004196:	6839      	ldr	r1, [r7, #0]
 8004198:	4618      	mov	r0, r3
 800419a:	f002 f9f5 	bl	8006588 <tud_control_status>
        }
      break;
 800419e:	e03b      	b.n	8004218 <hidd_control_xfer_cb+0x384>

      case HID_REQ_CONTROL_GET_IDLE:
        if ( stage == CONTROL_STAGE_SETUP )
 80041a0:	79bb      	ldrb	r3, [r7, #6]
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d13a      	bne.n	800421c <hidd_control_xfer_cb+0x388>
        {
          // TODO idle rate of report
          tud_control_xfer(rhport, request, &p_hid->idle_rate, 1);
 80041a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041a8:	1d5a      	adds	r2, r3, #5
 80041aa:	79f8      	ldrb	r0, [r7, #7]
 80041ac:	2301      	movs	r3, #1
 80041ae:	6839      	ldr	r1, [r7, #0]
 80041b0:	f002 fa5c 	bl	800666c <tud_control_xfer>
        }
      break;
 80041b4:	e032      	b.n	800421c <hidd_control_xfer_cb+0x388>

      case HID_REQ_CONTROL_GET_PROTOCOL:
        if ( stage == CONTROL_STAGE_SETUP )
 80041b6:	79bb      	ldrb	r3, [r7, #6]
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d131      	bne.n	8004220 <hidd_control_xfer_cb+0x38c>
        {
          tud_control_xfer(rhport, request, &p_hid->protocol_mode, 1);
 80041bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041be:	1d1a      	adds	r2, r3, #4
 80041c0:	79f8      	ldrb	r0, [r7, #7]
 80041c2:	2301      	movs	r3, #1
 80041c4:	6839      	ldr	r1, [r7, #0]
 80041c6:	f002 fa51 	bl	800666c <tud_control_xfer>
        }
      break;
 80041ca:	e029      	b.n	8004220 <hidd_control_xfer_cb+0x38c>

      case HID_REQ_CONTROL_SET_PROTOCOL:
        if ( stage == CONTROL_STAGE_SETUP )
 80041cc:	79bb      	ldrb	r3, [r7, #6]
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d105      	bne.n	80041de <hidd_control_xfer_cb+0x34a>
        {
          tud_control_status(rhport, request);
 80041d2:	79fb      	ldrb	r3, [r7, #7]
 80041d4:	6839      	ldr	r1, [r7, #0]
 80041d6:	4618      	mov	r0, r3
 80041d8:	f002 f9d6 	bl	8006588 <tud_control_status>
          if (tud_hid_set_protocol_cb)
          {
            tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
          }
        }
      break;
 80041dc:	e022      	b.n	8004224 <hidd_control_xfer_cb+0x390>
        else if ( stage == CONTROL_STAGE_ACK )
 80041de:	79bb      	ldrb	r3, [r7, #6]
 80041e0:	2b03      	cmp	r3, #3
 80041e2:	d11f      	bne.n	8004224 <hidd_control_xfer_cb+0x390>
          p_hid->protocol_mode = (uint8_t) request->wValue;
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	885b      	ldrh	r3, [r3, #2]
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	b2da      	uxtb	r2, r3
 80041ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041ee:	711a      	strb	r2, [r3, #4]
          if (tud_hid_set_protocol_cb)
 80041f0:	4b10      	ldr	r3, [pc, #64]	; (8004234 <hidd_control_xfer_cb+0x3a0>)
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d016      	beq.n	8004224 <hidd_control_xfer_cb+0x390>
            tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
 80041f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041f8:	791a      	ldrb	r2, [r3, #4]
 80041fa:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80041fe:	4611      	mov	r1, r2
 8004200:	4618      	mov	r0, r3
 8004202:	f7fd fae5 	bl	80017d0 <tud_hid_set_protocol_cb>
      break;
 8004206:	e00d      	b.n	8004224 <hidd_control_xfer_cb+0x390>

      default: return false; // stall unsupported request
 8004208:	2300      	movs	r3, #0
 800420a:	e00d      	b.n	8004228 <hidd_control_xfer_cb+0x394>
    }
  }else
  {
    return false; // stall unsupported request
 800420c:	2300      	movs	r3, #0
 800420e:	e00b      	b.n	8004228 <hidd_control_xfer_cb+0x394>
      break;
 8004210:	bf00      	nop
 8004212:	e008      	b.n	8004226 <hidd_control_xfer_cb+0x392>
      break;
 8004214:	bf00      	nop
 8004216:	e006      	b.n	8004226 <hidd_control_xfer_cb+0x392>
      break;
 8004218:	bf00      	nop
 800421a:	e004      	b.n	8004226 <hidd_control_xfer_cb+0x392>
      break;
 800421c:	bf00      	nop
 800421e:	e002      	b.n	8004226 <hidd_control_xfer_cb+0x392>
      break;
 8004220:	bf00      	nop
 8004222:	e000      	b.n	8004226 <hidd_control_xfer_cb+0x392>
      break;
 8004224:	bf00      	nop
  }

  return true;
 8004226:	2301      	movs	r3, #1
}
 8004228:	4618      	mov	r0, r3
 800422a:	3740      	adds	r7, #64	; 0x40
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	00000000 	.word	0x00000000
 8004234:	080017d1 	.word	0x080017d1

08004238 <hidd_xfer_cb>:

bool hidd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b088      	sub	sp, #32
 800423c:	af02      	add	r7, sp, #8
 800423e:	603b      	str	r3, [r7, #0]
 8004240:	4603      	mov	r3, r0
 8004242:	71fb      	strb	r3, [r7, #7]
 8004244:	460b      	mov	r3, r1
 8004246:	71bb      	strb	r3, [r7, #6]
 8004248:	4613      	mov	r3, r2
 800424a:	717b      	strb	r3, [r7, #5]
  (void) result;

  uint8_t instance = 0;
 800424c:	2300      	movs	r3, #0
 800424e:	75fb      	strb	r3, [r7, #23]
  hidd_interface_t * p_hid = _hidd_itf;
 8004250:	4b36      	ldr	r3, [pc, #216]	; (800432c <hidd_xfer_cb+0xf4>)
 8004252:	613b      	str	r3, [r7, #16]

  // Identify which interface to use
  for (instance = 0; instance < CFG_TUD_HID; instance++)
 8004254:	2300      	movs	r3, #0
 8004256:	75fb      	strb	r3, [r7, #23]
 8004258:	e014      	b.n	8004284 <hidd_xfer_cb+0x4c>
  {
    p_hid = &_hidd_itf[instance];
 800425a:	7dfa      	ldrb	r2, [r7, #23]
 800425c:	4613      	mov	r3, r2
 800425e:	00db      	lsls	r3, r3, #3
 8004260:	1a9b      	subs	r3, r3, r2
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	4a31      	ldr	r2, [pc, #196]	; (800432c <hidd_xfer_cb+0xf4>)
 8004266:	4413      	add	r3, r2
 8004268:	613b      	str	r3, [r7, #16]
    if ( (ep_addr == p_hid->ep_out) || (ep_addr == p_hid->ep_in) ) break;
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	789b      	ldrb	r3, [r3, #2]
 800426e:	79ba      	ldrb	r2, [r7, #6]
 8004270:	429a      	cmp	r2, r3
 8004272:	d00a      	beq.n	800428a <hidd_xfer_cb+0x52>
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	785b      	ldrb	r3, [r3, #1]
 8004278:	79ba      	ldrb	r2, [r7, #6]
 800427a:	429a      	cmp	r2, r3
 800427c:	d005      	beq.n	800428a <hidd_xfer_cb+0x52>
  for (instance = 0; instance < CFG_TUD_HID; instance++)
 800427e:	7dfb      	ldrb	r3, [r7, #23]
 8004280:	3301      	adds	r3, #1
 8004282:	75fb      	strb	r3, [r7, #23]
 8004284:	7dfb      	ldrb	r3, [r7, #23]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d0e7      	beq.n	800425a <hidd_xfer_cb+0x22>
  }
  TU_ASSERT(instance < CFG_TUD_HID);
 800428a:	7dfb      	ldrb	r3, [r7, #23]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d00a      	beq.n	80042a6 <hidd_xfer_cb+0x6e>
 8004290:	4b27      	ldr	r3, [pc, #156]	; (8004330 <hidd_xfer_cb+0xf8>)
 8004292:	60bb      	str	r3, [r7, #8]
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0301 	and.w	r3, r3, #1
 800429c:	2b00      	cmp	r3, #0
 800429e:	d000      	beq.n	80042a2 <hidd_xfer_cb+0x6a>
 80042a0:	be00      	bkpt	0x0000
 80042a2:	2300      	movs	r3, #0
 80042a4:	e03d      	b.n	8004322 <hidd_xfer_cb+0xea>

  // Sent report successfully
  if (ep_addr == p_hid->ep_in)
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	785b      	ldrb	r3, [r3, #1]
 80042aa:	79ba      	ldrb	r2, [r7, #6]
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d10c      	bne.n	80042ca <hidd_xfer_cb+0x92>
  {
    if (tud_hid_report_complete_cb)
 80042b0:	4b20      	ldr	r3, [pc, #128]	; (8004334 <hidd_xfer_cb+0xfc>)
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d034      	beq.n	8004320 <hidd_xfer_cb+0xe8>
    {
      tud_hid_report_complete_cb(instance, p_hid->epin_buf, (uint16_t) xferred_bytes);
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	f103 0108 	add.w	r1, r3, #8
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	b29a      	uxth	r2, r3
 80042c0:	7dfb      	ldrb	r3, [r7, #23]
 80042c2:	4618      	mov	r0, r3
 80042c4:	f7fd fa92 	bl	80017ec <tud_hid_report_complete_cb>
 80042c8:	e02a      	b.n	8004320 <hidd_xfer_cb+0xe8>
    }
  }
  // Received report
  else if (ep_addr == p_hid->ep_out)
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	789b      	ldrb	r3, [r3, #2]
 80042ce:	79ba      	ldrb	r2, [r7, #6]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d125      	bne.n	8004320 <hidd_xfer_cb+0xe8>
  {
    tud_hid_set_report_cb(instance, 0, HID_REPORT_TYPE_INVALID, p_hid->epout_buf, (uint16_t) xferred_bytes);
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	f103 0210 	add.w	r2, r3, #16
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	b29b      	uxth	r3, r3
 80042de:	7df8      	ldrb	r0, [r7, #23]
 80042e0:	9300      	str	r3, [sp, #0]
 80042e2:	4613      	mov	r3, r2
 80042e4:	2200      	movs	r2, #0
 80042e6:	2100      	movs	r1, #0
 80042e8:	f7fd faa5 	bl	8001836 <tud_hid_set_report_cb>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_hid->epout_buf, sizeof(p_hid->epout_buf)));
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	7899      	ldrb	r1, [r3, #2]
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	f103 0210 	add.w	r2, r3, #16
 80042f6:	79f8      	ldrb	r0, [r7, #7]
 80042f8:	2308      	movs	r3, #8
 80042fa:	f001 ffbf 	bl	800627c <usbd_edpt_xfer>
 80042fe:	4603      	mov	r3, r0
 8004300:	f083 0301 	eor.w	r3, r3, #1
 8004304:	b2db      	uxtb	r3, r3
 8004306:	2b00      	cmp	r3, #0
 8004308:	d00a      	beq.n	8004320 <hidd_xfer_cb+0xe8>
 800430a:	4b09      	ldr	r3, [pc, #36]	; (8004330 <hidd_xfer_cb+0xf8>)
 800430c:	60fb      	str	r3, [r7, #12]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0301 	and.w	r3, r3, #1
 8004316:	2b00      	cmp	r3, #0
 8004318:	d000      	beq.n	800431c <hidd_xfer_cb+0xe4>
 800431a:	be00      	bkpt	0x0000
 800431c:	2300      	movs	r3, #0
 800431e:	e000      	b.n	8004322 <hidd_xfer_cb+0xea>
  }

  return true;
 8004320:	2301      	movs	r3, #1
}
 8004322:	4618      	mov	r0, r3
 8004324:	3718      	adds	r7, #24
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
 800432a:	bf00      	nop
 800432c:	2000138c 	.word	0x2000138c
 8004330:	e000edf0 	.word	0xe000edf0
 8004334:	080017ed 	.word	0x080017ed

08004338 <_ff_push_const_addr>:

// Intended to be used to read from hardware USB FIFO in e.g. STM32 where all data is read from a constant address
// Code adapted from dcd_synopsys.c
// TODO generalize with configurable 1 byte or 4 byte each read
static void _ff_push_const_addr(uint8_t * ff_buf, const void * app_buf, uint16_t len)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b08a      	sub	sp, #40	; 0x28
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	4613      	mov	r3, r2
 8004344:	80fb      	strh	r3, [r7, #6]
  volatile const uint32_t * reg_rx = (volatile const uint32_t *) app_buf;
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	623b      	str	r3, [r7, #32]

  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 800434a:	88fb      	ldrh	r3, [r7, #6]
 800434c:	089b      	lsrs	r3, r3, #2
 800434e:	84fb      	strh	r3, [r7, #38]	; 0x26
  while(full_words--)
 8004350:	e00b      	b.n	800436a <_ff_push_const_addr+0x32>
  {
    tu_unaligned_write32(ff_buf, *reg_rx);
 8004352:	6a3b      	ldr	r3, [r7, #32]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68fa      	ldr	r2, [r7, #12]
 8004358:	61ba      	str	r2, [r7, #24]
 800435a:	617b      	str	r3, [r7, #20]
}

TU_ATTR_ALWAYS_INLINE static inline void tu_unaligned_write32(void *mem, uint32_t value) {
  *((uint32_t *) mem) = value;
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	697a      	ldr	r2, [r7, #20]
 8004360:	601a      	str	r2, [r3, #0]
}
 8004362:	bf00      	nop
    ff_buf += 4;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	3304      	adds	r3, #4
 8004368:	60fb      	str	r3, [r7, #12]
  while(full_words--)
 800436a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800436c:	1e5a      	subs	r2, r3, #1
 800436e:	84fa      	strh	r2, [r7, #38]	; 0x26
 8004370:	2b00      	cmp	r3, #0
 8004372:	d1ee      	bne.n	8004352 <_ff_push_const_addr+0x1a>
  }

  // Read the remaining 1-3 bytes from const app address
  uint8_t const bytes_rem = len & 0x03;
 8004374:	88fb      	ldrh	r3, [r7, #6]
 8004376:	b2db      	uxtb	r3, r3
 8004378:	f003 0303 	and.w	r3, r3, #3
 800437c:	77fb      	strb	r3, [r7, #31]
  if ( bytes_rem )
 800437e:	7ffb      	ldrb	r3, [r7, #31]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d009      	beq.n	8004398 <_ff_push_const_addr+0x60>
  {
    uint32_t tmp32 = *reg_rx;
 8004384:	6a3b      	ldr	r3, [r7, #32]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	613b      	str	r3, [r7, #16]
    memcpy(ff_buf, &tmp32, bytes_rem);
 800438a:	7ffa      	ldrb	r2, [r7, #31]
 800438c:	f107 0310 	add.w	r3, r7, #16
 8004390:	4619      	mov	r1, r3
 8004392:	68f8      	ldr	r0, [r7, #12]
 8004394:	f004 f93a 	bl	800860c <memcpy>
  }
}
 8004398:	bf00      	nop
 800439a:	3728      	adds	r7, #40	; 0x28
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <_ff_pull_const_addr>:

// Intended to be used to write to hardware USB FIFO in e.g. STM32
// where all data is written to a constant address in full word copies
static void _ff_pull_const_addr(void * app_buf, const uint8_t * ff_buf, uint16_t len)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b08a      	sub	sp, #40	; 0x28
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	60f8      	str	r0, [r7, #12]
 80043a8:	60b9      	str	r1, [r7, #8]
 80043aa:	4613      	mov	r3, r2
 80043ac:	80fb      	strh	r3, [r7, #6]
  volatile uint32_t * reg_tx = (volatile uint32_t *) app_buf;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	623b      	str	r3, [r7, #32]

  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2;
 80043b2:	88fb      	ldrh	r3, [r7, #6]
 80043b4:	089b      	lsrs	r3, r3, #2
 80043b6:	84fb      	strh	r3, [r7, #38]	; 0x26
  while(full_words--)
 80043b8:	e008      	b.n	80043cc <_ff_pull_const_addr+0x2c>
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	681a      	ldr	r2, [r3, #0]
  {
    *reg_tx = tu_unaligned_read32(ff_buf);
 80043c2:	6a3b      	ldr	r3, [r7, #32]
 80043c4:	601a      	str	r2, [r3, #0]
    ff_buf += 4;
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	3304      	adds	r3, #4
 80043ca:	60bb      	str	r3, [r7, #8]
  while(full_words--)
 80043cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80043ce:	1e5a      	subs	r2, r3, #1
 80043d0:	84fa      	strh	r2, [r7, #38]	; 0x26
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d1f1      	bne.n	80043ba <_ff_pull_const_addr+0x1a>
  }

  // Write the remaining 1-3 bytes into const address
  uint8_t const bytes_rem = len & 0x03;
 80043d6:	88fb      	ldrh	r3, [r7, #6]
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	f003 0303 	and.w	r3, r3, #3
 80043de:	77fb      	strb	r3, [r7, #31]
  if ( bytes_rem )
 80043e0:	7ffb      	ldrb	r3, [r7, #31]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d00b      	beq.n	80043fe <_ff_pull_const_addr+0x5e>
  {
    uint32_t tmp32 = 0;
 80043e6:	2300      	movs	r3, #0
 80043e8:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 80043ea:	7ffa      	ldrb	r2, [r7, #31]
 80043ec:	f107 0314 	add.w	r3, r7, #20
 80043f0:	68b9      	ldr	r1, [r7, #8]
 80043f2:	4618      	mov	r0, r3
 80043f4:	f004 f90a 	bl	800860c <memcpy>

    *reg_tx = tmp32;
 80043f8:	697a      	ldr	r2, [r7, #20]
 80043fa:	6a3b      	ldr	r3, [r7, #32]
 80043fc:	601a      	str	r2, [r3, #0]
  }
}
 80043fe:	bf00      	nop
 8004400:	3728      	adds	r7, #40	; 0x28
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}

08004406 <_ff_push>:

// send one item to fifo WITHOUT updating write pointer
static inline void _ff_push(tu_fifo_t* f, void const * app_buf, uint16_t rel)
{
 8004406:	b580      	push	{r7, lr}
 8004408:	b084      	sub	sp, #16
 800440a:	af00      	add	r7, sp, #0
 800440c:	60f8      	str	r0, [r7, #12]
 800440e:	60b9      	str	r1, [r7, #8]
 8004410:	4613      	mov	r3, r2
 8004412:	80fb      	strh	r3, [r7, #6]
  memcpy(f->buffer + (rel * f->item_size), app_buf, f->item_size);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	88fa      	ldrh	r2, [r7, #6]
 800441a:	68f9      	ldr	r1, [r7, #12]
 800441c:	88c9      	ldrh	r1, [r1, #6]
 800441e:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8004422:	b289      	uxth	r1, r1
 8004424:	fb01 f202 	mul.w	r2, r1, r2
 8004428:	1898      	adds	r0, r3, r2
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	88db      	ldrh	r3, [r3, #6]
 800442e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004432:	b29b      	uxth	r3, r3
 8004434:	461a      	mov	r2, r3
 8004436:	68b9      	ldr	r1, [r7, #8]
 8004438:	f004 f8e8 	bl	800860c <memcpy>
}
 800443c:	bf00      	nop
 800443e:	3710      	adds	r7, #16
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <_ff_push_n>:

// send n items to fifo WITHOUT updating write pointer
static void _ff_push_n(tu_fifo_t* f, void const * app_buf, uint16_t n, uint16_t wr_ptr, tu_fifo_copy_mode_t copy_mode)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b08e      	sub	sp, #56	; 0x38
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	4611      	mov	r1, r2
 8004450:	461a      	mov	r2, r3
 8004452:	460b      	mov	r3, r1
 8004454:	80fb      	strh	r3, [r7, #6]
 8004456:	4613      	mov	r3, r2
 8004458:	80bb      	strh	r3, [r7, #4]
  uint16_t const lin_count = f->depth - wr_ptr;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	889a      	ldrh	r2, [r3, #4]
 800445e:	88bb      	ldrh	r3, [r7, #4]
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t const wrap_count = n - lin_count;
 8004464:	88fa      	ldrh	r2, [r7, #6]
 8004466:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	84bb      	strh	r3, [r7, #36]	; 0x24

  uint16_t lin_bytes = lin_count * f->item_size;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	88db      	ldrh	r3, [r3, #6]
 8004470:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004474:	b29b      	uxth	r3, r3
 8004476:	461a      	mov	r2, r3
 8004478:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800447a:	fb13 f302 	smulbb	r3, r3, r2
 800447e:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t wrap_bytes = wrap_count * f->item_size;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	88db      	ldrh	r3, [r3, #6]
 8004484:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004488:	b29b      	uxth	r3, r3
 800448a:	461a      	mov	r2, r3
 800448c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800448e:	fb13 f302 	smulbb	r3, r3, r2
 8004492:	86fb      	strh	r3, [r7, #54]	; 0x36

  // current buffer of fifo
  uint8_t* ff_buf = f->buffer + (wr_ptr * f->item_size);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	88ba      	ldrh	r2, [r7, #4]
 800449a:	68f9      	ldr	r1, [r7, #12]
 800449c:	88c9      	ldrh	r1, [r1, #6]
 800449e:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80044a2:	b289      	uxth	r1, r1
 80044a4:	fb01 f202 	mul.w	r2, r1, r2
 80044a8:	4413      	add	r3, r2
 80044aa:	633b      	str	r3, [r7, #48]	; 0x30

  switch (copy_mode)
 80044ac:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d002      	beq.n	80044ba <_ff_push_n+0x76>
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d022      	beq.n	80044fe <_ff_push_n+0xba>
        // Write data wrapped part
        if (wrap_bytes > 0) _ff_push_const_addr(ff_buf, app_buf, wrap_bytes);
      }
      break;
  }
}
 80044b8:	e09e      	b.n	80045f8 <_ff_push_n+0x1b4>
      if(n <= lin_count)
 80044ba:	88fa      	ldrh	r2, [r7, #6]
 80044bc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80044be:	429a      	cmp	r2, r3
 80044c0:	d80d      	bhi.n	80044de <_ff_push_n+0x9a>
        memcpy(ff_buf, app_buf, n*f->item_size);
 80044c2:	88fb      	ldrh	r3, [r7, #6]
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	88d2      	ldrh	r2, [r2, #6]
 80044c8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80044cc:	b292      	uxth	r2, r2
 80044ce:	fb02 f303 	mul.w	r3, r2, r3
 80044d2:	461a      	mov	r2, r3
 80044d4:	68b9      	ldr	r1, [r7, #8]
 80044d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80044d8:	f004 f898 	bl	800860c <memcpy>
      break;
 80044dc:	e08c      	b.n	80045f8 <_ff_push_n+0x1b4>
        memcpy(ff_buf, app_buf, lin_bytes);
 80044de:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80044e0:	461a      	mov	r2, r3
 80044e2:	68b9      	ldr	r1, [r7, #8]
 80044e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80044e6:	f004 f891 	bl	800860c <memcpy>
        memcpy(f->buffer, ((uint8_t const*) app_buf) + lin_bytes, wrap_bytes);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6818      	ldr	r0, [r3, #0]
 80044ee:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80044f0:	68ba      	ldr	r2, [r7, #8]
 80044f2:	4413      	add	r3, r2
 80044f4:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80044f6:	4619      	mov	r1, r3
 80044f8:	f004 f888 	bl	800860c <memcpy>
      break;
 80044fc:	e07c      	b.n	80045f8 <_ff_push_n+0x1b4>
      if(n <= lin_count)
 80044fe:	88fa      	ldrh	r2, [r7, #6]
 8004500:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004502:	429a      	cmp	r2, r3
 8004504:	d80f      	bhi.n	8004526 <_ff_push_n+0xe2>
        _ff_push_const_addr(ff_buf, app_buf, n*f->item_size);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	88db      	ldrh	r3, [r3, #6]
 800450a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800450e:	b29b      	uxth	r3, r3
 8004510:	461a      	mov	r2, r3
 8004512:	88fb      	ldrh	r3, [r7, #6]
 8004514:	fb13 f302 	smulbb	r3, r3, r2
 8004518:	b29b      	uxth	r3, r3
 800451a:	461a      	mov	r2, r3
 800451c:	68b9      	ldr	r1, [r7, #8]
 800451e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004520:	f7ff ff0a 	bl	8004338 <_ff_push_const_addr>
      break;
 8004524:	e067      	b.n	80045f6 <_ff_push_n+0x1b2>
        uint16_t nLin_4n_bytes = lin_bytes & 0xFFFC;
 8004526:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004528:	f023 0303 	bic.w	r3, r3, #3
 800452c:	843b      	strh	r3, [r7, #32]
        _ff_push_const_addr(ff_buf, app_buf, nLin_4n_bytes);
 800452e:	8c3b      	ldrh	r3, [r7, #32]
 8004530:	461a      	mov	r2, r3
 8004532:	68b9      	ldr	r1, [r7, #8]
 8004534:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004536:	f7ff feff 	bl	8004338 <_ff_push_const_addr>
        ff_buf += nLin_4n_bytes;
 800453a:	8c3b      	ldrh	r3, [r7, #32]
 800453c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800453e:	4413      	add	r3, r2
 8004540:	633b      	str	r3, [r7, #48]	; 0x30
        uint8_t rem = lin_bytes & 0x03;
 8004542:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004544:	b2db      	uxtb	r3, r3
 8004546:	f003 0303 	and.w	r3, r3, #3
 800454a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        if (rem > 0)
 800454e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004552:	2b00      	cmp	r3, #0
 8004554:	d043      	beq.n	80045de <_ff_push_n+0x19a>
          volatile const uint32_t * rx_fifo = (volatile const uint32_t *) app_buf;
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	61fb      	str	r3, [r7, #28]
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 800455a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800455e:	b29b      	uxth	r3, r3
 8004560:	f1c3 0304 	rsb	r3, r3, #4
 8004564:	b29a      	uxth	r2, r3
 8004566:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004568:	837b      	strh	r3, [r7, #26]
 800456a:	4613      	mov	r3, r2
 800456c:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800456e:	8b7a      	ldrh	r2, [r7, #26]
 8004570:	8b3b      	ldrh	r3, [r7, #24]
 8004572:	4293      	cmp	r3, r2
 8004574:	bf28      	it	cs
 8004576:	4613      	movcs	r3, r2
 8004578:	b29b      	uxth	r3, r3
 800457a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
          wrap_bytes -= remrem;
 800457e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004582:	b29b      	uxth	r3, r3
 8004584:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	86fb      	strh	r3, [r7, #54]	; 0x36
          uint32_t tmp32 = *rx_fifo;
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	617b      	str	r3, [r7, #20]
          uint8_t * src_u8 = ((uint8_t *) &tmp32);
 8004590:	f107 0314 	add.w	r3, r7, #20
 8004594:	62bb      	str	r3, [r7, #40]	; 0x28
          while(rem--) *ff_buf++ = *src_u8++;
 8004596:	e007      	b.n	80045a8 <_ff_push_n+0x164>
 8004598:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800459a:	1c53      	adds	r3, r2, #1
 800459c:	62bb      	str	r3, [r7, #40]	; 0x28
 800459e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045a0:	1c59      	adds	r1, r3, #1
 80045a2:	6339      	str	r1, [r7, #48]	; 0x30
 80045a4:	7812      	ldrb	r2, [r2, #0]
 80045a6:	701a      	strb	r2, [r3, #0]
 80045a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80045ac:	1e5a      	subs	r2, r3, #1
 80045ae:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d1f0      	bne.n	8004598 <_ff_push_n+0x154>
          ff_buf = f->buffer;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	633b      	str	r3, [r7, #48]	; 0x30
          while(remrem--) *ff_buf++ = *src_u8++;
 80045bc:	e007      	b.n	80045ce <_ff_push_n+0x18a>
 80045be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80045c0:	1c53      	adds	r3, r2, #1
 80045c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80045c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045c6:	1c59      	adds	r1, r3, #1
 80045c8:	6339      	str	r1, [r7, #48]	; 0x30
 80045ca:	7812      	ldrb	r2, [r2, #0]
 80045cc:	701a      	strb	r2, [r3, #0]
 80045ce:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80045d2:	1e5a      	subs	r2, r3, #1
 80045d4:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d1f0      	bne.n	80045be <_ff_push_n+0x17a>
 80045dc:	e002      	b.n	80045e4 <_ff_push_n+0x1a0>
          ff_buf = f->buffer; // wrap around to beginning
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	633b      	str	r3, [r7, #48]	; 0x30
        if (wrap_bytes > 0) _ff_push_const_addr(ff_buf, app_buf, wrap_bytes);
 80045e4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d005      	beq.n	80045f6 <_ff_push_n+0x1b2>
 80045ea:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80045ec:	461a      	mov	r2, r3
 80045ee:	68b9      	ldr	r1, [r7, #8]
 80045f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045f2:	f7ff fea1 	bl	8004338 <_ff_push_const_addr>
      break;
 80045f6:	bf00      	nop
}
 80045f8:	bf00      	nop
 80045fa:	3738      	adds	r7, #56	; 0x38
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <_ff_pull>:

// get one item from fifo WITHOUT updating read pointer
static inline void _ff_pull(tu_fifo_t* f, void * app_buf, uint16_t rel)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b084      	sub	sp, #16
 8004604:	af00      	add	r7, sp, #0
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	4613      	mov	r3, r2
 800460c:	80fb      	strh	r3, [r7, #6]
  memcpy(app_buf, f->buffer + (rel * f->item_size), f->item_size);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	88fa      	ldrh	r2, [r7, #6]
 8004614:	68f9      	ldr	r1, [r7, #12]
 8004616:	88c9      	ldrh	r1, [r1, #6]
 8004618:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800461c:	b289      	uxth	r1, r1
 800461e:	fb01 f202 	mul.w	r2, r1, r2
 8004622:	1899      	adds	r1, r3, r2
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	88db      	ldrh	r3, [r3, #6]
 8004628:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800462c:	b29b      	uxth	r3, r3
 800462e:	461a      	mov	r2, r3
 8004630:	68b8      	ldr	r0, [r7, #8]
 8004632:	f003 ffeb 	bl	800860c <memcpy>
}
 8004636:	bf00      	nop
 8004638:	3710      	adds	r7, #16
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}

0800463e <_ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void _ff_pull_n(tu_fifo_t* f, void* app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_copy_mode_t copy_mode)
{
 800463e:	b580      	push	{r7, lr}
 8004640:	b08e      	sub	sp, #56	; 0x38
 8004642:	af00      	add	r7, sp, #0
 8004644:	60f8      	str	r0, [r7, #12]
 8004646:	60b9      	str	r1, [r7, #8]
 8004648:	4611      	mov	r1, r2
 800464a:	461a      	mov	r2, r3
 800464c:	460b      	mov	r3, r1
 800464e:	80fb      	strh	r3, [r7, #6]
 8004650:	4613      	mov	r3, r2
 8004652:	80bb      	strh	r3, [r7, #4]
  uint16_t const lin_count = f->depth - rd_ptr;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	889a      	ldrh	r2, [r3, #4]
 8004658:	88bb      	ldrh	r3, [r7, #4]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t const wrap_count = n - lin_count; // only used if wrapped
 800465e:	88fa      	ldrh	r2, [r7, #6]
 8004660:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	84bb      	strh	r3, [r7, #36]	; 0x24

  uint16_t lin_bytes = lin_count * f->item_size;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	88db      	ldrh	r3, [r3, #6]
 800466a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800466e:	b29b      	uxth	r3, r3
 8004670:	461a      	mov	r2, r3
 8004672:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004674:	fb13 f302 	smulbb	r3, r3, r2
 8004678:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	88db      	ldrh	r3, [r3, #6]
 800467e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004682:	b29b      	uxth	r3, r3
 8004684:	461a      	mov	r2, r3
 8004686:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004688:	fb13 f302 	smulbb	r3, r3, r2
 800468c:	86fb      	strh	r3, [r7, #54]	; 0x36

  // current buffer of fifo
  uint8_t* ff_buf = f->buffer + (rd_ptr * f->item_size);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	88ba      	ldrh	r2, [r7, #4]
 8004694:	68f9      	ldr	r1, [r7, #12]
 8004696:	88c9      	ldrh	r1, [r1, #6]
 8004698:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800469c:	b289      	uxth	r1, r1
 800469e:	fb01 f202 	mul.w	r2, r1, r2
 80046a2:	4413      	add	r3, r2
 80046a4:	633b      	str	r3, [r7, #48]	; 0x30

  switch (copy_mode)
 80046a6:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d002      	beq.n	80046b4 <_ff_pull_n+0x76>
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d022      	beq.n	80046f8 <_ff_pull_n+0xba>
        // Read data wrapped part
        if (wrap_bytes > 0) _ff_pull_const_addr(app_buf, ff_buf, wrap_bytes);
      }
    break;

    default: break;
 80046b2:	e0a0      	b.n	80047f6 <_ff_pull_n+0x1b8>
      if ( n <= lin_count )
 80046b4:	88fa      	ldrh	r2, [r7, #6]
 80046b6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d80d      	bhi.n	80046d8 <_ff_pull_n+0x9a>
        memcpy(app_buf, ff_buf, n*f->item_size);
 80046bc:	88fb      	ldrh	r3, [r7, #6]
 80046be:	68fa      	ldr	r2, [r7, #12]
 80046c0:	88d2      	ldrh	r2, [r2, #6]
 80046c2:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80046c6:	b292      	uxth	r2, r2
 80046c8:	fb02 f303 	mul.w	r3, r2, r3
 80046cc:	461a      	mov	r2, r3
 80046ce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80046d0:	68b8      	ldr	r0, [r7, #8]
 80046d2:	f003 ff9b 	bl	800860c <memcpy>
    break;
 80046d6:	e08e      	b.n	80047f6 <_ff_pull_n+0x1b8>
        memcpy(app_buf, ff_buf, lin_bytes);
 80046d8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80046da:	461a      	mov	r2, r3
 80046dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80046de:	68b8      	ldr	r0, [r7, #8]
 80046e0:	f003 ff94 	bl	800860c <memcpy>
        memcpy((uint8_t*) app_buf + lin_bytes, f->buffer, wrap_bytes);
 80046e4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80046e6:	68ba      	ldr	r2, [r7, #8]
 80046e8:	18d0      	adds	r0, r2, r3
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80046f0:	4619      	mov	r1, r3
 80046f2:	f003 ff8b 	bl	800860c <memcpy>
    break;
 80046f6:	e07e      	b.n	80047f6 <_ff_pull_n+0x1b8>
      if ( n <= lin_count )
 80046f8:	88fa      	ldrh	r2, [r7, #6]
 80046fa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d80f      	bhi.n	8004720 <_ff_pull_n+0xe2>
        _ff_pull_const_addr(app_buf, ff_buf, n*f->item_size);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	88db      	ldrh	r3, [r3, #6]
 8004704:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004708:	b29b      	uxth	r3, r3
 800470a:	461a      	mov	r2, r3
 800470c:	88fb      	ldrh	r3, [r7, #6]
 800470e:	fb13 f302 	smulbb	r3, r3, r2
 8004712:	b29b      	uxth	r3, r3
 8004714:	461a      	mov	r2, r3
 8004716:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004718:	68b8      	ldr	r0, [r7, #8]
 800471a:	f7ff fe41 	bl	80043a0 <_ff_pull_const_addr>
    break;
 800471e:	e069      	b.n	80047f4 <_ff_pull_n+0x1b6>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 8004720:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004722:	f023 0303 	bic.w	r3, r3, #3
 8004726:	843b      	strh	r3, [r7, #32]
        _ff_pull_const_addr(app_buf, ff_buf, lin_4n_bytes);
 8004728:	8c3b      	ldrh	r3, [r7, #32]
 800472a:	461a      	mov	r2, r3
 800472c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800472e:	68b8      	ldr	r0, [r7, #8]
 8004730:	f7ff fe36 	bl	80043a0 <_ff_pull_const_addr>
        ff_buf += lin_4n_bytes;
 8004734:	8c3b      	ldrh	r3, [r7, #32]
 8004736:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004738:	4413      	add	r3, r2
 800473a:	633b      	str	r3, [r7, #48]	; 0x30
        uint8_t rem = lin_bytes & 0x03;
 800473c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800473e:	b2db      	uxtb	r3, r3
 8004740:	f003 0303 	and.w	r3, r3, #3
 8004744:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        if (rem > 0)
 8004748:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800474c:	2b00      	cmp	r3, #0
 800474e:	d045      	beq.n	80047dc <_ff_pull_n+0x19e>
          volatile uint32_t * reg_tx = (volatile uint32_t *) app_buf;
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	61fb      	str	r3, [r7, #28]
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 8004754:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004758:	b29b      	uxth	r3, r3
 800475a:	f1c3 0304 	rsb	r3, r3, #4
 800475e:	b29a      	uxth	r2, r3
 8004760:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004762:	837b      	strh	r3, [r7, #26]
 8004764:	4613      	mov	r3, r2
 8004766:	833b      	strh	r3, [r7, #24]
 8004768:	8b7a      	ldrh	r2, [r7, #26]
 800476a:	8b3b      	ldrh	r3, [r7, #24]
 800476c:	4293      	cmp	r3, r2
 800476e:	bf28      	it	cs
 8004770:	4613      	movcs	r3, r2
 8004772:	b29b      	uxth	r3, r3
 8004774:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
          wrap_bytes -= remrem;
 8004778:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800477c:	b29b      	uxth	r3, r3
 800477e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	86fb      	strh	r3, [r7, #54]	; 0x36
          uint32_t tmp32=0;
 8004784:	2300      	movs	r3, #0
 8004786:	617b      	str	r3, [r7, #20]
          uint8_t * dst_u8 = (uint8_t *)&tmp32;
 8004788:	f107 0314 	add.w	r3, r7, #20
 800478c:	62bb      	str	r3, [r7, #40]	; 0x28
          while(rem--) *dst_u8++ = *ff_buf++;
 800478e:	e007      	b.n	80047a0 <_ff_pull_n+0x162>
 8004790:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004792:	1c53      	adds	r3, r2, #1
 8004794:	633b      	str	r3, [r7, #48]	; 0x30
 8004796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004798:	1c59      	adds	r1, r3, #1
 800479a:	62b9      	str	r1, [r7, #40]	; 0x28
 800479c:	7812      	ldrb	r2, [r2, #0]
 800479e:	701a      	strb	r2, [r3, #0]
 80047a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80047a4:	1e5a      	subs	r2, r3, #1
 80047a6:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d1f0      	bne.n	8004790 <_ff_pull_n+0x152>
          ff_buf = f->buffer;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	633b      	str	r3, [r7, #48]	; 0x30
          while(remrem--) *dst_u8++ = *ff_buf++;
 80047b4:	e007      	b.n	80047c6 <_ff_pull_n+0x188>
 80047b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047b8:	1c53      	adds	r3, r2, #1
 80047ba:	633b      	str	r3, [r7, #48]	; 0x30
 80047bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047be:	1c59      	adds	r1, r3, #1
 80047c0:	62b9      	str	r1, [r7, #40]	; 0x28
 80047c2:	7812      	ldrb	r2, [r2, #0]
 80047c4:	701a      	strb	r2, [r3, #0]
 80047c6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80047ca:	1e5a      	subs	r2, r3, #1
 80047cc:	f887 202e 	strb.w	r2, [r7, #46]	; 0x2e
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d1f0      	bne.n	80047b6 <_ff_pull_n+0x178>
          *reg_tx = tmp32;
 80047d4:	697a      	ldr	r2, [r7, #20]
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	601a      	str	r2, [r3, #0]
 80047da:	e002      	b.n	80047e2 <_ff_pull_n+0x1a4>
          ff_buf = f->buffer; // wrap around to beginning
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	633b      	str	r3, [r7, #48]	; 0x30
        if (wrap_bytes > 0) _ff_pull_const_addr(app_buf, ff_buf, wrap_bytes);
 80047e2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d005      	beq.n	80047f4 <_ff_pull_n+0x1b6>
 80047e8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80047ea:	461a      	mov	r2, r3
 80047ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80047ee:	68b8      	ldr	r0, [r7, #8]
 80047f0:	f7ff fdd6 	bl	80043a0 <_ff_pull_const_addr>
    break;
 80047f4:	bf00      	nop
  }
}
 80047f6:	bf00      	nop
 80047f8:	3738      	adds	r7, #56	; 0x38
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}

080047fe <advance_index>:
//--------------------------------------------------------------------+

// Advance an absolute index
// "absolute" index is only in the range of [0..2*depth)
static uint16_t advance_index(uint16_t depth, uint16_t idx, uint16_t offset)
{
 80047fe:	b480      	push	{r7}
 8004800:	b085      	sub	sp, #20
 8004802:	af00      	add	r7, sp, #0
 8004804:	4603      	mov	r3, r0
 8004806:	80fb      	strh	r3, [r7, #6]
 8004808:	460b      	mov	r3, r1
 800480a:	80bb      	strh	r3, [r7, #4]
 800480c:	4613      	mov	r3, r2
 800480e:	807b      	strh	r3, [r7, #2]
  // We limit the index space of p such that a correct wrap around happens
  // Check for a wrap around or if we are in unused index space - This has to be checked first!!
  // We are exploiting the wrap around to the correct index
  uint16_t new_idx = (uint16_t) (idx + offset);
 8004810:	88ba      	ldrh	r2, [r7, #4]
 8004812:	887b      	ldrh	r3, [r7, #2]
 8004814:	4413      	add	r3, r2
 8004816:	81fb      	strh	r3, [r7, #14]
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 8004818:	88ba      	ldrh	r2, [r7, #4]
 800481a:	89fb      	ldrh	r3, [r7, #14]
 800481c:	429a      	cmp	r2, r3
 800481e:	d804      	bhi.n	800482a <advance_index+0x2c>
 8004820:	89fa      	ldrh	r2, [r7, #14]
 8004822:	88fb      	ldrh	r3, [r7, #6]
 8004824:	005b      	lsls	r3, r3, #1
 8004826:	429a      	cmp	r2, r3
 8004828:	db08      	blt.n	800483c <advance_index+0x3e>
  {
    uint16_t const non_used_index_space = (uint16_t) (UINT16_MAX - (2*depth-1));
 800482a:	88fb      	ldrh	r3, [r7, #6]
 800482c:	005b      	lsls	r3, r3, #1
 800482e:	b29b      	uxth	r3, r3
 8004830:	425b      	negs	r3, r3
 8004832:	81bb      	strh	r3, [r7, #12]
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 8004834:	89fa      	ldrh	r2, [r7, #14]
 8004836:	89bb      	ldrh	r3, [r7, #12]
 8004838:	4413      	add	r3, r2
 800483a:	81fb      	strh	r3, [r7, #14]
  }

  return new_idx;
 800483c:	89fb      	ldrh	r3, [r7, #14]
}
 800483e:	4618      	mov	r0, r3
 8004840:	3714      	adds	r7, #20
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr

0800484a <_tu_fifo_peek>:
}

// Works on local copies of w and r
// Must be protected by mutexes since in case of an overflow read pointer gets modified
static bool _tu_fifo_peek(tu_fifo_t* f, void * p_buffer, uint16_t wr_idx, uint16_t rd_idx)
{
 800484a:	b580      	push	{r7, lr}
 800484c:	b08a      	sub	sp, #40	; 0x28
 800484e:	af00      	add	r7, sp, #0
 8004850:	60f8      	str	r0, [r7, #12]
 8004852:	60b9      	str	r1, [r7, #8]
 8004854:	4611      	mov	r1, r2
 8004856:	461a      	mov	r2, r3
 8004858:	460b      	mov	r3, r1
 800485a:	80fb      	strh	r3, [r7, #6]
 800485c:	4613      	mov	r3, r2
 800485e:	80bb      	strh	r3, [r7, #4]
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	889b      	ldrh	r3, [r3, #4]
 8004864:	847b      	strh	r3, [r7, #34]	; 0x22
 8004866:	88fb      	ldrh	r3, [r7, #6]
 8004868:	843b      	strh	r3, [r7, #32]
 800486a:	88bb      	ldrh	r3, [r7, #4]
 800486c:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx)
 800486e:	8c3a      	ldrh	r2, [r7, #32]
 8004870:	8bfb      	ldrh	r3, [r7, #30]
 8004872:	429a      	cmp	r2, r3
 8004874:	d304      	bcc.n	8004880 <_tu_fifo_peek+0x36>
    return (uint16_t) (wr_idx - rd_idx);
 8004876:	8c3a      	ldrh	r2, [r7, #32]
 8004878:	8bfb      	ldrh	r3, [r7, #30]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	b29b      	uxth	r3, r3
 800487e:	e008      	b.n	8004892 <_tu_fifo_peek+0x48>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 8004880:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004882:	005b      	lsls	r3, r3, #1
 8004884:	b29a      	uxth	r2, r3
 8004886:	8c39      	ldrh	r1, [r7, #32]
 8004888:	8bfb      	ldrh	r3, [r7, #30]
 800488a:	1acb      	subs	r3, r1, r3
 800488c:	b29b      	uxth	r3, r3
 800488e:	4413      	add	r3, r2
 8004890:	b29b      	uxth	r3, r3
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 8004892:	84fb      	strh	r3, [r7, #38]	; 0x26

  // nothing to peek
  if ( cnt == 0 ) return false;
 8004894:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004896:	2b00      	cmp	r3, #0
 8004898:	d101      	bne.n	800489e <_tu_fifo_peek+0x54>
 800489a:	2300      	movs	r3, #0
 800489c:	e037      	b.n	800490e <_tu_fifo_peek+0xc4>

  // Check overflow and correct if required
  if ( cnt > f->depth )
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	889b      	ldrh	r3, [r3, #4]
 80048a2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d91b      	bls.n	80048e0 <_tu_fifo_peek+0x96>
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	61bb      	str	r3, [r7, #24]
 80048ac:	88fb      	ldrh	r3, [r7, #6]
 80048ae:	82fb      	strh	r3, [r7, #22]
  if ( wr_idx >= f->depth )
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	889b      	ldrh	r3, [r3, #4]
 80048b4:	8afa      	ldrh	r2, [r7, #22]
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d305      	bcc.n	80048c6 <_tu_fifo_peek+0x7c>
    rd_idx = wr_idx - f->depth;
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	889b      	ldrh	r3, [r3, #4]
 80048be:	8afa      	ldrh	r2, [r7, #22]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	82bb      	strh	r3, [r7, #20]
 80048c4:	e004      	b.n	80048d0 <_tu_fifo_peek+0x86>
    rd_idx = wr_idx + f->depth;
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	889a      	ldrh	r2, [r3, #4]
 80048ca:	8afb      	ldrh	r3, [r7, #22]
 80048cc:	4413      	add	r3, r2
 80048ce:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	8aba      	ldrh	r2, [r7, #20]
 80048d4:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 80048d6:	8abb      	ldrh	r3, [r7, #20]
  {
    rd_idx = _ff_correct_read_index(f, wr_idx);
 80048d8:	80bb      	strh	r3, [r7, #4]
    cnt = f->depth;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	889b      	ldrh	r3, [r3, #4]
 80048de:	84fb      	strh	r3, [r7, #38]	; 0x26
  }

  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	889b      	ldrh	r3, [r3, #4]
 80048e4:	827b      	strh	r3, [r7, #18]
 80048e6:	88bb      	ldrh	r3, [r7, #4]
 80048e8:	823b      	strh	r3, [r7, #16]
  while ( idx >= depth ) idx -= depth;
 80048ea:	e003      	b.n	80048f4 <_tu_fifo_peek+0xaa>
 80048ec:	8a3a      	ldrh	r2, [r7, #16]
 80048ee:	8a7b      	ldrh	r3, [r7, #18]
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	823b      	strh	r3, [r7, #16]
 80048f4:	8a7a      	ldrh	r2, [r7, #18]
 80048f6:	8a3b      	ldrh	r3, [r7, #16]
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d9f7      	bls.n	80048ec <_tu_fifo_peek+0xa2>
  return idx;
 80048fc:	8a3b      	ldrh	r3, [r7, #16]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80048fe:	84bb      	strh	r3, [r7, #36]	; 0x24

  // Peek data
  _ff_pull(f, p_buffer, rd_ptr);
 8004900:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004902:	461a      	mov	r2, r3
 8004904:	68b9      	ldr	r1, [r7, #8]
 8004906:	68f8      	ldr	r0, [r7, #12]
 8004908:	f7ff fe7a 	bl	8004600 <_ff_pull>

  return true;
 800490c:	2301      	movs	r3, #1
}
 800490e:	4618      	mov	r0, r3
 8004910:	3728      	adds	r7, #40	; 0x28
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <_tu_fifo_peek_n>:

// Works on local copies of w and r
// Must be protected by mutexes since in case of an overflow read pointer gets modified
static uint16_t _tu_fifo_peek_n(tu_fifo_t* f, void * p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx, tu_fifo_copy_mode_t copy_mode)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b08c      	sub	sp, #48	; 0x30
 800491a:	af02      	add	r7, sp, #8
 800491c:	60f8      	str	r0, [r7, #12]
 800491e:	60b9      	str	r1, [r7, #8]
 8004920:	4611      	mov	r1, r2
 8004922:	461a      	mov	r2, r3
 8004924:	460b      	mov	r3, r1
 8004926:	80fb      	strh	r3, [r7, #6]
 8004928:	4613      	mov	r3, r2
 800492a:	80bb      	strh	r3, [r7, #4]
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	889b      	ldrh	r3, [r3, #4]
 8004930:	847b      	strh	r3, [r7, #34]	; 0x22
 8004932:	88bb      	ldrh	r3, [r7, #4]
 8004934:	843b      	strh	r3, [r7, #32]
 8004936:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004938:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx)
 800493a:	8c3a      	ldrh	r2, [r7, #32]
 800493c:	8bfb      	ldrh	r3, [r7, #30]
 800493e:	429a      	cmp	r2, r3
 8004940:	d304      	bcc.n	800494c <_tu_fifo_peek_n+0x36>
    return (uint16_t) (wr_idx - rd_idx);
 8004942:	8c3a      	ldrh	r2, [r7, #32]
 8004944:	8bfb      	ldrh	r3, [r7, #30]
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	b29b      	uxth	r3, r3
 800494a:	e008      	b.n	800495e <_tu_fifo_peek_n+0x48>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800494c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800494e:	005b      	lsls	r3, r3, #1
 8004950:	b29a      	uxth	r2, r3
 8004952:	8c39      	ldrh	r1, [r7, #32]
 8004954:	8bfb      	ldrh	r3, [r7, #30]
 8004956:	1acb      	subs	r3, r1, r3
 8004958:	b29b      	uxth	r3, r3
 800495a:	4413      	add	r3, r2
 800495c:	b29b      	uxth	r3, r3
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 800495e:	84fb      	strh	r3, [r7, #38]	; 0x26

  // nothing to peek
  if ( cnt == 0 ) return 0;
 8004960:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004962:	2b00      	cmp	r3, #0
 8004964:	d101      	bne.n	800496a <_tu_fifo_peek_n+0x54>
 8004966:	2300      	movs	r3, #0
 8004968:	e041      	b.n	80049ee <_tu_fifo_peek_n+0xd8>

  // Check overflow and correct if required
  if ( cnt > f->depth )
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	889b      	ldrh	r3, [r3, #4]
 800496e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004970:	429a      	cmp	r2, r3
 8004972:	d91b      	bls.n	80049ac <_tu_fifo_peek_n+0x96>
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	61bb      	str	r3, [r7, #24]
 8004978:	88bb      	ldrh	r3, [r7, #4]
 800497a:	82fb      	strh	r3, [r7, #22]
  if ( wr_idx >= f->depth )
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	889b      	ldrh	r3, [r3, #4]
 8004980:	8afa      	ldrh	r2, [r7, #22]
 8004982:	429a      	cmp	r2, r3
 8004984:	d305      	bcc.n	8004992 <_tu_fifo_peek_n+0x7c>
    rd_idx = wr_idx - f->depth;
 8004986:	69bb      	ldr	r3, [r7, #24]
 8004988:	889b      	ldrh	r3, [r3, #4]
 800498a:	8afa      	ldrh	r2, [r7, #22]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	82bb      	strh	r3, [r7, #20]
 8004990:	e004      	b.n	800499c <_tu_fifo_peek_n+0x86>
    rd_idx = wr_idx + f->depth;
 8004992:	69bb      	ldr	r3, [r7, #24]
 8004994:	889a      	ldrh	r2, [r3, #4]
 8004996:	8afb      	ldrh	r3, [r7, #22]
 8004998:	4413      	add	r3, r2
 800499a:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	8aba      	ldrh	r2, [r7, #20]
 80049a0:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 80049a2:	8abb      	ldrh	r3, [r7, #20]
  {
    rd_idx = _ff_correct_read_index(f, wr_idx);
 80049a4:	863b      	strh	r3, [r7, #48]	; 0x30
    cnt = f->depth;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	889b      	ldrh	r3, [r3, #4]
 80049aa:	84fb      	strh	r3, [r7, #38]	; 0x26
  }

  // Check if we can read something at and after offset - if too less is available we read what remains
  if ( cnt < n ) n = cnt;
 80049ac:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80049ae:	88fb      	ldrh	r3, [r7, #6]
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d201      	bcs.n	80049b8 <_tu_fifo_peek_n+0xa2>
 80049b4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80049b6:	80fb      	strh	r3, [r7, #6]

  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	889b      	ldrh	r3, [r3, #4]
 80049bc:	827b      	strh	r3, [r7, #18]
 80049be:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80049c0:	823b      	strh	r3, [r7, #16]
  while ( idx >= depth ) idx -= depth;
 80049c2:	e003      	b.n	80049cc <_tu_fifo_peek_n+0xb6>
 80049c4:	8a3a      	ldrh	r2, [r7, #16]
 80049c6:	8a7b      	ldrh	r3, [r7, #18]
 80049c8:	1ad3      	subs	r3, r2, r3
 80049ca:	823b      	strh	r3, [r7, #16]
 80049cc:	8a7a      	ldrh	r2, [r7, #18]
 80049ce:	8a3b      	ldrh	r3, [r7, #16]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d9f7      	bls.n	80049c4 <_tu_fifo_peek_n+0xae>
  return idx;
 80049d4:	8a3b      	ldrh	r3, [r7, #16]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80049d6:	84bb      	strh	r3, [r7, #36]	; 0x24

  // Peek data
  _ff_pull_n(f, p_buffer, n, rd_ptr, copy_mode);
 80049d8:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 80049da:	88fa      	ldrh	r2, [r7, #6]
 80049dc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80049e0:	9300      	str	r3, [sp, #0]
 80049e2:	460b      	mov	r3, r1
 80049e4:	68b9      	ldr	r1, [r7, #8]
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	f7ff fe29 	bl	800463e <_ff_pull_n>

  return n;
 80049ec:	88fb      	ldrh	r3, [r7, #6]
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3728      	adds	r7, #40	; 0x28
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <_tu_fifo_write_n>:

static uint16_t _tu_fifo_write_n(tu_fifo_t* f, const void * data, uint16_t n, tu_fifo_copy_mode_t copy_mode)
{
 80049f6:	b580      	push	{r7, lr}
 80049f8:	b092      	sub	sp, #72	; 0x48
 80049fa:	af02      	add	r7, sp, #8
 80049fc:	60f8      	str	r0, [r7, #12]
 80049fe:	60b9      	str	r1, [r7, #8]
 8004a00:	4611      	mov	r1, r2
 8004a02:	461a      	mov	r2, r3
 8004a04:	460b      	mov	r3, r1
 8004a06:	80fb      	strh	r3, [r7, #6]
 8004a08:	4613      	mov	r3, r2
 8004a0a:	717b      	strb	r3, [r7, #5]
  if ( n == 0 ) return 0;
 8004a0c:	88fb      	ldrh	r3, [r7, #6]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d101      	bne.n	8004a16 <_tu_fifo_write_n+0x20>
 8004a12:	2300      	movs	r3, #0
 8004a14:	e0bc      	b.n	8004b90 <_tu_fifo_write_n+0x19a>

  _ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	891b      	ldrh	r3, [r3, #8]
 8004a1a:	87fb      	strh	r3, [r7, #62]	; 0x3e
  uint16_t rd_idx = f->rd_idx;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	895b      	ldrh	r3, [r3, #10]
 8004a20:	86fb      	strh	r3, [r7, #54]	; 0x36

  uint8_t const* buf8 = (uint8_t const*) data;
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	63bb      	str	r3, [r7, #56]	; 0x38

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ",
                       rd_idx, wr_idx, _ff_count(f->depth, wr_idx, rd_idx), _ff_remaining(f->depth, wr_idx, rd_idx), n);

  if ( !f->overwritable )
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	79db      	ldrb	r3, [r3, #7]
 8004a2a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	f083 0301 	eor.w	r3, r3, #1
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d036      	beq.n	8004aa8 <_tu_fifo_write_n+0xb2>
  {
    // limit up to full
    uint16_t const remain = _ff_remaining(f->depth, wr_idx, rd_idx);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	889b      	ldrh	r3, [r3, #4]
 8004a3e:	857b      	strh	r3, [r7, #42]	; 0x2a
 8004a40:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8004a42:	853b      	strh	r3, [r7, #40]	; 0x28
 8004a44:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004a46:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004a48:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004a4a:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004a4c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004a4e:	847b      	strh	r3, [r7, #34]	; 0x22
 8004a50:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004a52:	843b      	strh	r3, [r7, #32]
  if (wr_idx >= rd_idx)
 8004a54:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8004a56:	8c3b      	ldrh	r3, [r7, #32]
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d304      	bcc.n	8004a66 <_tu_fifo_write_n+0x70>
    return (uint16_t) (wr_idx - rd_idx);
 8004a5c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8004a5e:	8c3b      	ldrh	r3, [r7, #32]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	b29b      	uxth	r3, r3
 8004a64:	e008      	b.n	8004a78 <_tu_fifo_write_n+0x82>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 8004a66:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004a68:	005b      	lsls	r3, r3, #1
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	8c79      	ldrh	r1, [r7, #34]	; 0x22
 8004a6e:	8c3b      	ldrh	r3, [r7, #32]
 8004a70:	1acb      	subs	r3, r1, r3
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	4413      	add	r3, r2
 8004a76:	b29b      	uxth	r3, r3
  uint16_t const count = _ff_count(depth, wr_idx, rd_idx);
 8004a78:	83fb      	strh	r3, [r7, #30]
  return (depth > count) ? (depth - count) : 0;
 8004a7a:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8004a7c:	8bfb      	ldrh	r3, [r7, #30]
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d904      	bls.n	8004a8c <_tu_fifo_write_n+0x96>
 8004a82:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8004a84:	8bfb      	ldrh	r3, [r7, #30]
 8004a86:	1ad3      	subs	r3, r2, r3
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	e000      	b.n	8004a8e <_tu_fifo_write_n+0x98>
 8004a8c:	2300      	movs	r3, #0
    uint16_t const remain = _ff_remaining(f->depth, wr_idx, rd_idx);
 8004a8e:	867b      	strh	r3, [r7, #50]	; 0x32
 8004a90:	88fb      	ldrh	r3, [r7, #6]
 8004a92:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8004a94:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8004a96:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8004a98:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8004a9a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	bf28      	it	cs
 8004aa0:	4613      	movcs	r3, r2
 8004aa2:	b29b      	uxth	r3, r3
    n = tu_min16(n, remain);
 8004aa4:	80fb      	strh	r3, [r7, #6]
 8004aa6:	e04b      	b.n	8004b40 <_tu_fifo_write_n+0x14a>
  {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e at read pointer data will be overwritten
    // Note: we can modify read buffer contents but we must not modify the read index itself within a write function!
    // Since it would end up in a race condition with read functions!
    if ( n >= f->depth )
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	889b      	ldrh	r3, [r3, #4]
 8004aac:	88fa      	ldrh	r2, [r7, #6]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d317      	bcc.n	8004ae2 <_tu_fifo_write_n+0xec>
    {
      // Only copy last part
      if ( copy_mode == TU_FIFO_COPY_INC )
 8004ab2:	797b      	ldrb	r3, [r7, #5]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d10e      	bne.n	8004ad6 <_tu_fifo_write_n+0xe0>
      {
        buf8 += (n - f->depth) * f->item_size;
 8004ab8:	88fb      	ldrh	r3, [r7, #6]
 8004aba:	68fa      	ldr	r2, [r7, #12]
 8004abc:	8892      	ldrh	r2, [r2, #4]
 8004abe:	1a9b      	subs	r3, r3, r2
 8004ac0:	68fa      	ldr	r2, [r7, #12]
 8004ac2:	88d2      	ldrh	r2, [r2, #6]
 8004ac4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8004ac8:	b292      	uxth	r2, r2
 8004aca:	fb02 f303 	mul.w	r3, r2, r3
 8004ace:	461a      	mov	r2, r3
 8004ad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ad2:	4413      	add	r3, r2
 8004ad4:	63bb      	str	r3, [r7, #56]	; 0x38
      {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	889b      	ldrh	r3, [r3, #4]
 8004ada:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 8004adc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004ade:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8004ae0:	e02e      	b.n	8004b40 <_tu_fifo_write_n+0x14a>
    }
    else
    {
      uint16_t const overflowable_count = _ff_count(f->depth, wr_idx, rd_idx);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	889b      	ldrh	r3, [r3, #4]
 8004ae6:	83bb      	strh	r3, [r7, #28]
 8004ae8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8004aea:	837b      	strh	r3, [r7, #26]
 8004aec:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004aee:	833b      	strh	r3, [r7, #24]
  if (wr_idx >= rd_idx)
 8004af0:	8b7a      	ldrh	r2, [r7, #26]
 8004af2:	8b3b      	ldrh	r3, [r7, #24]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d304      	bcc.n	8004b02 <_tu_fifo_write_n+0x10c>
    return (uint16_t) (wr_idx - rd_idx);
 8004af8:	8b7a      	ldrh	r2, [r7, #26]
 8004afa:	8b3b      	ldrh	r3, [r7, #24]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	e008      	b.n	8004b14 <_tu_fifo_write_n+0x11e>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 8004b02:	8bbb      	ldrh	r3, [r7, #28]
 8004b04:	005b      	lsls	r3, r3, #1
 8004b06:	b29a      	uxth	r2, r3
 8004b08:	8b79      	ldrh	r1, [r7, #26]
 8004b0a:	8b3b      	ldrh	r3, [r7, #24]
 8004b0c:	1acb      	subs	r3, r1, r3
 8004b0e:	b29b      	uxth	r3, r3
 8004b10:	4413      	add	r3, r2
 8004b12:	b29b      	uxth	r3, r3
      uint16_t const overflowable_count = _ff_count(f->depth, wr_idx, rd_idx);
 8004b14:	86bb      	strh	r3, [r7, #52]	; 0x34
      if (overflowable_count + n >= 2*f->depth)
 8004b16:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004b18:	88fb      	ldrh	r3, [r7, #6]
 8004b1a:	441a      	add	r2, r3
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	889b      	ldrh	r3, [r3, #4]
 8004b20:	005b      	lsls	r3, r3, #1
 8004b22:	429a      	cmp	r2, r3
 8004b24:	db0c      	blt.n	8004b40 <_tu_fifo_write_n+0x14a>
      {
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	8898      	ldrh	r0, [r3, #4]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	889a      	ldrh	r2, [r3, #4]
 8004b2e:	88fb      	ldrh	r3, [r7, #6]
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	b29a      	uxth	r2, r3
 8004b34:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004b36:	4619      	mov	r1, r3
 8004b38:	f7ff fe61 	bl	80047fe <advance_index>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	87fb      	strh	r3, [r7, #62]	; 0x3e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n)
 8004b40:	88fb      	ldrh	r3, [r7, #6]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d023      	beq.n	8004b8e <_tu_fifo_write_n+0x198>
  {
    uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	889b      	ldrh	r3, [r3, #4]
 8004b4a:	82fb      	strh	r3, [r7, #22]
 8004b4c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8004b4e:	82bb      	strh	r3, [r7, #20]
  while ( idx >= depth ) idx -= depth;
 8004b50:	e003      	b.n	8004b5a <_tu_fifo_write_n+0x164>
 8004b52:	8aba      	ldrh	r2, [r7, #20]
 8004b54:	8afb      	ldrh	r3, [r7, #22]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	82bb      	strh	r3, [r7, #20]
 8004b5a:	8afa      	ldrh	r2, [r7, #22]
 8004b5c:	8abb      	ldrh	r3, [r7, #20]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d9f7      	bls.n	8004b52 <_tu_fifo_write_n+0x15c>
  return idx;
 8004b62:	8abb      	ldrh	r3, [r7, #20]
    uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8004b64:	863b      	strh	r3, [r7, #48]	; 0x30

    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    // Write data
    _ff_push_n(f, buf8, n, wr_ptr, copy_mode);
 8004b66:	8e39      	ldrh	r1, [r7, #48]	; 0x30
 8004b68:	88fa      	ldrh	r2, [r7, #6]
 8004b6a:	797b      	ldrb	r3, [r7, #5]
 8004b6c:	9300      	str	r3, [sp, #0]
 8004b6e:	460b      	mov	r3, r1
 8004b70:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b72:	68f8      	ldr	r0, [r7, #12]
 8004b74:	f7ff fc66 	bl	8004444 <_ff_push_n>

    // Advance index
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	889b      	ldrh	r3, [r3, #4]
 8004b7c:	88fa      	ldrh	r2, [r7, #6]
 8004b7e:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 8004b80:	4618      	mov	r0, r3
 8004b82:	f7ff fe3c 	bl	80047fe <advance_index>
 8004b86:	4603      	mov	r3, r0
 8004b88:	461a      	mov	r2, r3
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  _ff_unlock(f->mutex_wr);

  return n;
 8004b8e:	88fb      	ldrh	r3, [r7, #6]
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	3740      	adds	r7, #64	; 0x40
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <_tu_fifo_read_n>:

static uint16_t _tu_fifo_read_n(tu_fifo_t* f, void * buffer, uint16_t n, tu_fifo_copy_mode_t copy_mode)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b086      	sub	sp, #24
 8004b9c:	af02      	add	r7, sp, #8
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	4611      	mov	r1, r2
 8004ba4:	461a      	mov	r2, r3
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	80fb      	strh	r3, [r7, #6]
 8004baa:	4613      	mov	r3, r2
 8004bac:	717b      	strb	r3, [r7, #5]
  _ff_lock(f->mutex_rd);

  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	891b      	ldrh	r3, [r3, #8]
 8004bb2:	b298      	uxth	r0, r3
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	895b      	ldrh	r3, [r3, #10]
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	88f9      	ldrh	r1, [r7, #6]
 8004bbc:	797a      	ldrb	r2, [r7, #5]
 8004bbe:	9201      	str	r2, [sp, #4]
 8004bc0:	9300      	str	r3, [sp, #0]
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	460a      	mov	r2, r1
 8004bc6:	68b9      	ldr	r1, [r7, #8]
 8004bc8:	68f8      	ldr	r0, [r7, #12]
 8004bca:	f7ff fea4 	bl	8004916 <_tu_fifo_peek_n>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	80fb      	strh	r3, [r7, #6]

  // Advance read pointer
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	8898      	ldrh	r0, [r3, #4]
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	895b      	ldrh	r3, [r3, #10]
 8004bda:	b29b      	uxth	r3, r3
 8004bdc:	88fa      	ldrh	r2, [r7, #6]
 8004bde:	4619      	mov	r1, r3
 8004be0:	f7ff fe0d 	bl	80047fe <advance_index>
 8004be4:	4603      	mov	r3, r0
 8004be6:	461a      	mov	r2, r3
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	815a      	strh	r2, [r3, #10]

  _ff_unlock(f->mutex_rd);
  return n;
 8004bec:	88fb      	ldrh	r3, [r7, #6]
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3710      	adds	r7, #16
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}

08004bf6 <tu_fifo_full>:

    @returns Number of items in FIFO
 */
/******************************************************************************/
bool tu_fifo_full(tu_fifo_t* f)
{
 8004bf6:	b480      	push	{r7}
 8004bf8:	b085      	sub	sp, #20
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]
  return _ff_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	8899      	ldrh	r1, [r3, #4]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	891b      	ldrh	r3, [r3, #8]
 8004c06:	b29a      	uxth	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	895b      	ldrh	r3, [r3, #10]
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	81f9      	strh	r1, [r7, #14]
 8004c10:	81ba      	strh	r2, [r7, #12]
 8004c12:	817b      	strh	r3, [r7, #10]
  if (wr_idx >= rd_idx)
 8004c14:	89ba      	ldrh	r2, [r7, #12]
 8004c16:	897b      	ldrh	r3, [r7, #10]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d304      	bcc.n	8004c26 <tu_fifo_full+0x30>
    return (uint16_t) (wr_idx - rd_idx);
 8004c1c:	89ba      	ldrh	r2, [r7, #12]
 8004c1e:	897b      	ldrh	r3, [r7, #10]
 8004c20:	1ad3      	subs	r3, r2, r3
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	e008      	b.n	8004c38 <tu_fifo_full+0x42>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 8004c26:	89fb      	ldrh	r3, [r7, #14]
 8004c28:	005b      	lsls	r3, r3, #1
 8004c2a:	b29a      	uxth	r2, r3
 8004c2c:	89b9      	ldrh	r1, [r7, #12]
 8004c2e:	897b      	ldrh	r3, [r7, #10]
 8004c30:	1acb      	subs	r3, r1, r3
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	4413      	add	r3, r2
 8004c36:	b29b      	uxth	r3, r3
  return _ff_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	8892      	ldrh	r2, [r2, #4]
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	bf2c      	ite	cs
 8004c40:	2301      	movcs	r3, #1
 8004c42:	2300      	movcc	r3, #0
 8004c44:	b2db      	uxtb	r3, r3
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3714      	adds	r7, #20
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr

08004c52 <tu_fifo_read>:

    @returns TRUE if the queue is not empty
 */
/******************************************************************************/
bool tu_fifo_read(tu_fifo_t* f, void * buffer)
{
 8004c52:	b580      	push	{r7, lr}
 8004c54:	b084      	sub	sp, #16
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	6078      	str	r0, [r7, #4]
 8004c5a:	6039      	str	r1, [r7, #0]
  _ff_lock(f->mutex_rd);

  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	891b      	ldrh	r3, [r3, #8]
 8004c60:	b29a      	uxth	r2, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	895b      	ldrh	r3, [r3, #10]
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	6839      	ldr	r1, [r7, #0]
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f7ff fded 	bl	800484a <_tu_fifo_peek>
 8004c70:	4603      	mov	r3, r0
 8004c72:	73fb      	strb	r3, [r7, #15]

  // Advance pointer
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	8898      	ldrh	r0, [r3, #4]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	895b      	ldrh	r3, [r3, #10]
 8004c7c:	b29b      	uxth	r3, r3
 8004c7e:	7bfa      	ldrb	r2, [r7, #15]
 8004c80:	b292      	uxth	r2, r2
 8004c82:	4619      	mov	r1, r3
 8004c84:	f7ff fdbb 	bl	80047fe <advance_index>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	815a      	strh	r2, [r3, #10]

  _ff_unlock(f->mutex_rd);
  return ret;
 8004c90:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3710      	adds	r7, #16
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}

08004c9a <tu_fifo_read_n_const_addr_full_words>:
{
  return _tu_fifo_read_n(f, buffer, n, TU_FIFO_COPY_INC);
}

uint16_t tu_fifo_read_n_const_addr_full_words(tu_fifo_t* f, void * buffer, uint16_t n)
{
 8004c9a:	b580      	push	{r7, lr}
 8004c9c:	b084      	sub	sp, #16
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	60f8      	str	r0, [r7, #12]
 8004ca2:	60b9      	str	r1, [r7, #8]
 8004ca4:	4613      	mov	r3, r2
 8004ca6:	80fb      	strh	r3, [r7, #6]
  return _tu_fifo_read_n(f, buffer, n, TU_FIFO_COPY_CST_FULL_WORDS);
 8004ca8:	88fa      	ldrh	r2, [r7, #6]
 8004caa:	2301      	movs	r3, #1
 8004cac:	68b9      	ldr	r1, [r7, #8]
 8004cae:	68f8      	ldr	r0, [r7, #12]
 8004cb0:	f7ff ff72 	bl	8004b98 <_tu_fifo_read_n>
 8004cb4:	4603      	mov	r3, r0
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3710      	adds	r7, #16
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}

08004cbe <tu_fifo_write>:
    @returns TRUE if the data was written to the FIFO (overwrittable
             FIFO will always return TRUE)
 */
/******************************************************************************/
bool tu_fifo_write(tu_fifo_t* f, const void * data)
{
 8004cbe:	b580      	push	{r7, lr}
 8004cc0:	b086      	sub	sp, #24
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	6078      	str	r0, [r7, #4]
 8004cc6:	6039      	str	r1, [r7, #0]
  _ff_lock(f->mutex_wr);

  bool ret;
  uint16_t const wr_idx = f->wr_idx;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	891b      	ldrh	r3, [r3, #8]
 8004ccc:	82bb      	strh	r3, [r7, #20]

  if ( tu_fifo_full(f) && !f->overwritable )
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f7ff ff91 	bl	8004bf6 <tu_fifo_full>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d00c      	beq.n	8004cf4 <tu_fifo_write+0x36>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	79db      	ldrb	r3, [r3, #7]
 8004cde:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	f083 0301 	eor.w	r3, r3, #1
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d002      	beq.n	8004cf4 <tu_fifo_write+0x36>
  {
    ret = false;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	75fb      	strb	r3, [r7, #23]
 8004cf2:	e022      	b.n	8004d3a <tu_fifo_write+0x7c>
  }else
  {
    uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	889b      	ldrh	r3, [r3, #4]
 8004cf8:	823b      	strh	r3, [r7, #16]
 8004cfa:	8abb      	ldrh	r3, [r7, #20]
 8004cfc:	81fb      	strh	r3, [r7, #14]
  while ( idx >= depth ) idx -= depth;
 8004cfe:	e003      	b.n	8004d08 <tu_fifo_write+0x4a>
 8004d00:	89fa      	ldrh	r2, [r7, #14]
 8004d02:	8a3b      	ldrh	r3, [r7, #16]
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	81fb      	strh	r3, [r7, #14]
 8004d08:	8a3a      	ldrh	r2, [r7, #16]
 8004d0a:	89fb      	ldrh	r3, [r7, #14]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d9f7      	bls.n	8004d00 <tu_fifo_write+0x42>
  return idx;
 8004d10:	89fb      	ldrh	r3, [r7, #14]
    uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8004d12:	827b      	strh	r3, [r7, #18]

    // Write data
    _ff_push(f, data, wr_ptr);
 8004d14:	8a7b      	ldrh	r3, [r7, #18]
 8004d16:	461a      	mov	r2, r3
 8004d18:	6839      	ldr	r1, [r7, #0]
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f7ff fb73 	bl	8004406 <_ff_push>

    // Advance pointer
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	889b      	ldrh	r3, [r3, #4]
 8004d24:	8ab9      	ldrh	r1, [r7, #20]
 8004d26:	2201      	movs	r2, #1
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f7ff fd68 	bl	80047fe <advance_index>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	461a      	mov	r2, r3
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	811a      	strh	r2, [r3, #8]

    ret = true;
 8004d36:	2301      	movs	r3, #1
 8004d38:	75fb      	strb	r3, [r7, #23]
  }

  _ff_unlock(f->mutex_wr);

  return ret;
 8004d3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3718      	adds	r7, #24
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <tu_fifo_write_n_const_addr_full_words>:
                Number of element
    @return Number of written elements
 */
/******************************************************************************/
uint16_t tu_fifo_write_n_const_addr_full_words(tu_fifo_t* f, const void * data, uint16_t n)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b084      	sub	sp, #16
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	60b9      	str	r1, [r7, #8]
 8004d4e:	4613      	mov	r3, r2
 8004d50:	80fb      	strh	r3, [r7, #6]
  return _tu_fifo_write_n(f, data, n, TU_FIFO_COPY_CST_FULL_WORDS);
 8004d52:	88fa      	ldrh	r2, [r7, #6]
 8004d54:	2301      	movs	r3, #1
 8004d56:	68b9      	ldr	r1, [r7, #8]
 8004d58:	68f8      	ldr	r0, [r7, #12]
 8004d5a:	f7ff fe4c 	bl	80049f6 <_tu_fifo_write_n>
 8004d5e:	4603      	mov	r3, r0
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	3710      	adds	r7, #16
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}

08004d68 <tu_fifo_clear>:
    @param[in]  f
                Pointer to the FIFO buffer to manipulate
 */
/******************************************************************************/
bool tu_fifo_clear(tu_fifo_t *f)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b083      	sub	sp, #12
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  _ff_lock(f->mutex_wr);
  _ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	811a      	strh	r2, [r3, #8]

  _ff_unlock(f->mutex_wr);
  _ff_unlock(f->mutex_rd);
  return true;
 8004d7c:	2301      	movs	r3, #1
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	370c      	adds	r7, #12
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
	...

08004d8c <tud_mounted>:
{
  return _usbd_dev.connected;
}

bool tud_mounted(void)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 8004d90:	4b06      	ldr	r3, [pc, #24]	; (8004dac <tud_mounted+0x20>)
 8004d92:	785b      	ldrb	r3, [r3, #1]
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	bf14      	ite	ne
 8004d9a:	2301      	movne	r3, #1
 8004d9c:	2300      	moveq	r3, #0
 8004d9e:	b2db      	uxtb	r3, r3
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	200013a8 	.word	0x200013a8

08004db0 <tud_suspended>:

bool tud_suspended(void)
{
 8004db0:	b480      	push	{r7}
 8004db2:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 8004db4:	4b07      	ldr	r3, [pc, #28]	; (8004dd4 <tud_suspended+0x24>)
 8004db6:	781b      	ldrb	r3, [r3, #0]
 8004db8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	bf14      	ite	ne
 8004dc2:	2301      	movne	r3, #1
 8004dc4:	2300      	moveq	r3, #0
 8004dc6:	b2db      	uxtb	r3, r3
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr
 8004dd2:	bf00      	nop
 8004dd4:	200013a8 	.word	0x200013a8

08004dd8 <tud_remote_wakeup>:

bool tud_remote_wakeup(void)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	af00      	add	r7, sp, #0
  // only wake up host if this feature is supported and enabled and we are suspended
  TU_VERIFY (_usbd_dev.suspended && _usbd_dev.remote_wakeup_support && _usbd_dev.remote_wakeup_en );
 8004ddc:	4b0f      	ldr	r3, [pc, #60]	; (8004e1c <tud_remote_wakeup+0x44>)
 8004dde:	781b      	ldrb	r3, [r3, #0]
 8004de0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00d      	beq.n	8004e06 <tud_remote_wakeup+0x2e>
 8004dea:	4b0c      	ldr	r3, [pc, #48]	; (8004e1c <tud_remote_wakeup+0x44>)
 8004dec:	781b      	ldrb	r3, [r3, #0]
 8004dee:	f003 0310 	and.w	r3, r3, #16
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d006      	beq.n	8004e06 <tud_remote_wakeup+0x2e>
 8004df8:	4b08      	ldr	r3, [pc, #32]	; (8004e1c <tud_remote_wakeup+0x44>)
 8004dfa:	781b      	ldrb	r3, [r3, #0]
 8004dfc:	f003 0308 	and.w	r3, r3, #8
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d101      	bne.n	8004e0a <tud_remote_wakeup+0x32>
 8004e06:	2300      	movs	r3, #0
 8004e08:	e005      	b.n	8004e16 <tud_remote_wakeup+0x3e>
  dcd_remote_wakeup(_usbd_rhport);
 8004e0a:	4b05      	ldr	r3, [pc, #20]	; (8004e20 <tud_remote_wakeup+0x48>)
 8004e0c:	781b      	ldrb	r3, [r3, #0]
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f002 fa2c 	bl	800726c <dcd_remote_wakeup>
  return true;
 8004e14:	2301      	movs	r3, #1
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop
 8004e1c:	200013a8 	.word	0x200013a8
 8004e20:	20000019 	.word	0x20000019

08004e24 <tud_inited>:
}

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void) {
 8004e24:	b480      	push	{r7}
 8004e26:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 8004e28:	4b05      	ldr	r3, [pc, #20]	; (8004e40 <tud_inited+0x1c>)
 8004e2a:	781b      	ldrb	r3, [r3, #0]
 8004e2c:	2bff      	cmp	r3, #255	; 0xff
 8004e2e:	bf14      	ite	ne
 8004e30:	2301      	movne	r3, #1
 8004e32:	2300      	moveq	r3, #0
 8004e34:	b2db      	uxtb	r3, r3
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr
 8004e40:	20000019 	.word	0x20000019

08004e44 <tud_init>:

bool tud_init (uint8_t rhport)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b08a      	sub	sp, #40	; 0x28
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	71fb      	strb	r3, [r7, #7]
  // skip if already initialized
  if ( tud_inited() ) return true;
 8004e4e:	f7ff ffe9 	bl	8004e24 <tud_inited>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d001      	beq.n	8004e5c <tud_init+0x18>
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e078      	b.n	8004f4e <tud_init+0x10a>
  TU_LOG_USBD("USBD init on controller %u\r\n", rhport);
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(usbd_device_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));

  tu_varclr(&_usbd_dev);
 8004e5c:	222b      	movs	r2, #43	; 0x2b
 8004e5e:	2100      	movs	r1, #0
 8004e60:	483d      	ldr	r0, [pc, #244]	; (8004f58 <tud_init+0x114>)
 8004e62:	f003 fba6 	bl	80085b2 <memset>
 8004e66:	4b3d      	ldr	r3, [pc, #244]	; (8004f5c <tud_init+0x118>)
 8004e68:	617b      	str	r3, [r7, #20]
  // enable dcd/hcd interrupt
  qhdl->interrupt_set(true);
}

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  tu_fifo_clear(&qdef->ff);
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	3304      	adds	r3, #4
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f7ff ff7a 	bl	8004d68 <tu_fifo_clear>
  return (osal_queue_t) qdef;
 8004e74:	697b      	ldr	r3, [r7, #20]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 8004e76:	4a3a      	ldr	r2, [pc, #232]	; (8004f60 <tud_init+0x11c>)
 8004e78:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 8004e7a:	4b39      	ldr	r3, [pc, #228]	; (8004f60 <tud_init+0x11c>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d10a      	bne.n	8004e98 <tud_init+0x54>
 8004e82:	4b38      	ldr	r3, [pc, #224]	; (8004f64 <tud_init+0x120>)
 8004e84:	61bb      	str	r3, [r7, #24]
 8004e86:	69bb      	ldr	r3, [r7, #24]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0301 	and.w	r3, r3, #1
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d000      	beq.n	8004e94 <tud_init+0x50>
 8004e92:	be00      	bkpt	0x0000
 8004e94:	2300      	movs	r3, #0
 8004e96:	e05a      	b.n	8004f4e <tud_init+0x10a>

  // Get application driver if available
  if ( usbd_app_driver_get_cb )
 8004e98:	4b33      	ldr	r3, [pc, #204]	; (8004f68 <tud_init+0x124>)
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d005      	beq.n	8004eaa <tud_init+0x66>
  {
    _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 8004e9e:	4833      	ldr	r0, [pc, #204]	; (8004f6c <tud_init+0x128>)
 8004ea0:	f3af 8000 	nop.w
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	4a32      	ldr	r2, [pc, #200]	; (8004f70 <tud_init+0x12c>)
 8004ea8:	6013      	str	r3, [r2, #0]
  }

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 8004eaa:	2300      	movs	r3, #0
 8004eac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004eb0:	e03b      	b.n	8004f2a <tud_init+0xe6>
 8004eb2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004eb6:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const * driver = NULL;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	60fb      	str	r3, [r7, #12]
  if ( drvid < _app_driver_count ) {
 8004ebc:	4b2b      	ldr	r3, [pc, #172]	; (8004f6c <tud_init+0x128>)
 8004ebe:	781b      	ldrb	r3, [r3, #0]
 8004ec0:	7cfa      	ldrb	r2, [r7, #19]
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d209      	bcs.n	8004eda <tud_init+0x96>
    driver = &_app_driver[drvid];
 8004ec6:	4b2a      	ldr	r3, [pc, #168]	; (8004f70 <tud_init+0x12c>)
 8004ec8:	6819      	ldr	r1, [r3, #0]
 8004eca:	7cfa      	ldrb	r2, [r7, #19]
 8004ecc:	4613      	mov	r3, r2
 8004ece:	005b      	lsls	r3, r3, #1
 8004ed0:	4413      	add	r3, r2
 8004ed2:	00db      	lsls	r3, r3, #3
 8004ed4:	440b      	add	r3, r1
 8004ed6:	60fb      	str	r3, [r7, #12]
 8004ed8:	e00f      	b.n	8004efa <tud_init+0xb6>
  } else if ( drvid < TOTAL_DRIVER_COUNT && BUILTIN_DRIVER_COUNT > 0 ){
 8004eda:	4b24      	ldr	r3, [pc, #144]	; (8004f6c <tud_init+0x128>)
 8004edc:	781b      	ldrb	r3, [r3, #0]
 8004ede:	7cfa      	ldrb	r2, [r7, #19]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d80a      	bhi.n	8004efa <tud_init+0xb6>
    driver = &_usbd_driver[drvid - _app_driver_count];
 8004ee4:	7cfb      	ldrb	r3, [r7, #19]
 8004ee6:	4a21      	ldr	r2, [pc, #132]	; (8004f6c <tud_init+0x128>)
 8004ee8:	7812      	ldrb	r2, [r2, #0]
 8004eea:	1a9a      	subs	r2, r3, r2
 8004eec:	4613      	mov	r3, r2
 8004eee:	005b      	lsls	r3, r3, #1
 8004ef0:	4413      	add	r3, r2
 8004ef2:	00db      	lsls	r3, r3, #3
 8004ef4:	4a1f      	ldr	r2, [pc, #124]	; (8004f74 <tud_init+0x130>)
 8004ef6:	4413      	add	r3, r2
 8004ef8:	60fb      	str	r3, [r7, #12]
  return driver;
 8004efa:	68fb      	ldr	r3, [r7, #12]
  {
    usbd_class_driver_t const * driver = get_driver(i);
 8004efc:	623b      	str	r3, [r7, #32]
    TU_ASSERT(driver);
 8004efe:	6a3b      	ldr	r3, [r7, #32]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d10a      	bne.n	8004f1a <tud_init+0xd6>
 8004f04:	4b17      	ldr	r3, [pc, #92]	; (8004f64 <tud_init+0x120>)
 8004f06:	61fb      	str	r3, [r7, #28]
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0301 	and.w	r3, r3, #1
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d000      	beq.n	8004f16 <tud_init+0xd2>
 8004f14:	be00      	bkpt	0x0000
 8004f16:	2300      	movs	r3, #0
 8004f18:	e019      	b.n	8004f4e <tud_init+0x10a>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 8004f1a:	6a3b      	ldr	r3, [r7, #32]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 8004f20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004f24:	3301      	adds	r3, #1
 8004f26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8004f2a:	4b10      	ldr	r3, [pc, #64]	; (8004f6c <tud_init+0x128>)
 8004f2c:	781b      	ldrb	r3, [r3, #0]
 8004f2e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d9bd      	bls.n	8004eb2 <tud_init+0x6e>
  }

  _usbd_rhport = rhport;
 8004f36:	4a10      	ldr	r2, [pc, #64]	; (8004f78 <tud_init+0x134>)
 8004f38:	79fb      	ldrb	r3, [r7, #7]
 8004f3a:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  dcd_init(rhport);
 8004f3c:	79fb      	ldrb	r3, [r7, #7]
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f002 f8a8 	bl	8007094 <dcd_init>
  dcd_int_enable(rhport);
 8004f44:	79fb      	ldrb	r3, [r7, #7]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f002 f92c 	bl	80071a4 <dcd_int_enable>

  return true;
 8004f4c:	2301      	movs	r3, #1
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3728      	adds	r7, #40	; 0x28
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	200013a8 	.word	0x200013a8
 8004f5c:	2000001c 	.word	0x2000001c
 8004f60:	2000149c 	.word	0x2000149c
 8004f64:	e000edf0 	.word	0xe000edf0
 8004f68:	00000000 	.word	0x00000000
 8004f6c:	200013d8 	.word	0x200013d8
 8004f70:	200013d4 	.word	0x200013d4
 8004f74:	080088cc 	.word	0x080088cc
 8004f78:	20000019 	.word	0x20000019

08004f7c <configuration_reset>:

static void configuration_reset(uint8_t rhport)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b088      	sub	sp, #32
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	4603      	mov	r3, r0
 8004f84:	71fb      	strb	r3, [r7, #7]
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 8004f86:	2300      	movs	r3, #0
 8004f88:	77fb      	strb	r3, [r7, #31]
 8004f8a:	e039      	b.n	8005000 <configuration_reset+0x84>
 8004f8c:	7ffb      	ldrb	r3, [r7, #31]
 8004f8e:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const * driver = NULL;
 8004f90:	2300      	movs	r3, #0
 8004f92:	60fb      	str	r3, [r7, #12]
  if ( drvid < _app_driver_count ) {
 8004f94:	4b27      	ldr	r3, [pc, #156]	; (8005034 <configuration_reset+0xb8>)
 8004f96:	781b      	ldrb	r3, [r3, #0]
 8004f98:	7cfa      	ldrb	r2, [r7, #19]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d209      	bcs.n	8004fb2 <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 8004f9e:	4b26      	ldr	r3, [pc, #152]	; (8005038 <configuration_reset+0xbc>)
 8004fa0:	6819      	ldr	r1, [r3, #0]
 8004fa2:	7cfa      	ldrb	r2, [r7, #19]
 8004fa4:	4613      	mov	r3, r2
 8004fa6:	005b      	lsls	r3, r3, #1
 8004fa8:	4413      	add	r3, r2
 8004faa:	00db      	lsls	r3, r3, #3
 8004fac:	440b      	add	r3, r1
 8004fae:	60fb      	str	r3, [r7, #12]
 8004fb0:	e00f      	b.n	8004fd2 <configuration_reset+0x56>
  } else if ( drvid < TOTAL_DRIVER_COUNT && BUILTIN_DRIVER_COUNT > 0 ){
 8004fb2:	4b20      	ldr	r3, [pc, #128]	; (8005034 <configuration_reset+0xb8>)
 8004fb4:	781b      	ldrb	r3, [r3, #0]
 8004fb6:	7cfa      	ldrb	r2, [r7, #19]
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d80a      	bhi.n	8004fd2 <configuration_reset+0x56>
    driver = &_usbd_driver[drvid - _app_driver_count];
 8004fbc:	7cfb      	ldrb	r3, [r7, #19]
 8004fbe:	4a1d      	ldr	r2, [pc, #116]	; (8005034 <configuration_reset+0xb8>)
 8004fc0:	7812      	ldrb	r2, [r2, #0]
 8004fc2:	1a9a      	subs	r2, r3, r2
 8004fc4:	4613      	mov	r3, r2
 8004fc6:	005b      	lsls	r3, r3, #1
 8004fc8:	4413      	add	r3, r2
 8004fca:	00db      	lsls	r3, r3, #3
 8004fcc:	4a1b      	ldr	r2, [pc, #108]	; (800503c <configuration_reset+0xc0>)
 8004fce:	4413      	add	r3, r2
 8004fd0:	60fb      	str	r3, [r7, #12]
  return driver;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
  {
    usbd_class_driver_t const * driver = get_driver(i);
 8004fd4:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver, );
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d109      	bne.n	8004ff0 <configuration_reset+0x74>
 8004fdc:	4b18      	ldr	r3, [pc, #96]	; (8005040 <configuration_reset+0xc4>)
 8004fde:	617b      	str	r3, [r7, #20]
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0301 	and.w	r3, r3, #1
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d01e      	beq.n	800502a <configuration_reset+0xae>
 8004fec:	be00      	bkpt	0x0000
 8004fee:	e01c      	b.n	800502a <configuration_reset+0xae>
    driver->reset(rhport);
 8004ff0:	69bb      	ldr	r3, [r7, #24]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	79fa      	ldrb	r2, [r7, #7]
 8004ff6:	4610      	mov	r0, r2
 8004ff8:	4798      	blx	r3
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 8004ffa:	7ffb      	ldrb	r3, [r7, #31]
 8004ffc:	3301      	adds	r3, #1
 8004ffe:	77fb      	strb	r3, [r7, #31]
 8005000:	4b0c      	ldr	r3, [pc, #48]	; (8005034 <configuration_reset+0xb8>)
 8005002:	781b      	ldrb	r3, [r3, #0]
 8005004:	7ffa      	ldrb	r2, [r7, #31]
 8005006:	429a      	cmp	r2, r3
 8005008:	d9c0      	bls.n	8004f8c <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 800500a:	222b      	movs	r2, #43	; 0x2b
 800500c:	2100      	movs	r1, #0
 800500e:	480d      	ldr	r0, [pc, #52]	; (8005044 <configuration_reset+0xc8>)
 8005010:	f003 facf 	bl	80085b2 <memset>
  memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 8005014:	2210      	movs	r2, #16
 8005016:	21ff      	movs	r1, #255	; 0xff
 8005018:	480b      	ldr	r0, [pc, #44]	; (8005048 <configuration_reset+0xcc>)
 800501a:	f003 faca 	bl	80085b2 <memset>
  memset(_usbd_dev.ep2drv , DRVID_INVALID, sizeof(_usbd_dev.ep2drv )); // invalid mapping
 800501e:	220c      	movs	r2, #12
 8005020:	21ff      	movs	r1, #255	; 0xff
 8005022:	480a      	ldr	r0, [pc, #40]	; (800504c <configuration_reset+0xd0>)
 8005024:	f003 fac5 	bl	80085b2 <memset>
 8005028:	e000      	b.n	800502c <configuration_reset+0xb0>
    TU_ASSERT(driver, );
 800502a:	bf00      	nop
}
 800502c:	3720      	adds	r7, #32
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}
 8005032:	bf00      	nop
 8005034:	200013d8 	.word	0x200013d8
 8005038:	200013d4 	.word	0x200013d4
 800503c:	080088cc 	.word	0x080088cc
 8005040:	e000edf0 	.word	0xe000edf0
 8005044:	200013a8 	.word	0x200013a8
 8005048:	200013ab 	.word	0x200013ab
 800504c:	200013bb 	.word	0x200013bb

08005050 <usbd_reset>:

static void usbd_reset(uint8_t rhport)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b082      	sub	sp, #8
 8005054:	af00      	add	r7, sp, #0
 8005056:	4603      	mov	r3, r0
 8005058:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 800505a:	79fb      	ldrb	r3, [r7, #7]
 800505c:	4618      	mov	r0, r3
 800505e:	f7ff ff8d 	bl	8004f7c <configuration_reset>
  usbd_control_reset();
 8005062:	f001 fb73 	bl	800674c <usbd_control_reset>
}
 8005066:	bf00      	nop
 8005068:	3708      	adds	r7, #8
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
	...

08005070 <tud_task_ext>:
      }
    }
    @endcode
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr)
{
 8005070:	b590      	push	{r4, r7, lr}
 8005072:	b093      	sub	sp, #76	; 0x4c
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	460b      	mov	r3, r1
 800507a:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if ( !tud_inited() ) return;
 800507c:	f7ff fed2 	bl	8004e24 <tud_inited>
 8005080:	4603      	mov	r3, r0
 8005082:	f083 0301 	eor.w	r3, r3, #1
 8005086:	b2db      	uxtb	r3, r3
 8005088:	2b00      	cmp	r3, #0
 800508a:	f040 814c 	bne.w	8005326 <tud_task_ext+0x2b6>

  // Loop until there is no more events in the queue
  while (1)
  {
    dcd_event_t event;
    if ( !osal_queue_receive(_usbd_q, &event, timeout_ms) ) return;
 800508e:	4baa      	ldr	r3, [pc, #680]	; (8005338 <tud_task_ext+0x2c8>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	637b      	str	r3, [r7, #52]	; 0x34
 8005094:	f107 030c 	add.w	r3, r7, #12
 8005098:	633b      	str	r3, [r7, #48]	; 0x30
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800509e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050a0:	62bb      	str	r3, [r7, #40]	; 0x28
  qhdl->interrupt_set(false);
 80050a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	2000      	movs	r0, #0
 80050a8:	4798      	blx	r3
}
 80050aa:	bf00      	nop

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  _osal_q_lock(qhdl);
  bool success = tu_fifo_read(&qhdl->ff, data);
 80050ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050ae:	3304      	adds	r3, #4
 80050b0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80050b2:	4618      	mov	r0, r3
 80050b4:	f7ff fdcd 	bl	8004c52 <tu_fifo_read>
 80050b8:	4603      	mov	r3, r0
 80050ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80050be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050c0:	623b      	str	r3, [r7, #32]
  qhdl->interrupt_set(true);
 80050c2:	6a3b      	ldr	r3, [r7, #32]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	2001      	movs	r0, #1
 80050c8:	4798      	blx	r3
}
 80050ca:	bf00      	nop
  _osal_q_unlock(qhdl);

  return success;
 80050cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80050d0:	f083 0301 	eor.w	r3, r3, #1
 80050d4:	b2db      	uxtb	r3, r3
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	f040 8127 	bne.w	800532a <tud_task_ext+0x2ba>
#if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG_USBD("\r\n"); // extra line for setup
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch ( event.event_id )
 80050dc:	7b7b      	ldrb	r3, [r7, #13]
 80050de:	3b01      	subs	r3, #1
 80050e0:	2b07      	cmp	r3, #7
 80050e2:	f200 810a 	bhi.w	80052fa <tud_task_ext+0x28a>
 80050e6:	a201      	add	r2, pc, #4	; (adr r2, 80050ec <tud_task_ext+0x7c>)
 80050e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ec:	0800510d 	.word	0x0800510d
 80050f0:	0800511d 	.word	0x0800511d
 80050f4:	080052fb 	.word	0x080052fb
 80050f8:	080052a1 	.word	0x080052a1
 80050fc:	080052d1 	.word	0x080052d1
 8005100:	08005133 	.word	0x08005133
 8005104:	080051a1 	.word	0x080051a1
 8005108:	080052eb 	.word	0x080052eb
    {
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 800510c:	7b3b      	ldrb	r3, [r7, #12]
 800510e:	4618      	mov	r0, r3
 8005110:	f7ff ff9e 	bl	8005050 <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 8005114:	7c3a      	ldrb	r2, [r7, #16]
 8005116:	4b89      	ldr	r3, [pc, #548]	; (800533c <tud_task_ext+0x2cc>)
 8005118:	709a      	strb	r2, [r3, #2]
      break;
 800511a:	e103      	b.n	8005324 <tud_task_ext+0x2b4>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 800511c:	7b3b      	ldrb	r3, [r7, #12]
 800511e:	4618      	mov	r0, r3
 8005120:	f7ff ff96 	bl	8005050 <usbd_reset>

        // invoke callback
        if (tud_umount_cb) tud_umount_cb();
 8005124:	4b86      	ldr	r3, [pc, #536]	; (8005340 <tud_task_ext+0x2d0>)
 8005126:	2b00      	cmp	r3, #0
 8005128:	f000 80f1 	beq.w	800530e <tud_task_ext+0x29e>
 800512c:	f3af 8000 	nop.w
      break;
 8005130:	e0ed      	b.n	800530e <tud_task_ext+0x29e>
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        TU_LOG_USBD("\r\n");

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 8005132:	4a82      	ldr	r2, [pc, #520]	; (800533c <tud_task_ext+0x2cc>)
 8005134:	7813      	ldrb	r3, [r2, #0]
 8005136:	f043 0301 	orr.w	r3, r3, #1
 800513a:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 800513c:	4a7f      	ldr	r2, [pc, #508]	; (800533c <tud_task_ext+0x2cc>)
 800513e:	7fd3      	ldrb	r3, [r2, #31]
 8005140:	f36f 0300 	bfc	r3, #0, #1
 8005144:	77d3      	strb	r3, [r2, #31]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 8005146:	4a7d      	ldr	r2, [pc, #500]	; (800533c <tud_task_ext+0x2cc>)
 8005148:	7fd3      	ldrb	r3, [r2, #31]
 800514a:	f36f 0382 	bfc	r3, #2, #1
 800514e:	77d3      	strb	r3, [r2, #31]
        _usbd_dev.ep_status[0][TUSB_DIR_IN ].busy = 0;
 8005150:	4a7a      	ldr	r2, [pc, #488]	; (800533c <tud_task_ext+0x2cc>)
 8005152:	f892 3020 	ldrb.w	r3, [r2, #32]
 8005156:	f36f 0300 	bfc	r3, #0, #1
 800515a:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN ].claimed = 0;
 800515e:	4a77      	ldr	r2, [pc, #476]	; (800533c <tud_task_ext+0x2cc>)
 8005160:	f892 3020 	ldrb.w	r3, [r2, #32]
 8005164:	f36f 0382 	bfc	r3, #2, #1
 8005168:	f882 3020 	strb.w	r3, [r2, #32]

        // Process control request
        if ( !process_control_request(event.rhport, &event.setup_received) )
 800516c:	7b3a      	ldrb	r2, [r7, #12]
 800516e:	f107 030c 	add.w	r3, r7, #12
 8005172:	3304      	adds	r3, #4
 8005174:	4619      	mov	r1, r3
 8005176:	4610      	mov	r0, r2
 8005178:	f000 f908 	bl	800538c <process_control_request>
 800517c:	4603      	mov	r3, r0
 800517e:	f083 0301 	eor.w	r3, r3, #1
 8005182:	b2db      	uxtb	r3, r3
 8005184:	2b00      	cmp	r3, #0
 8005186:	f000 80c4 	beq.w	8005312 <tud_task_ext+0x2a2>
        {
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 800518a:	7b3b      	ldrb	r3, [r7, #12]
 800518c:	2100      	movs	r1, #0
 800518e:	4618      	mov	r0, r3
 8005190:	f002 fbb6 	bl	8007900 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 8005194:	7b3b      	ldrb	r3, [r7, #12]
 8005196:	2180      	movs	r1, #128	; 0x80
 8005198:	4618      	mov	r0, r3
 800519a:	f002 fbb1 	bl	8007900 <dcd_edpt_stall>
        }
      break;
 800519e:	e0b8      	b.n	8005312 <tud_task_ext+0x2a2>

      case DCD_EVENT_XFER_COMPLETE:
      {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 80051a0:	7c3b      	ldrb	r3, [r7, #16]
 80051a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80051a6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80051aa:	77bb      	strb	r3, [r7, #30]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 80051ac:	7fbb      	ldrb	r3, [r7, #30]
 80051ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051b2:	b2db      	uxtb	r3, r3
        uint8_t const epnum   = tu_edpt_number(ep_addr);
 80051b4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80051b8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80051bc:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80051be:	7ffb      	ldrb	r3, [r7, #31]
 80051c0:	09db      	lsrs	r3, r3, #7
 80051c2:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 80051c4:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 80051c8:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80051cc:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80051d0:	495a      	ldr	r1, [pc, #360]	; (800533c <tud_task_ext+0x2cc>)
 80051d2:	0052      	lsls	r2, r2, #1
 80051d4:	440a      	add	r2, r1
 80051d6:	4413      	add	r3, r2
 80051d8:	f103 0218 	add.w	r2, r3, #24
 80051dc:	79d3      	ldrb	r3, [r2, #7]
 80051de:	f36f 0300 	bfc	r3, #0, #1
 80051e2:	71d3      	strb	r3, [r2, #7]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 80051e4:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80051e8:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80051ec:	4953      	ldr	r1, [pc, #332]	; (800533c <tud_task_ext+0x2cc>)
 80051ee:	0052      	lsls	r2, r2, #1
 80051f0:	440a      	add	r2, r1
 80051f2:	4413      	add	r3, r2
 80051f4:	f103 0218 	add.w	r2, r3, #24
 80051f8:	79d3      	ldrb	r3, [r2, #7]
 80051fa:	f36f 0382 	bfc	r3, #2, #1
 80051fe:	71d3      	strb	r3, [r2, #7]

        if ( 0 == epnum )
 8005200:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005204:	2b00      	cmp	r3, #0
 8005206:	d107      	bne.n	8005218 <tud_task_ext+0x1a8>
        {
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete
 8005208:	7b38      	ldrb	r0, [r7, #12]
 800520a:	7c7a      	ldrb	r2, [r7, #17]
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	f897 1047 	ldrb.w	r1, [r7, #71]	; 0x47
 8005212:	f001 fad1 	bl	80067b8 <usbd_control_xfer_cb>

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
      }
      break;
 8005216:	e085      	b.n	8005324 <tud_task_ext+0x2b4>
          usbd_class_driver_t const * driver = get_driver( _usbd_dev.ep2drv[epnum][ep_dir] );
 8005218:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 800521c:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8005220:	4946      	ldr	r1, [pc, #280]	; (800533c <tud_task_ext+0x2cc>)
 8005222:	0052      	lsls	r2, r2, #1
 8005224:	440a      	add	r2, r1
 8005226:	4413      	add	r3, r2
 8005228:	3313      	adds	r3, #19
 800522a:	781b      	ldrb	r3, [r3, #0]
 800522c:	777b      	strb	r3, [r7, #29]
  usbd_class_driver_t const * driver = NULL;
 800522e:	2300      	movs	r3, #0
 8005230:	61bb      	str	r3, [r7, #24]
  if ( drvid < _app_driver_count ) {
 8005232:	4b44      	ldr	r3, [pc, #272]	; (8005344 <tud_task_ext+0x2d4>)
 8005234:	781b      	ldrb	r3, [r3, #0]
 8005236:	7f7a      	ldrb	r2, [r7, #29]
 8005238:	429a      	cmp	r2, r3
 800523a:	d209      	bcs.n	8005250 <tud_task_ext+0x1e0>
    driver = &_app_driver[drvid];
 800523c:	4b42      	ldr	r3, [pc, #264]	; (8005348 <tud_task_ext+0x2d8>)
 800523e:	6819      	ldr	r1, [r3, #0]
 8005240:	7f7a      	ldrb	r2, [r7, #29]
 8005242:	4613      	mov	r3, r2
 8005244:	005b      	lsls	r3, r3, #1
 8005246:	4413      	add	r3, r2
 8005248:	00db      	lsls	r3, r3, #3
 800524a:	440b      	add	r3, r1
 800524c:	61bb      	str	r3, [r7, #24]
 800524e:	e00f      	b.n	8005270 <tud_task_ext+0x200>
  } else if ( drvid < TOTAL_DRIVER_COUNT && BUILTIN_DRIVER_COUNT > 0 ){
 8005250:	4b3c      	ldr	r3, [pc, #240]	; (8005344 <tud_task_ext+0x2d4>)
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	7f7a      	ldrb	r2, [r7, #29]
 8005256:	429a      	cmp	r2, r3
 8005258:	d80a      	bhi.n	8005270 <tud_task_ext+0x200>
    driver = &_usbd_driver[drvid - _app_driver_count];
 800525a:	7f7b      	ldrb	r3, [r7, #29]
 800525c:	4a39      	ldr	r2, [pc, #228]	; (8005344 <tud_task_ext+0x2d4>)
 800525e:	7812      	ldrb	r2, [r2, #0]
 8005260:	1a9a      	subs	r2, r3, r2
 8005262:	4613      	mov	r3, r2
 8005264:	005b      	lsls	r3, r3, #1
 8005266:	4413      	add	r3, r2
 8005268:	00db      	lsls	r3, r3, #3
 800526a:	4a38      	ldr	r2, [pc, #224]	; (800534c <tud_task_ext+0x2dc>)
 800526c:	4413      	add	r3, r2
 800526e:	61bb      	str	r3, [r7, #24]
  return driver;
 8005270:	69bb      	ldr	r3, [r7, #24]
          usbd_class_driver_t const * driver = get_driver( _usbd_dev.ep2drv[epnum][ep_dir] );
 8005272:	643b      	str	r3, [r7, #64]	; 0x40
          TU_ASSERT(driver, );
 8005274:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005276:	2b00      	cmp	r3, #0
 8005278:	d109      	bne.n	800528e <tud_task_ext+0x21e>
 800527a:	4b35      	ldr	r3, [pc, #212]	; (8005350 <tud_task_ext+0x2e0>)
 800527c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800527e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 0301 	and.w	r3, r3, #1
 8005286:	2b00      	cmp	r3, #0
 8005288:	d051      	beq.n	800532e <tud_task_ext+0x2be>
 800528a:	be00      	bkpt	0x0000
 800528c:	e04f      	b.n	800532e <tud_task_ext+0x2be>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800528e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005290:	691c      	ldr	r4, [r3, #16]
 8005292:	7b38      	ldrb	r0, [r7, #12]
 8005294:	7c7a      	ldrb	r2, [r7, #17]
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	f897 1047 	ldrb.w	r1, [r7, #71]	; 0x47
 800529c:	47a0      	blx	r4
      break;
 800529e:	e041      	b.n	8005324 <tud_task_ext+0x2b4>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if ( _usbd_dev.connected )
 80052a0:	4b26      	ldr	r3, [pc, #152]	; (800533c <tud_task_ext+0x2cc>)
 80052a2:	781b      	ldrb	r3, [r3, #0]
 80052a4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d033      	beq.n	8005316 <tud_task_ext+0x2a6>
        {
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          if (tud_suspend_cb) tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 80052ae:	4b29      	ldr	r3, [pc, #164]	; (8005354 <tud_task_ext+0x2e4>)
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d030      	beq.n	8005316 <tud_task_ext+0x2a6>
 80052b4:	4b21      	ldr	r3, [pc, #132]	; (800533c <tud_task_ext+0x2cc>)
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	2b00      	cmp	r3, #0
 80052c0:	bf14      	ite	ne
 80052c2:	2301      	movne	r3, #1
 80052c4:	2300      	moveq	r3, #0
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	4618      	mov	r0, r3
 80052ca:	f3af 8000 	nop.w
        }else
        {
          TU_LOG_USBD(" Skipped\r\n");
        }
      break;
 80052ce:	e022      	b.n	8005316 <tud_task_ext+0x2a6>

      case DCD_EVENT_RESUME:
        if ( _usbd_dev.connected )
 80052d0:	4b1a      	ldr	r3, [pc, #104]	; (800533c <tud_task_ext+0x2cc>)
 80052d2:	781b      	ldrb	r3, [r3, #0]
 80052d4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d01d      	beq.n	800531a <tud_task_ext+0x2aa>
        {
          TU_LOG_USBD("\r\n");
          if (tud_resume_cb) tud_resume_cb();
 80052de:	4b1e      	ldr	r3, [pc, #120]	; (8005358 <tud_task_ext+0x2e8>)
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d01a      	beq.n	800531a <tud_task_ext+0x2aa>
 80052e4:	f3af 8000 	nop.w
        }else
        {
          TU_LOG_USBD(" Skipped\r\n");
        }
      break;
 80052e8:	e017      	b.n	800531a <tud_task_ext+0x2aa>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if ( event.func_call.func ) event.func_call.func(event.func_call.param);
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d016      	beq.n	800531e <tud_task_ext+0x2ae>
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	697a      	ldr	r2, [r7, #20]
 80052f4:	4610      	mov	r0, r2
 80052f6:	4798      	blx	r3
      break;
 80052f8:	e011      	b.n	800531e <tud_task_ext+0x2ae>

      case DCD_EVENT_SOF:
      default:
        TU_BREAKPOINT();
 80052fa:	4b15      	ldr	r3, [pc, #84]	; (8005350 <tud_task_ext+0x2e0>)
 80052fc:	63bb      	str	r3, [r7, #56]	; 0x38
 80052fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f003 0301 	and.w	r3, r3, #1
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00b      	beq.n	8005322 <tud_task_ext+0x2b2>
 800530a:	be00      	bkpt	0x0000
      break;
 800530c:	e009      	b.n	8005322 <tud_task_ext+0x2b2>
      break;
 800530e:	bf00      	nop
 8005310:	e6bd      	b.n	800508e <tud_task_ext+0x1e>
      break;
 8005312:	bf00      	nop
 8005314:	e6bb      	b.n	800508e <tud_task_ext+0x1e>
      break;
 8005316:	bf00      	nop
 8005318:	e6b9      	b.n	800508e <tud_task_ext+0x1e>
      break;
 800531a:	bf00      	nop
 800531c:	e6b7      	b.n	800508e <tud_task_ext+0x1e>
      break;
 800531e:	bf00      	nop
 8005320:	e6b5      	b.n	800508e <tud_task_ext+0x1e>
      break;
 8005322:	bf00      	nop
  {
 8005324:	e6b3      	b.n	800508e <tud_task_ext+0x1e>
  if ( !tud_inited() ) return;
 8005326:	bf00      	nop
 8005328:	e002      	b.n	8005330 <tud_task_ext+0x2c0>
    if ( !osal_queue_receive(_usbd_q, &event, timeout_ms) ) return;
 800532a:	bf00      	nop
 800532c:	e000      	b.n	8005330 <tud_task_ext+0x2c0>
          TU_ASSERT(driver, );
 800532e:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) return;
#endif
  }
}
 8005330:	374c      	adds	r7, #76	; 0x4c
 8005332:	46bd      	mov	sp, r7
 8005334:	bd90      	pop	{r4, r7, pc}
 8005336:	bf00      	nop
 8005338:	2000149c 	.word	0x2000149c
 800533c:	200013a8 	.word	0x200013a8
 8005340:	00000000 	.word	0x00000000
 8005344:	200013d8 	.word	0x200013d8
 8005348:	200013d4 	.word	0x200013d4
 800534c:	080088cc 	.word	0x080088cc
 8005350:	e000edf0 	.word	0xe000edf0
	...

0800535c <invoke_class_control>:
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	4603      	mov	r3, r0
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	607a      	str	r2, [r7, #4]
 8005368:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	68db      	ldr	r3, [r3, #12]
 800536e:	4618      	mov	r0, r3
 8005370:	f001 f9f8 	bl	8006764 <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	7bf8      	ldrb	r0, [r7, #15]
 800537a:	687a      	ldr	r2, [r7, #4]
 800537c:	2101      	movs	r1, #1
 800537e:	4798      	blx	r3
 8005380:	4603      	mov	r3, r0
}
 8005382:	4618      	mov	r0, r3
 8005384:	3710      	adds	r7, #16
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
	...

0800538c <process_control_request>:

// This handles the actual request and its response.
// return false will cause its caller to stall control endpoint
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b09a      	sub	sp, #104	; 0x68
 8005390:	af00      	add	r7, sp, #0
 8005392:	4603      	mov	r3, r0
 8005394:	6039      	str	r1, [r7, #0]
 8005396:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 8005398:	2000      	movs	r0, #0
 800539a:	f001 f9e3 	bl	8006764 <usbd_control_set_complete_callback>

  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	781b      	ldrb	r3, [r3, #0]
 80053a2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	2b60      	cmp	r3, #96	; 0x60
 80053aa:	d10a      	bne.n	80053c2 <process_control_request+0x36>
 80053ac:	4ba9      	ldr	r3, [pc, #676]	; (8005654 <process_control_request+0x2c8>)
 80053ae:	633b      	str	r3, [r7, #48]	; 0x30
 80053b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 0301 	and.w	r3, r3, #1
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d000      	beq.n	80053be <process_control_request+0x32>
 80053bc:	be00      	bkpt	0x0000
 80053be:	2300      	movs	r3, #0
 80053c0:	e2d3      	b.n	800596a <process_control_request+0x5de>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR )
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	781b      	ldrb	r3, [r3, #0]
 80053c6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	2b40      	cmp	r3, #64	; 0x40
 80053ce:	d10f      	bne.n	80053f0 <process_control_request+0x64>
  {
    TU_VERIFY(tud_vendor_control_xfer_cb);
 80053d0:	4ba1      	ldr	r3, [pc, #644]	; (8005658 <process_control_request+0x2cc>)
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d101      	bne.n	80053da <process_control_request+0x4e>
 80053d6:	2300      	movs	r3, #0
 80053d8:	e2c7      	b.n	800596a <process_control_request+0x5de>

    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 80053da:	489f      	ldr	r0, [pc, #636]	; (8005658 <process_control_request+0x2cc>)
 80053dc:	f001 f9c2 	bl	8006764 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 80053e0:	79fb      	ldrb	r3, [r7, #7]
 80053e2:	683a      	ldr	r2, [r7, #0]
 80053e4:	2101      	movs	r1, #1
 80053e6:	4618      	mov	r0, r3
 80053e8:	f3af 8000 	nop.w
 80053ec:	4603      	mov	r3, r0
 80053ee:	e2bc      	b.n	800596a <process_control_request+0x5de>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch ( p_request->bmRequestType_bit.recipient )
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	781b      	ldrb	r3, [r3, #0]
 80053f4:	f3c3 0304 	ubfx	r3, r3, #0, #5
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	f000 81d8 	beq.w	80057b0 <process_control_request+0x424>
 8005400:	2b02      	cmp	r3, #2
 8005402:	f300 82a5 	bgt.w	8005950 <process_control_request+0x5c4>
 8005406:	2b00      	cmp	r3, #0
 8005408:	d003      	beq.n	8005412 <process_control_request+0x86>
 800540a:	2b01      	cmp	r3, #1
 800540c:	f000 815a 	beq.w	80056c4 <process_control_request+0x338>
 8005410:	e29e      	b.n	8005950 <process_control_request+0x5c4>
  {
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type )
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	781b      	ldrb	r3, [r3, #0]
 8005416:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800541a:	b2db      	uxtb	r3, r3
 800541c:	2b20      	cmp	r3, #32
 800541e:	d148      	bne.n	80054b2 <process_control_request+0x126>
      {
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	889b      	ldrh	r3, [r3, #4]
 8005424:	b29b      	uxth	r3, r3
 8005426:	85fb      	strh	r3, [r7, #46]	; 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8005428:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800542a:	b2db      	uxtb	r3, r3
 800542c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 8005430:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005434:	2b0f      	cmp	r3, #15
 8005436:	d901      	bls.n	800543c <process_control_request+0xb0>
 8005438:	2300      	movs	r3, #0
 800543a:	e296      	b.n	800596a <process_control_request+0x5de>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800543c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005440:	4a86      	ldr	r2, [pc, #536]	; (800565c <process_control_request+0x2d0>)
 8005442:	4413      	add	r3, r2
 8005444:	78db      	ldrb	r3, [r3, #3]
 8005446:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  usbd_class_driver_t const * driver = NULL;
 800544a:	2300      	movs	r3, #0
 800544c:	62bb      	str	r3, [r7, #40]	; 0x28
  if ( drvid < _app_driver_count ) {
 800544e:	4b84      	ldr	r3, [pc, #528]	; (8005660 <process_control_request+0x2d4>)
 8005450:	781b      	ldrb	r3, [r3, #0]
 8005452:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8005456:	429a      	cmp	r2, r3
 8005458:	d20a      	bcs.n	8005470 <process_control_request+0xe4>
    driver = &_app_driver[drvid];
 800545a:	4b82      	ldr	r3, [pc, #520]	; (8005664 <process_control_request+0x2d8>)
 800545c:	6819      	ldr	r1, [r3, #0]
 800545e:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8005462:	4613      	mov	r3, r2
 8005464:	005b      	lsls	r3, r3, #1
 8005466:	4413      	add	r3, r2
 8005468:	00db      	lsls	r3, r3, #3
 800546a:	440b      	add	r3, r1
 800546c:	62bb      	str	r3, [r7, #40]	; 0x28
 800546e:	e011      	b.n	8005494 <process_control_request+0x108>
  } else if ( drvid < TOTAL_DRIVER_COUNT && BUILTIN_DRIVER_COUNT > 0 ){
 8005470:	4b7b      	ldr	r3, [pc, #492]	; (8005660 <process_control_request+0x2d4>)
 8005472:	781b      	ldrb	r3, [r3, #0]
 8005474:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8005478:	429a      	cmp	r2, r3
 800547a:	d80b      	bhi.n	8005494 <process_control_request+0x108>
    driver = &_usbd_driver[drvid - _app_driver_count];
 800547c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005480:	4a77      	ldr	r2, [pc, #476]	; (8005660 <process_control_request+0x2d4>)
 8005482:	7812      	ldrb	r2, [r2, #0]
 8005484:	1a9a      	subs	r2, r3, r2
 8005486:	4613      	mov	r3, r2
 8005488:	005b      	lsls	r3, r3, #1
 800548a:	4413      	add	r3, r2
 800548c:	00db      	lsls	r3, r3, #3
 800548e:	4a76      	ldr	r2, [pc, #472]	; (8005668 <process_control_request+0x2dc>)
 8005490:	4413      	add	r3, r2
 8005492:	62bb      	str	r3, [r7, #40]	; 0x28
  return driver;
 8005494:	6abb      	ldr	r3, [r7, #40]	; 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8005496:	63bb      	str	r3, [r7, #56]	; 0x38
        TU_VERIFY(driver);
 8005498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800549a:	2b00      	cmp	r3, #0
 800549c:	d101      	bne.n	80054a2 <process_control_request+0x116>
 800549e:	2300      	movs	r3, #0
 80054a0:	e263      	b.n	800596a <process_control_request+0x5de>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 80054a2:	79fb      	ldrb	r3, [r7, #7]
 80054a4:	683a      	ldr	r2, [r7, #0]
 80054a6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80054a8:	4618      	mov	r0, r3
 80054aa:	f7ff ff57 	bl	800535c <invoke_class_control>
 80054ae:	4603      	mov	r3, r0
 80054b0:	e25b      	b.n	800596a <process_control_request+0x5de>
      }

      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	781b      	ldrb	r3, [r3, #0]
 80054b6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d00a      	beq.n	80054d6 <process_control_request+0x14a>
      {
        // Non standard request is not supported
        TU_BREAKPOINT();
 80054c0:	4b64      	ldr	r3, [pc, #400]	; (8005654 <process_control_request+0x2c8>)
 80054c2:	643b      	str	r3, [r7, #64]	; 0x40
 80054c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 0301 	and.w	r3, r3, #1
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d000      	beq.n	80054d2 <process_control_request+0x146>
 80054d0:	be00      	bkpt	0x0000
        return false;
 80054d2:	2300      	movs	r3, #0
 80054d4:	e249      	b.n	800596a <process_control_request+0x5de>
      }

      switch ( p_request->bRequest )
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	785b      	ldrb	r3, [r3, #1]
 80054da:	2b09      	cmp	r3, #9
 80054dc:	f200 80e5 	bhi.w	80056aa <process_control_request+0x31e>
 80054e0:	a201      	add	r2, pc, #4	; (adr r2, 80054e8 <process_control_request+0x15c>)
 80054e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054e6:	bf00      	nop
 80054e8:	08005675 	.word	0x08005675
 80054ec:	0800562f 	.word	0x0800562f
 80054f0:	080056ab 	.word	0x080056ab
 80054f4:	0800560b 	.word	0x0800560b
 80054f8:	080056ab 	.word	0x080056ab
 80054fc:	08005511 	.word	0x08005511
 8005500:	080055f1 	.word	0x080055f1
 8005504:	080056ab 	.word	0x080056ab
 8005508:	08005535 	.word	0x08005535
 800550c:	0800554d 	.word	0x0800554d
      {
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 8005510:	6838      	ldr	r0, [r7, #0]
 8005512:	f001 f937 	bl	8006784 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	885b      	ldrh	r3, [r3, #2]
 800551a:	b29b      	uxth	r3, r3
 800551c:	b2da      	uxtb	r2, r3
 800551e:	79fb      	ldrb	r3, [r7, #7]
 8005520:	4611      	mov	r1, r2
 8005522:	4618      	mov	r0, r3
 8005524:	f001 fe6e 	bl	8007204 <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 8005528:	4a4c      	ldr	r2, [pc, #304]	; (800565c <process_control_request+0x2d0>)
 800552a:	7813      	ldrb	r3, [r2, #0]
 800552c:	f043 0302 	orr.w	r3, r3, #2
 8005530:	7013      	strb	r3, [r2, #0]
        break;
 8005532:	e0c6      	b.n	80056c2 <process_control_request+0x336>

        case TUSB_REQ_GET_CONFIGURATION:
        {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 8005534:	4b49      	ldr	r3, [pc, #292]	; (800565c <process_control_request+0x2d0>)
 8005536:	785b      	ldrb	r3, [r3, #1]
 8005538:	b2db      	uxtb	r3, r3
 800553a:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 800553c:	f107 0213 	add.w	r2, r7, #19
 8005540:	79f8      	ldrb	r0, [r7, #7]
 8005542:	2301      	movs	r3, #1
 8005544:	6839      	ldr	r1, [r7, #0]
 8005546:	f001 f891 	bl	800666c <tud_control_xfer>
        }
        break;
 800554a:	e0ba      	b.n	80056c2 <process_control_request+0x336>

        case TUSB_REQ_SET_CONFIGURATION:
        {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	885b      	ldrh	r3, [r3, #2]
 8005550:	b29b      	uxth	r3, r3
 8005552:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num)
 8005556:	4b41      	ldr	r3, [pc, #260]	; (800565c <process_control_request+0x2d0>)
 8005558:	785b      	ldrb	r3, [r3, #1]
 800555a:	b2db      	uxtb	r3, r3
 800555c:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8005560:	429a      	cmp	r2, r3
 8005562:	d03b      	beq.n	80055dc <process_control_request+0x250>
          {
            if ( _usbd_dev.cfg_num )
 8005564:	4b3d      	ldr	r3, [pc, #244]	; (800565c <process_control_request+0x2d0>)
 8005566:	785b      	ldrb	r3, [r3, #1]
 8005568:	b2db      	uxtb	r3, r3
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00f      	beq.n	800558e <process_control_request+0x202>
            {
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              // close all non-control endpoints, cancel all pending transfers if any
              dcd_edpt_close_all(rhport);
 800556e:	79fb      	ldrb	r3, [r7, #7]
 8005570:	4618      	mov	r0, r3
 8005572:	f002 f825 	bl	80075c0 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              uint8_t const speed = _usbd_dev.speed;
 8005576:	4b39      	ldr	r3, [pc, #228]	; (800565c <process_control_request+0x2d0>)
 8005578:	789b      	ldrb	r3, [r3, #2]
 800557a:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
              configuration_reset(rhport);
 800557e:	79fb      	ldrb	r3, [r7, #7]
 8005580:	4618      	mov	r0, r3
 8005582:	f7ff fcfb 	bl	8004f7c <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 8005586:	4a35      	ldr	r2, [pc, #212]	; (800565c <process_control_request+0x2d0>)
 8005588:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800558c:	7093      	strb	r3, [r2, #2]
            }

            // Handle the new configuration and execute the corresponding callback
            if ( cfg_num )
 800558e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8005592:	2b00      	cmp	r3, #0
 8005594:	d01d      	beq.n	80055d2 <process_control_request+0x246>
            {
              // switch to new configuration if not zero
              TU_ASSERT( process_set_config(rhport, cfg_num) );
 8005596:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800559a:	79fb      	ldrb	r3, [r7, #7]
 800559c:	4611      	mov	r1, r2
 800559e:	4618      	mov	r0, r3
 80055a0:	f000 f9ec 	bl	800597c <process_set_config>
 80055a4:	4603      	mov	r3, r0
 80055a6:	f083 0301 	eor.w	r3, r3, #1
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d00a      	beq.n	80055c6 <process_control_request+0x23a>
 80055b0:	4b28      	ldr	r3, [pc, #160]	; (8005654 <process_control_request+0x2c8>)
 80055b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80055b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0301 	and.w	r3, r3, #1
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d000      	beq.n	80055c2 <process_control_request+0x236>
 80055c0:	be00      	bkpt	0x0000
 80055c2:	2300      	movs	r3, #0
 80055c4:	e1d1      	b.n	800596a <process_control_request+0x5de>

              if ( tud_mount_cb ) tud_mount_cb();
 80055c6:	4b29      	ldr	r3, [pc, #164]	; (800566c <process_control_request+0x2e0>)
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d007      	beq.n	80055dc <process_control_request+0x250>
 80055cc:	f3af 8000 	nop.w
 80055d0:	e004      	b.n	80055dc <process_control_request+0x250>
            }
            else
            {
              if ( tud_umount_cb ) tud_umount_cb();
 80055d2:	4b27      	ldr	r3, [pc, #156]	; (8005670 <process_control_request+0x2e4>)
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d001      	beq.n	80055dc <process_control_request+0x250>
 80055d8:	f3af 8000 	nop.w
            }
          }

          _usbd_dev.cfg_num = cfg_num;
 80055dc:	4a1f      	ldr	r2, [pc, #124]	; (800565c <process_control_request+0x2d0>)
 80055de:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80055e2:	7053      	strb	r3, [r2, #1]
          tud_control_status(rhport, p_request);
 80055e4:	79fb      	ldrb	r3, [r7, #7]
 80055e6:	6839      	ldr	r1, [r7, #0]
 80055e8:	4618      	mov	r0, r3
 80055ea:	f000 ffcd 	bl	8006588 <tud_control_status>
        }
        break;
 80055ee:	e068      	b.n	80056c2 <process_control_request+0x336>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY( process_get_descriptor(rhport, p_request) );
 80055f0:	79fb      	ldrb	r3, [r7, #7]
 80055f2:	6839      	ldr	r1, [r7, #0]
 80055f4:	4618      	mov	r0, r3
 80055f6:	f000 faeb 	bl	8005bd0 <process_get_descriptor>
 80055fa:	4603      	mov	r3, r0
 80055fc:	f083 0301 	eor.w	r3, r3, #1
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b00      	cmp	r3, #0
 8005604:	d05c      	beq.n	80056c0 <process_control_request+0x334>
 8005606:	2300      	movs	r3, #0
 8005608:	e1af      	b.n	800596a <process_control_request+0x5de>
        break;

        case TUSB_REQ_SET_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	885b      	ldrh	r3, [r3, #2]
 800560e:	b29b      	uxth	r3, r3
 8005610:	2b01      	cmp	r3, #1
 8005612:	d001      	beq.n	8005618 <process_control_request+0x28c>
 8005614:	2300      	movs	r3, #0
 8005616:	e1a8      	b.n	800596a <process_control_request+0x5de>

          TU_LOG_USBD("    Enable Remote Wakeup\r\n");

          // Host may enable remote wake up before suspending especially HID device
          _usbd_dev.remote_wakeup_en = true;
 8005618:	4a10      	ldr	r2, [pc, #64]	; (800565c <process_control_request+0x2d0>)
 800561a:	7813      	ldrb	r3, [r2, #0]
 800561c:	f043 0308 	orr.w	r3, r3, #8
 8005620:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 8005622:	79fb      	ldrb	r3, [r7, #7]
 8005624:	6839      	ldr	r1, [r7, #0]
 8005626:	4618      	mov	r0, r3
 8005628:	f000 ffae 	bl	8006588 <tud_control_status>
        break;
 800562c:	e049      	b.n	80056c2 <process_control_request+0x336>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	885b      	ldrh	r3, [r3, #2]
 8005632:	b29b      	uxth	r3, r3
 8005634:	2b01      	cmp	r3, #1
 8005636:	d001      	beq.n	800563c <process_control_request+0x2b0>
 8005638:	2300      	movs	r3, #0
 800563a:	e196      	b.n	800596a <process_control_request+0x5de>

          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 800563c:	4a07      	ldr	r2, [pc, #28]	; (800565c <process_control_request+0x2d0>)
 800563e:	7813      	ldrb	r3, [r2, #0]
 8005640:	f36f 03c3 	bfc	r3, #3, #1
 8005644:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 8005646:	79fb      	ldrb	r3, [r7, #7]
 8005648:	6839      	ldr	r1, [r7, #0]
 800564a:	4618      	mov	r0, r3
 800564c:	f000 ff9c 	bl	8006588 <tud_control_status>
        break;
 8005650:	e037      	b.n	80056c2 <process_control_request+0x336>
 8005652:	bf00      	nop
 8005654:	e000edf0 	.word	0xe000edf0
 8005658:	00000000 	.word	0x00000000
 800565c:	200013a8 	.word	0x200013a8
 8005660:	200013d8 	.word	0x200013d8
 8005664:	200013d4 	.word	0x200013d4
 8005668:	080088cc 	.word	0x080088cc
	...
        case TUSB_REQ_GET_STATUS:
        {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 8005674:	4b9a      	ldr	r3, [pc, #616]	; (80058e0 <process_control_request+0x554>)
 8005676:	781b      	ldrb	r3, [r3, #0]
 8005678:	095b      	lsrs	r3, r3, #5
 800567a:	b2db      	uxtb	r3, r3
 800567c:	b29b      	uxth	r3, r3
 800567e:	f003 0301 	and.w	r3, r3, #1
 8005682:	b29a      	uxth	r2, r3
 8005684:	4b96      	ldr	r3, [pc, #600]	; (80058e0 <process_control_request+0x554>)
 8005686:	781b      	ldrb	r3, [r3, #0]
 8005688:	089b      	lsrs	r3, r3, #2
 800568a:	b2db      	uxtb	r3, r3
 800568c:	b29b      	uxth	r3, r3
 800568e:	f003 0302 	and.w	r3, r3, #2
 8005692:	b29b      	uxth	r3, r3
 8005694:	4313      	orrs	r3, r2
 8005696:	b29b      	uxth	r3, r3
 8005698:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 800569a:	f107 0210 	add.w	r2, r7, #16
 800569e:	79f8      	ldrb	r0, [r7, #7]
 80056a0:	2302      	movs	r3, #2
 80056a2:	6839      	ldr	r1, [r7, #0]
 80056a4:	f000 ffe2 	bl	800666c <tud_control_xfer>
        }
        break;
 80056a8:	e00b      	b.n	80056c2 <process_control_request+0x336>

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 80056aa:	4b8e      	ldr	r3, [pc, #568]	; (80058e4 <process_control_request+0x558>)
 80056ac:	647b      	str	r3, [r7, #68]	; 0x44
 80056ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0301 	and.w	r3, r3, #1
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d000      	beq.n	80056bc <process_control_request+0x330>
 80056ba:	be00      	bkpt	0x0000
 80056bc:	2300      	movs	r3, #0
 80056be:	e154      	b.n	800596a <process_control_request+0x5de>
        break;
 80056c0:	bf00      	nop
      }
    break;
 80056c2:	e151      	b.n	8005968 <process_control_request+0x5dc>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE:
    {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	889b      	ldrh	r3, [r3, #4]
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	84fb      	strh	r3, [r7, #38]	; 0x26
 80056cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80056ce:	b2db      	uxtb	r3, r3
 80056d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 80056d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80056d8:	2b0f      	cmp	r3, #15
 80056da:	d901      	bls.n	80056e0 <process_control_request+0x354>
 80056dc:	2300      	movs	r3, #0
 80056de:	e144      	b.n	800596a <process_control_request+0x5de>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 80056e0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80056e4:	4a7e      	ldr	r2, [pc, #504]	; (80058e0 <process_control_request+0x554>)
 80056e6:	4413      	add	r3, r2
 80056e8:	78db      	ldrb	r3, [r3, #3]
 80056ea:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  usbd_class_driver_t const * driver = NULL;
 80056ee:	2300      	movs	r3, #0
 80056f0:	623b      	str	r3, [r7, #32]
  if ( drvid < _app_driver_count ) {
 80056f2:	4b7d      	ldr	r3, [pc, #500]	; (80058e8 <process_control_request+0x55c>)
 80056f4:	781b      	ldrb	r3, [r3, #0]
 80056f6:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d20a      	bcs.n	8005714 <process_control_request+0x388>
    driver = &_app_driver[drvid];
 80056fe:	4b7b      	ldr	r3, [pc, #492]	; (80058ec <process_control_request+0x560>)
 8005700:	6819      	ldr	r1, [r3, #0]
 8005702:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8005706:	4613      	mov	r3, r2
 8005708:	005b      	lsls	r3, r3, #1
 800570a:	4413      	add	r3, r2
 800570c:	00db      	lsls	r3, r3, #3
 800570e:	440b      	add	r3, r1
 8005710:	623b      	str	r3, [r7, #32]
 8005712:	e011      	b.n	8005738 <process_control_request+0x3ac>
  } else if ( drvid < TOTAL_DRIVER_COUNT && BUILTIN_DRIVER_COUNT > 0 ){
 8005714:	4b74      	ldr	r3, [pc, #464]	; (80058e8 <process_control_request+0x55c>)
 8005716:	781b      	ldrb	r3, [r3, #0]
 8005718:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 800571c:	429a      	cmp	r2, r3
 800571e:	d80b      	bhi.n	8005738 <process_control_request+0x3ac>
    driver = &_usbd_driver[drvid - _app_driver_count];
 8005720:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8005724:	4a70      	ldr	r2, [pc, #448]	; (80058e8 <process_control_request+0x55c>)
 8005726:	7812      	ldrb	r2, [r2, #0]
 8005728:	1a9a      	subs	r2, r3, r2
 800572a:	4613      	mov	r3, r2
 800572c:	005b      	lsls	r3, r3, #1
 800572e:	4413      	add	r3, r2
 8005730:	00db      	lsls	r3, r3, #3
 8005732:	4a6f      	ldr	r2, [pc, #444]	; (80058f0 <process_control_request+0x564>)
 8005734:	4413      	add	r3, r2
 8005736:	623b      	str	r3, [r7, #32]
  return driver;
 8005738:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800573a:	653b      	str	r3, [r7, #80]	; 0x50
      TU_VERIFY(driver);
 800573c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800573e:	2b00      	cmp	r3, #0
 8005740:	d101      	bne.n	8005746 <process_control_request+0x3ba>
 8005742:	2300      	movs	r3, #0
 8005744:	e111      	b.n	800596a <process_control_request+0x5de>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if ( !invoke_class_control(rhport, driver, p_request) )
 8005746:	79fb      	ldrb	r3, [r7, #7]
 8005748:	683a      	ldr	r2, [r7, #0]
 800574a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800574c:	4618      	mov	r0, r3
 800574e:	f7ff fe05 	bl	800535c <invoke_class_control>
 8005752:	4603      	mov	r3, r0
 8005754:	f083 0301 	eor.w	r3, r3, #1
 8005758:	b2db      	uxtb	r3, r3
 800575a:	2b00      	cmp	r3, #0
 800575c:	f000 8103 	beq.w	8005966 <process_control_request+0x5da>
      {
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005768:	b2db      	uxtb	r3, r3
 800576a:	2b00      	cmp	r3, #0
 800576c:	d001      	beq.n	8005772 <process_control_request+0x3e6>
 800576e:	2300      	movs	r3, #0
 8005770:	e0fb      	b.n	800596a <process_control_request+0x5de>

        switch(p_request->bRequest)
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	785b      	ldrb	r3, [r3, #1]
 8005776:	3b0a      	subs	r3, #10
 8005778:	2b01      	cmp	r3, #1
 800577a:	d816      	bhi.n	80057aa <process_control_request+0x41e>
        {
          case TUSB_REQ_GET_INTERFACE:
          case TUSB_REQ_SET_INTERFACE:
            // Clear complete callback if driver set since it can also stall the request.
            usbd_control_set_complete_callback(NULL);
 800577c:	2000      	movs	r0, #0
 800577e:	f000 fff1 	bl	8006764 <usbd_control_set_complete_callback>

            if (TUSB_REQ_GET_INTERFACE == p_request->bRequest)
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	785b      	ldrb	r3, [r3, #1]
 8005786:	2b0a      	cmp	r3, #10
 8005788:	d109      	bne.n	800579e <process_control_request+0x412>
            {
              uint8_t alternate = 0;
 800578a:	2300      	movs	r3, #0
 800578c:	73fb      	strb	r3, [r7, #15]
              tud_control_xfer(rhport, p_request, &alternate, 1);
 800578e:	f107 020f 	add.w	r2, r7, #15
 8005792:	79f8      	ldrb	r0, [r7, #7]
 8005794:	2301      	movs	r3, #1
 8005796:	6839      	ldr	r1, [r7, #0]
 8005798:	f000 ff68 	bl	800666c <tud_control_xfer>
            }else
            {
              tud_control_status(rhport, p_request);
            }
          break;
 800579c:	e007      	b.n	80057ae <process_control_request+0x422>
              tud_control_status(rhport, p_request);
 800579e:	79fb      	ldrb	r3, [r7, #7]
 80057a0:	6839      	ldr	r1, [r7, #0]
 80057a2:	4618      	mov	r0, r3
 80057a4:	f000 fef0 	bl	8006588 <tud_control_status>
          break;
 80057a8:	e001      	b.n	80057ae <process_control_request+0x422>

          default: return false;
 80057aa:	2300      	movs	r3, #0
 80057ac:	e0dd      	b.n	800596a <process_control_request+0x5de>
        }
      }
    }
    break;
 80057ae:	e0da      	b.n	8005966 <process_control_request+0x5da>

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT:
    {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	889b      	ldrh	r3, [r3, #4]
 80057b4:	b29b      	uxth	r3, r3
 80057b6:	83bb      	strh	r3, [r7, #28]
 80057b8:	8bbb      	ldrh	r3, [r7, #28]
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80057c0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80057c4:	77bb      	strb	r3, [r7, #30]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 80057c6:	7fbb      	ldrb	r3, [r7, #30]
 80057c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057cc:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 80057ce:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
 80057d2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80057d6:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80057d8:	7ffb      	ldrb	r3, [r7, #31]
 80057da:	09db      	lsrs	r3, r3, #7
 80057dc:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 80057de:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 80057e2:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 80057e6:	2b05      	cmp	r3, #5
 80057e8:	d90a      	bls.n	8005800 <process_control_request+0x474>
 80057ea:	4b3e      	ldr	r3, [pc, #248]	; (80058e4 <process_control_request+0x558>)
 80057ec:	65bb      	str	r3, [r7, #88]	; 0x58
 80057ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 0301 	and.w	r3, r3, #1
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d000      	beq.n	80057fc <process_control_request+0x470>
 80057fa:	be00      	bkpt	0x0000
 80057fc:	2300      	movs	r3, #0
 80057fe:	e0b4      	b.n	800596a <process_control_request+0x5de>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 8005800:	f897 2066 	ldrb.w	r2, [r7, #102]	; 0x66
 8005804:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 8005808:	4935      	ldr	r1, [pc, #212]	; (80058e0 <process_control_request+0x554>)
 800580a:	0052      	lsls	r2, r2, #1
 800580c:	440a      	add	r2, r1
 800580e:	4413      	add	r3, r2
 8005810:	3313      	adds	r3, #19
 8005812:	781b      	ldrb	r3, [r3, #0]
 8005814:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const * driver = NULL;
 8005816:	2300      	movs	r3, #0
 8005818:	617b      	str	r3, [r7, #20]
  if ( drvid < _app_driver_count ) {
 800581a:	4b33      	ldr	r3, [pc, #204]	; (80058e8 <process_control_request+0x55c>)
 800581c:	781b      	ldrb	r3, [r3, #0]
 800581e:	7efa      	ldrb	r2, [r7, #27]
 8005820:	429a      	cmp	r2, r3
 8005822:	d209      	bcs.n	8005838 <process_control_request+0x4ac>
    driver = &_app_driver[drvid];
 8005824:	4b31      	ldr	r3, [pc, #196]	; (80058ec <process_control_request+0x560>)
 8005826:	6819      	ldr	r1, [r3, #0]
 8005828:	7efa      	ldrb	r2, [r7, #27]
 800582a:	4613      	mov	r3, r2
 800582c:	005b      	lsls	r3, r3, #1
 800582e:	4413      	add	r3, r2
 8005830:	00db      	lsls	r3, r3, #3
 8005832:	440b      	add	r3, r1
 8005834:	617b      	str	r3, [r7, #20]
 8005836:	e00f      	b.n	8005858 <process_control_request+0x4cc>
  } else if ( drvid < TOTAL_DRIVER_COUNT && BUILTIN_DRIVER_COUNT > 0 ){
 8005838:	4b2b      	ldr	r3, [pc, #172]	; (80058e8 <process_control_request+0x55c>)
 800583a:	781b      	ldrb	r3, [r3, #0]
 800583c:	7efa      	ldrb	r2, [r7, #27]
 800583e:	429a      	cmp	r2, r3
 8005840:	d80a      	bhi.n	8005858 <process_control_request+0x4cc>
    driver = &_usbd_driver[drvid - _app_driver_count];
 8005842:	7efb      	ldrb	r3, [r7, #27]
 8005844:	4a28      	ldr	r2, [pc, #160]	; (80058e8 <process_control_request+0x55c>)
 8005846:	7812      	ldrb	r2, [r2, #0]
 8005848:	1a9a      	subs	r2, r3, r2
 800584a:	4613      	mov	r3, r2
 800584c:	005b      	lsls	r3, r3, #1
 800584e:	4413      	add	r3, r2
 8005850:	00db      	lsls	r3, r3, #3
 8005852:	4a27      	ldr	r2, [pc, #156]	; (80058f0 <process_control_request+0x564>)
 8005854:	4413      	add	r3, r2
 8005856:	617b      	str	r3, [r7, #20]
  return driver;
 8005858:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800585a:	663b      	str	r3, [r7, #96]	; 0x60

      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005864:	b2db      	uxtb	r3, r3
 8005866:	2b00      	cmp	r3, #0
 8005868:	d00c      	beq.n	8005884 <process_control_request+0x4f8>
      {
        // Forward class request to its driver
        TU_VERIFY(driver);
 800586a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800586c:	2b00      	cmp	r3, #0
 800586e:	d101      	bne.n	8005874 <process_control_request+0x4e8>
 8005870:	2300      	movs	r3, #0
 8005872:	e07a      	b.n	800596a <process_control_request+0x5de>
        return invoke_class_control(rhport, driver, p_request);
 8005874:	79fb      	ldrb	r3, [r7, #7]
 8005876:	683a      	ldr	r2, [r7, #0]
 8005878:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800587a:	4618      	mov	r0, r3
 800587c:	f7ff fd6e 	bl	800535c <invoke_class_control>
 8005880:	4603      	mov	r3, r0
 8005882:	e072      	b.n	800596a <process_control_request+0x5de>
      }
      else
      {
        // Handle STD request to endpoint
        switch ( p_request->bRequest )
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	785b      	ldrb	r3, [r3, #1]
 8005888:	2b03      	cmp	r3, #3
 800588a:	d018      	beq.n	80058be <process_control_request+0x532>
 800588c:	2b03      	cmp	r3, #3
 800588e:	dc52      	bgt.n	8005936 <process_control_request+0x5aa>
 8005890:	2b00      	cmp	r3, #0
 8005892:	d002      	beq.n	800589a <process_control_request+0x50e>
 8005894:	2b01      	cmp	r3, #1
 8005896:	d012      	beq.n	80058be <process_control_request+0x532>
 8005898:	e04d      	b.n	8005936 <process_control_request+0x5aa>
        {
          case TUSB_REQ_GET_STATUS:
          {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001 : 0x0000;
 800589a:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 800589e:	79fb      	ldrb	r3, [r7, #7]
 80058a0:	4611      	mov	r1, r2
 80058a2:	4618      	mov	r0, r3
 80058a4:	f000 fe26 	bl	80064f4 <usbd_edpt_stalled>
 80058a8:	4603      	mov	r3, r0
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 80058ae:	f107 020c 	add.w	r2, r7, #12
 80058b2:	79f8      	ldrb	r0, [r7, #7]
 80058b4:	2302      	movs	r3, #2
 80058b6:	6839      	ldr	r1, [r7, #0]
 80058b8:	f000 fed8 	bl	800666c <tud_control_xfer>
          }
          break;
 80058bc:	e047      	b.n	800594e <process_control_request+0x5c2>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE:
          {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue )
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	885b      	ldrh	r3, [r3, #2]
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d11c      	bne.n	8005902 <process_control_request+0x576>
            {
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest )
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	785b      	ldrb	r3, [r3, #1]
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d111      	bne.n	80058f4 <process_control_request+0x568>
              {
                usbd_edpt_clear_stall(rhport, ep_addr);
 80058d0:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 80058d4:	79fb      	ldrb	r3, [r7, #7]
 80058d6:	4611      	mov	r1, r2
 80058d8:	4618      	mov	r0, r3
 80058da:	f000 fdbf 	bl	800645c <usbd_edpt_clear_stall>
 80058de:	e010      	b.n	8005902 <process_control_request+0x576>
 80058e0:	200013a8 	.word	0x200013a8
 80058e4:	e000edf0 	.word	0xe000edf0
 80058e8:	200013d8 	.word	0x200013d8
 80058ec:	200013d4 	.word	0x200013d4
 80058f0:	080088cc 	.word	0x080088cc
              }else
              {
                usbd_edpt_stall(rhport, ep_addr);
 80058f4:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 80058f8:	79fb      	ldrb	r3, [r7, #7]
 80058fa:	4611      	mov	r1, r2
 80058fc:	4618      	mov	r0, r3
 80058fe:	f000 fd61 	bl	80063c4 <usbd_edpt_stall>
              }
            }

            if (driver)
 8005902:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005904:	2b00      	cmp	r3, #0
 8005906:	d021      	beq.n	800594c <process_control_request+0x5c0>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 8005908:	79fb      	ldrb	r3, [r7, #7]
 800590a:	683a      	ldr	r2, [r7, #0]
 800590c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800590e:	4618      	mov	r0, r3
 8005910:	f7ff fd24 	bl	800535c <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 8005914:	2000      	movs	r0, #0
 8005916:	f000 ff25 	bl	8006764 <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if ( !_usbd_dev.ep_status[0][TUSB_DIR_IN].busy ) tud_control_status(rhport, p_request);
 800591a:	4b16      	ldr	r3, [pc, #88]	; (8005974 <process_control_request+0x5e8>)
 800591c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005920:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005924:	b2db      	uxtb	r3, r3
 8005926:	2b00      	cmp	r3, #0
 8005928:	d110      	bne.n	800594c <process_control_request+0x5c0>
 800592a:	79fb      	ldrb	r3, [r7, #7]
 800592c:	6839      	ldr	r1, [r7, #0]
 800592e:	4618      	mov	r0, r3
 8005930:	f000 fe2a 	bl	8006588 <tud_control_status>
            }
          }
          break;
 8005934:	e00a      	b.n	800594c <process_control_request+0x5c0>

          // Unknown/Unsupported request
          default: TU_BREAKPOINT(); return false;
 8005936:	4b10      	ldr	r3, [pc, #64]	; (8005978 <process_control_request+0x5ec>)
 8005938:	65fb      	str	r3, [r7, #92]	; 0x5c
 800593a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	2b00      	cmp	r3, #0
 8005944:	d000      	beq.n	8005948 <process_control_request+0x5bc>
 8005946:	be00      	bkpt	0x0000
 8005948:	2300      	movs	r3, #0
 800594a:	e00e      	b.n	800596a <process_control_request+0x5de>
          break;
 800594c:	bf00      	nop
        }
      }
    }
    break;
 800594e:	e00b      	b.n	8005968 <process_control_request+0x5dc>

    // Unknown recipient
    default: TU_BREAKPOINT(); return false;
 8005950:	4b09      	ldr	r3, [pc, #36]	; (8005978 <process_control_request+0x5ec>)
 8005952:	637b      	str	r3, [r7, #52]	; 0x34
 8005954:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 0301 	and.w	r3, r3, #1
 800595c:	2b00      	cmp	r3, #0
 800595e:	d000      	beq.n	8005962 <process_control_request+0x5d6>
 8005960:	be00      	bkpt	0x0000
 8005962:	2300      	movs	r3, #0
 8005964:	e001      	b.n	800596a <process_control_request+0x5de>
    break;
 8005966:	bf00      	nop
  }

  return true;
 8005968:	2301      	movs	r3, #1
}
 800596a:	4618      	mov	r0, r3
 800596c:	3768      	adds	r7, #104	; 0x68
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
 8005972:	bf00      	nop
 8005974:	200013a8 	.word	0x200013a8
 8005978:	e000edf0 	.word	0xe000edf0

0800597c <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	b096      	sub	sp, #88	; 0x58
 8005980:	af00      	add	r7, sp, #0
 8005982:	4603      	mov	r3, r0
 8005984:	460a      	mov	r2, r1
 8005986:	71fb      	strb	r3, [r7, #7]
 8005988:	4613      	mov	r3, r2
 800598a:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 800598c:	79bb      	ldrb	r3, [r7, #6]
 800598e:	3b01      	subs	r3, #1
 8005990:	b2db      	uxtb	r3, r3
 8005992:	4618      	mov	r0, r3
 8005994:	f7fc f88a 	bl	8001aac <tud_descriptor_configuration_cb>
 8005998:	64f8      	str	r0, [r7, #76]	; 0x4c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 800599a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800599c:	2b00      	cmp	r3, #0
 800599e:	d003      	beq.n	80059a8 <process_set_config+0x2c>
 80059a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059a2:	785b      	ldrb	r3, [r3, #1]
 80059a4:	2b02      	cmp	r3, #2
 80059a6:	d00a      	beq.n	80059be <process_set_config+0x42>
 80059a8:	4b83      	ldr	r3, [pc, #524]	; (8005bb8 <process_set_config+0x23c>)
 80059aa:	623b      	str	r3, [r7, #32]
 80059ac:	6a3b      	ldr	r3, [r7, #32]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 0301 	and.w	r3, r3, #1
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d000      	beq.n	80059ba <process_set_config+0x3e>
 80059b8:	be00      	bkpt	0x0000
 80059ba:	2300      	movs	r3, #0
 80059bc:	e0f7      	b.n	8005bae <process_set_config+0x232>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 80059be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059c0:	79db      	ldrb	r3, [r3, #7]
 80059c2:	115b      	asrs	r3, r3, #5
 80059c4:	f003 0301 	and.w	r3, r3, #1
 80059c8:	b2d9      	uxtb	r1, r3
 80059ca:	4a7c      	ldr	r2, [pc, #496]	; (8005bbc <process_set_config+0x240>)
 80059cc:	7813      	ldrb	r3, [r2, #0]
 80059ce:	f361 1304 	bfi	r3, r1, #4, #1
 80059d2:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 80059d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059d6:	79db      	ldrb	r3, [r3, #7]
 80059d8:	119b      	asrs	r3, r3, #6
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	b2d9      	uxtb	r1, r3
 80059e0:	4a76      	ldr	r2, [pc, #472]	; (8005bbc <process_set_config+0x240>)
 80059e2:	7813      	ldrb	r3, [r2, #0]
 80059e4:	f361 1345 	bfi	r3, r1, #5, #1
 80059e8:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 80059ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059ec:	3309      	adds	r3, #9
 80059ee:	657b      	str	r3, [r7, #84]	; 0x54
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 80059f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059f2:	885b      	ldrh	r3, [r3, #2]
 80059f4:	b29b      	uxth	r3, r3
 80059f6:	461a      	mov	r2, r3
 80059f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059fa:	4413      	add	r3, r2
 80059fc:	64bb      	str	r3, [r7, #72]	; 0x48

  while( p_desc < desc_end )
 80059fe:	e0d0      	b.n	8005ba2 <process_set_config+0x226>
  {
    uint8_t assoc_itf_count = 1;
 8005a00:	2301      	movs	r3, #1
 8005a02:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
 8005a06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a08:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8005a0a:	69fb      	ldr	r3, [r7, #28]
 8005a0c:	3301      	adds	r3, #1
 8005a0e:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 8005a10:	2b0b      	cmp	r3, #11
 8005a12:	d10f      	bne.n	8005a34 <process_set_config+0xb8>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 8005a14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a16:	647b      	str	r3, [r7, #68]	; 0x44
      assoc_itf_count = desc_iad->bInterfaceCount;
 8005a18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a1a:	78db      	ldrb	r3, [r3, #3]
 8005a1c:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
 8005a20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a22:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005a24:	69bb      	ldr	r3, [r7, #24]
 8005a26:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	781b      	ldrb	r3, [r3, #0]
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 8005a32:	657b      	str	r3, [r7, #84]	; 0x54
 8005a34:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a36:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	3301      	adds	r3, #1
 8005a3c:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 8005a3e:	2b04      	cmp	r3, #4
 8005a40:	d00a      	beq.n	8005a58 <process_set_config+0xdc>
 8005a42:	4b5d      	ldr	r3, [pc, #372]	; (8005bb8 <process_set_config+0x23c>)
 8005a44:	627b      	str	r3, [r7, #36]	; 0x24
 8005a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d000      	beq.n	8005a54 <process_set_config+0xd8>
 8005a52:	be00      	bkpt	0x0000
 8005a54:	2300      	movs	r3, #0
 8005a56:	e0aa      	b.n	8005bae <process_set_config+0x232>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 8005a58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a5a:	643b      	str	r3, [r7, #64]	; 0x40

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 8005a5c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a60:	1ad3      	subs	r3, r2, r3
 8005a62:	87fb      	strh	r3, [r7, #62]	; 0x3e
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8005a64:	2300      	movs	r3, #0
 8005a66:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
 8005a6a:	e082      	b.n	8005b72 <process_set_config+0x1f6>
 8005a6c:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8005a70:	73fb      	strb	r3, [r7, #15]
  usbd_class_driver_t const * driver = NULL;
 8005a72:	2300      	movs	r3, #0
 8005a74:	60bb      	str	r3, [r7, #8]
  if ( drvid < _app_driver_count ) {
 8005a76:	4b52      	ldr	r3, [pc, #328]	; (8005bc0 <process_set_config+0x244>)
 8005a78:	781b      	ldrb	r3, [r3, #0]
 8005a7a:	7bfa      	ldrb	r2, [r7, #15]
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d209      	bcs.n	8005a94 <process_set_config+0x118>
    driver = &_app_driver[drvid];
 8005a80:	4b50      	ldr	r3, [pc, #320]	; (8005bc4 <process_set_config+0x248>)
 8005a82:	6819      	ldr	r1, [r3, #0]
 8005a84:	7bfa      	ldrb	r2, [r7, #15]
 8005a86:	4613      	mov	r3, r2
 8005a88:	005b      	lsls	r3, r3, #1
 8005a8a:	4413      	add	r3, r2
 8005a8c:	00db      	lsls	r3, r3, #3
 8005a8e:	440b      	add	r3, r1
 8005a90:	60bb      	str	r3, [r7, #8]
 8005a92:	e00f      	b.n	8005ab4 <process_set_config+0x138>
  } else if ( drvid < TOTAL_DRIVER_COUNT && BUILTIN_DRIVER_COUNT > 0 ){
 8005a94:	4b4a      	ldr	r3, [pc, #296]	; (8005bc0 <process_set_config+0x244>)
 8005a96:	781b      	ldrb	r3, [r3, #0]
 8005a98:	7bfa      	ldrb	r2, [r7, #15]
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	d80a      	bhi.n	8005ab4 <process_set_config+0x138>
    driver = &_usbd_driver[drvid - _app_driver_count];
 8005a9e:	7bfb      	ldrb	r3, [r7, #15]
 8005aa0:	4a47      	ldr	r2, [pc, #284]	; (8005bc0 <process_set_config+0x244>)
 8005aa2:	7812      	ldrb	r2, [r2, #0]
 8005aa4:	1a9a      	subs	r2, r3, r2
 8005aa6:	4613      	mov	r3, r2
 8005aa8:	005b      	lsls	r3, r3, #1
 8005aaa:	4413      	add	r3, r2
 8005aac:	00db      	lsls	r3, r3, #3
 8005aae:	4a46      	ldr	r2, [pc, #280]	; (8005bc8 <process_set_config+0x24c>)
 8005ab0:	4413      	add	r3, r2
 8005ab2:	60bb      	str	r3, [r7, #8]
  return driver;
 8005ab4:	68bb      	ldr	r3, [r7, #8]
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 8005ab6:	63bb      	str	r3, [r7, #56]	; 0x38
      TU_ASSERT(driver);
 8005ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d10a      	bne.n	8005ad4 <process_set_config+0x158>
 8005abe:	4b3e      	ldr	r3, [pc, #248]	; (8005bb8 <process_set_config+0x23c>)
 8005ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0301 	and.w	r3, r3, #1
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d000      	beq.n	8005ad0 <process_set_config+0x154>
 8005ace:	be00      	bkpt	0x0000
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	e06c      	b.n	8005bae <process_set_config+0x232>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 8005ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8005ada:	79f8      	ldrb	r0, [r7, #7]
 8005adc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005ade:	4798      	blx	r3
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	86fb      	strh	r3, [r7, #54]	; 0x36

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 8005ae4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005ae6:	2b08      	cmp	r3, #8
 8005ae8:	d93e      	bls.n	8005b68 <process_set_config+0x1ec>
 8005aea:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8005aec:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005aee:	429a      	cmp	r2, r3
 8005af0:	d83a      	bhi.n	8005b68 <process_set_config+0x1ec>
          if ( driver->open == btd_open ) assoc_itf_count = 2;
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 8005af2:	2300      	movs	r3, #0
 8005af4:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
 8005af8:	e024      	b.n	8005b44 <process_set_config+0x1c8>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 8005afa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005afc:	789a      	ldrb	r2, [r3, #2]
 8005afe:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8005b02:	4413      	add	r3, r2
 8005b04:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 8005b08:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8005b0c:	4a2b      	ldr	r2, [pc, #172]	; (8005bbc <process_set_config+0x240>)
 8005b0e:	4413      	add	r3, r2
 8005b10:	78db      	ldrb	r3, [r3, #3]
 8005b12:	2bff      	cmp	r3, #255	; 0xff
 8005b14:	d00a      	beq.n	8005b2c <process_set_config+0x1b0>
 8005b16:	4b28      	ldr	r3, [pc, #160]	; (8005bb8 <process_set_config+0x23c>)
 8005b18:	633b      	str	r3, [r7, #48]	; 0x30
 8005b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 0301 	and.w	r3, r3, #1
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d000      	beq.n	8005b28 <process_set_config+0x1ac>
 8005b26:	be00      	bkpt	0x0000
 8005b28:	2300      	movs	r3, #0
 8005b2a:	e040      	b.n	8005bae <process_set_config+0x232>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 8005b2c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8005b30:	4a22      	ldr	r2, [pc, #136]	; (8005bbc <process_set_config+0x240>)
 8005b32:	4413      	add	r3, r2
 8005b34:	f897 2052 	ldrb.w	r2, [r7, #82]	; 0x52
 8005b38:	70da      	strb	r2, [r3, #3]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 8005b3a:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8005b3e:	3301      	adds	r3, #1
 8005b40:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
 8005b44:	f897 2051 	ldrb.w	r2, [r7, #81]	; 0x51
 8005b48:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d3d4      	bcc.n	8005afa <process_set_config+0x17e>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 8005b50:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8005b54:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8005b56:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005b58:	481c      	ldr	r0, [pc, #112]	; (8005bcc <process_set_config+0x250>)
 8005b5a:	f002 fce5 	bl	8008528 <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 8005b5e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005b60:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005b62:	4413      	add	r3, r2
 8005b64:	657b      	str	r3, [r7, #84]	; 0x54

        break; // exit driver find loop
 8005b66:	e00b      	b.n	8005b80 <process_set_config+0x204>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8005b68:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8005b6c:	3301      	adds	r3, #1
 8005b6e:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
 8005b72:	4b13      	ldr	r3, [pc, #76]	; (8005bc0 <process_set_config+0x244>)
 8005b74:	781b      	ldrb	r3, [r3, #0]
 8005b76:	f897 2052 	ldrb.w	r2, [r7, #82]	; 0x52
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	f67f af76 	bls.w	8005a6c <process_set_config+0xf0>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 8005b80:	4b0f      	ldr	r3, [pc, #60]	; (8005bc0 <process_set_config+0x244>)
 8005b82:	781b      	ldrb	r3, [r3, #0]
 8005b84:	f897 2052 	ldrb.w	r2, [r7, #82]	; 0x52
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d90a      	bls.n	8005ba2 <process_set_config+0x226>
 8005b8c:	4b0a      	ldr	r3, [pc, #40]	; (8005bb8 <process_set_config+0x23c>)
 8005b8e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f003 0301 	and.w	r3, r3, #1
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d000      	beq.n	8005b9e <process_set_config+0x222>
 8005b9c:	be00      	bkpt	0x0000
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	e005      	b.n	8005bae <process_set_config+0x232>
  while( p_desc < desc_end )
 8005ba2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005ba4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ba6:	429a      	cmp	r2, r3
 8005ba8:	f4ff af2a 	bcc.w	8005a00 <process_set_config+0x84>
  }

  return true;
 8005bac:	2301      	movs	r3, #1
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3758      	adds	r7, #88	; 0x58
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
 8005bb6:	bf00      	nop
 8005bb8:	e000edf0 	.word	0xe000edf0
 8005bbc:	200013a8 	.word	0x200013a8
 8005bc0:	200013d8 	.word	0x200013d8
 8005bc4:	200013d4 	.word	0x200013d4
 8005bc8:	080088cc 	.word	0x080088cc
 8005bcc:	200013bb 	.word	0x200013bb

08005bd0 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b094      	sub	sp, #80	; 0x50
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	6039      	str	r1, [r7, #0]
 8005bda:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	885b      	ldrh	r3, [r3, #2]
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	84bb      	strh	r3, [r7, #36]	; 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8005be4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005be6:	0a1b      	lsrs	r3, r3, #8
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	885b      	ldrh	r3, [r3, #2]
 8005bf4:	b29b      	uxth	r3, r3
 8005bf6:	84fb      	strh	r3, [r7, #38]	; 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8005bf8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a

  switch(desc_type)
 8005c00:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005c04:	3b01      	subs	r3, #1
 8005c06:	2b0e      	cmp	r3, #14
 8005c08:	f200 80bc 	bhi.w	8005d84 <process_get_descriptor+0x1b4>
 8005c0c:	a201      	add	r2, pc, #4	; (adr r2, 8005c14 <process_get_descriptor+0x44>)
 8005c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c12:	bf00      	nop
 8005c14:	08005c51 	.word	0x08005c51
 8005c18:	08005cb5 	.word	0x08005cb5
 8005c1c:	08005d1d 	.word	0x08005d1d
 8005c20:	08005d85 	.word	0x08005d85
 8005c24:	08005d85 	.word	0x08005d85
 8005c28:	08005d53 	.word	0x08005d53
 8005c2c:	08005cb5 	.word	0x08005cb5
 8005c30:	08005d85 	.word	0x08005d85
 8005c34:	08005d85 	.word	0x08005d85
 8005c38:	08005d85 	.word	0x08005d85
 8005c3c:	08005d85 	.word	0x08005d85
 8005c40:	08005d85 	.word	0x08005d85
 8005c44:	08005d85 	.word	0x08005d85
 8005c48:	08005d85 	.word	0x08005d85
 8005c4c:	08005c67 	.word	0x08005c67
  {
    case TUSB_DESC_DEVICE:
    {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 8005c50:	f7fb ff14 	bl	8001a7c <tud_descriptor_device_cb>
 8005c54:	62b8      	str	r0, [r7, #40]	; 0x28
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else
      {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 8005c56:	79f8      	ldrb	r0, [r7, #7]
 8005c58:	2312      	movs	r3, #18
 8005c5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c5c:	6839      	ldr	r1, [r7, #0]
 8005c5e:	f000 fd05 	bl	800666c <tud_control_xfer>
 8005c62:	4603      	mov	r3, r0
 8005c64:	e08f      	b.n	8005d86 <process_get_descriptor+0x1b6>
    case TUSB_DESC_BOS:
    {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      if (!tud_descriptor_bos_cb) return false;
 8005c66:	4b4a      	ldr	r3, [pc, #296]	; (8005d90 <process_get_descriptor+0x1c0>)
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d101      	bne.n	8005c70 <process_get_descriptor+0xa0>
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	e08a      	b.n	8005d86 <process_get_descriptor+0x1b6>

      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 8005c70:	f3af 8000 	nop.w
 8005c74:	4603      	mov	r3, r0
 8005c76:	647b      	str	r3, [r7, #68]	; 0x44
      TU_ASSERT(desc_bos);
 8005c78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d10a      	bne.n	8005c94 <process_get_descriptor+0xc4>
 8005c7e:	4b45      	ldr	r3, [pc, #276]	; (8005d94 <process_get_descriptor+0x1c4>)
 8005c80:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 0301 	and.w	r3, r3, #1
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d000      	beq.n	8005c90 <process_get_descriptor+0xc0>
 8005c8e:	be00      	bkpt	0x0000
 8005c90:	2300      	movs	r3, #0
 8005c92:	e078      	b.n	8005d86 <process_get_descriptor+0x1b6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 8005c94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c96:	3302      	adds	r3, #2
 8005c98:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 8005c9a:	6a3b      	ldr	r3, [r7, #32]
 8005c9c:	881b      	ldrh	r3, [r3, #0]
 8005c9e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 8005ca2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ca4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005ca8:	79f8      	ldrb	r0, [r7, #7]
 8005caa:	6839      	ldr	r1, [r7, #0]
 8005cac:	f000 fcde 	bl	800666c <tud_control_xfer>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	e068      	b.n	8005d86 <process_get_descriptor+0x1b6>
    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG:
    {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION )
 8005cb4:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005cb8:	2b02      	cmp	r3, #2
 8005cba:	d107      	bne.n	8005ccc <process_get_descriptor+0xfc>
      {
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 8005cbc:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	f7fb fef3 	bl	8001aac <tud_descriptor_configuration_cb>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005cca:	e00b      	b.n	8005ce4 <process_get_descriptor+0x114>
      }else
      {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        TU_VERIFY( tud_descriptor_other_speed_configuration_cb );
 8005ccc:	4b32      	ldr	r3, [pc, #200]	; (8005d98 <process_get_descriptor+0x1c8>)
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d101      	bne.n	8005cd6 <process_get_descriptor+0x106>
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	e057      	b.n	8005d86 <process_get_descriptor+0x1b6>
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 8005cd6:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f3af 8000 	nop.w
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }

      TU_ASSERT(desc_config);
 8005ce4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d10a      	bne.n	8005d00 <process_get_descriptor+0x130>
 8005cea:	4b2a      	ldr	r3, [pc, #168]	; (8005d94 <process_get_descriptor+0x1c4>)
 8005cec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f003 0301 	and.w	r3, r3, #1
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d000      	beq.n	8005cfc <process_get_descriptor+0x12c>
 8005cfa:	be00      	bkpt	0x0000
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	e042      	b.n	8005d86 <process_get_descriptor+0x1b6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 8005d00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d02:	3302      	adds	r3, #2
 8005d04:	61fb      	str	r3, [r7, #28]
 8005d06:	69fb      	ldr	r3, [r7, #28]
 8005d08:	881b      	ldrh	r3, [r3, #0]
 8005d0a:	867b      	strh	r3, [r7, #50]	; 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 8005d0c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005d0e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8005d10:	79f8      	ldrb	r0, [r7, #7]
 8005d12:	6839      	ldr	r1, [r7, #0]
 8005d14:	f000 fcaa 	bl	800666c <tud_control_xfer>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	e034      	b.n	8005d86 <process_get_descriptor+0x1b6>
    case TUSB_DESC_STRING:
    {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	889b      	ldrh	r3, [r3, #4]
 8005d20:	b29a      	uxth	r2, r3
 8005d22:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8005d26:	4611      	mov	r1, r2
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f7fb fecd 	bl	8001ac8 <tud_descriptor_string_cb>
 8005d2e:	6378      	str	r0, [r7, #52]	; 0x34
      TU_VERIFY(desc_str);
 8005d30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d101      	bne.n	8005d3a <process_get_descriptor+0x16a>
 8005d36:	2300      	movs	r3, #0
 8005d38:	e025      	b.n	8005d86 <process_get_descriptor+0x1b6>
 8005d3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d3c:	61bb      	str	r3, [r7, #24]
}

// get descriptor length
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_len(void const* desc)
{
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	79f8      	ldrb	r0, [r7, #7]
 8005d46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d48:	6839      	ldr	r1, [r7, #0]
 8005d4a:	f000 fc8f 	bl	800666c <tud_control_xfer>
 8005d4e:	4603      	mov	r3, r0
 8005d50:	e019      	b.n	8005d86 <process_get_descriptor+0x1b6>

    case TUSB_DESC_DEVICE_QUALIFIER:
    {
      TU_LOG_USBD(" Device Qualifier\r\n");

      TU_VERIFY( tud_descriptor_device_qualifier_cb );
 8005d52:	4b12      	ldr	r3, [pc, #72]	; (8005d9c <process_get_descriptor+0x1cc>)
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d101      	bne.n	8005d5c <process_get_descriptor+0x18c>
 8005d58:	2300      	movs	r3, #0
 8005d5a:	e014      	b.n	8005d86 <process_get_descriptor+0x1b6>

      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 8005d5c:	f3af 8000 	nop.w
 8005d60:	63b8      	str	r0, [r7, #56]	; 0x38
      TU_VERIFY(desc_qualifier);
 8005d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d101      	bne.n	8005d6c <process_get_descriptor+0x19c>
 8005d68:	2300      	movs	r3, #0
 8005d6a:	e00c      	b.n	8005d86 <process_get_descriptor+0x1b6>
 8005d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d6e:	617b      	str	r3, [r7, #20]
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	79f8      	ldrb	r0, [r7, #7]
 8005d78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d7a:	6839      	ldr	r1, [r7, #0]
 8005d7c:	f000 fc76 	bl	800666c <tud_control_xfer>
 8005d80:	4603      	mov	r3, r0
 8005d82:	e000      	b.n	8005d86 <process_get_descriptor+0x1b6>
    }
    // break; // unreachable

    default: return false;
 8005d84:	2300      	movs	r3, #0
  }
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3750      	adds	r7, #80	; 0x50
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
 8005d8e:	bf00      	nop
 8005d90:	00000000 	.word	0x00000000
 8005d94:	e000edf0 	.word	0xe000edf0
	...

08005da0 <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b09c      	sub	sp, #112	; 0x70
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	460b      	mov	r3, r1
 8005daa:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 8005dac:	2300      	movs	r3, #0
 8005dae:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  switch (event->event_id) {
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	785b      	ldrb	r3, [r3, #1]
 8005db6:	3b02      	subs	r3, #2
 8005db8:	2b03      	cmp	r3, #3
 8005dba:	f200 80fc 	bhi.w	8005fb6 <dcd_event_handler+0x216>
 8005dbe:	a201      	add	r2, pc, #4	; (adr r2, 8005dc4 <dcd_event_handler+0x24>)
 8005dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dc4:	08005dd5 	.word	0x08005dd5
 8005dc8:	08005e45 	.word	0x08005e45
 8005dcc:	08005e01 	.word	0x08005e01
 8005dd0:	08005e23 	.word	0x08005e23
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 8005dd4:	4aaa      	ldr	r2, [pc, #680]	; (8006080 <dcd_event_handler+0x2e0>)
 8005dd6:	7813      	ldrb	r3, [r2, #0]
 8005dd8:	f36f 0300 	bfc	r3, #0, #1
 8005ddc:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed = 0;
 8005dde:	4aa8      	ldr	r2, [pc, #672]	; (8006080 <dcd_event_handler+0x2e0>)
 8005de0:	7813      	ldrb	r3, [r2, #0]
 8005de2:	f36f 0341 	bfc	r3, #1, #1
 8005de6:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num = 0;
 8005de8:	4ba5      	ldr	r3, [pc, #660]	; (8006080 <dcd_event_handler+0x2e0>)
 8005dea:	2200      	movs	r2, #0
 8005dec:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended = 0;
 8005dee:	4aa4      	ldr	r2, [pc, #656]	; (8006080 <dcd_event_handler+0x2e0>)
 8005df0:	7813      	ldrb	r3, [r2, #0]
 8005df2:	f36f 0382 	bfc	r3, #2, #1
 8005df6:	7013      	strb	r3, [r2, #0]
      send = true;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 8005dfe:	e0e1      	b.n	8005fc4 <dcd_event_handler+0x224>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 8005e00:	4b9f      	ldr	r3, [pc, #636]	; (8006080 <dcd_event_handler+0x2e0>)
 8005e02:	781b      	ldrb	r3, [r3, #0]
 8005e04:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005e08:	b2db      	uxtb	r3, r3
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	f000 80d7 	beq.w	8005fbe <dcd_event_handler+0x21e>
        _usbd_dev.suspended = 1;
 8005e10:	4a9b      	ldr	r2, [pc, #620]	; (8006080 <dcd_event_handler+0x2e0>)
 8005e12:	7813      	ldrb	r3, [r2, #0]
 8005e14:	f043 0304 	orr.w	r3, r3, #4
 8005e18:	7013      	strb	r3, [r2, #0]
        send = true;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      }
      break;
 8005e20:	e0cd      	b.n	8005fbe <dcd_event_handler+0x21e>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 8005e22:	4b97      	ldr	r3, [pc, #604]	; (8006080 <dcd_event_handler+0x2e0>)
 8005e24:	781b      	ldrb	r3, [r3, #0]
 8005e26:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	f000 80c8 	beq.w	8005fc2 <dcd_event_handler+0x222>
        _usbd_dev.suspended = 0;
 8005e32:	4a93      	ldr	r2, [pc, #588]	; (8006080 <dcd_event_handler+0x2e0>)
 8005e34:	7813      	ldrb	r3, [r2, #0]
 8005e36:	f36f 0382 	bfc	r3, #2, #1
 8005e3a:	7013      	strb	r3, [r2, #0]
        send = true;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      }
      break;
 8005e42:	e0be      	b.n	8005fc2 <dcd_event_handler+0x222>

    case DCD_EVENT_SOF:
      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 8005e44:	4b8e      	ldr	r3, [pc, #568]	; (8006080 <dcd_event_handler+0x2e0>)
 8005e46:	781b      	ldrb	r3, [r3, #0]
 8005e48:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d067      	beq.n	8005f22 <dcd_event_handler+0x182>
        _usbd_dev.suspended = 0;
 8005e52:	4a8b      	ldr	r2, [pc, #556]	; (8006080 <dcd_event_handler+0x2e0>)
 8005e54:	7813      	ldrb	r3, [r2, #0]
 8005e56:	f36f 0382 	bfc	r3, #2, #1
 8005e5a:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 8005e5c:	f107 0308 	add.w	r3, r7, #8
 8005e60:	2200      	movs	r2, #0
 8005e62:	601a      	str	r2, [r3, #0]
 8005e64:	605a      	str	r2, [r3, #4]
 8005e66:	609a      	str	r2, [r3, #8]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	781b      	ldrb	r3, [r3, #0]
 8005e6c:	723b      	strb	r3, [r7, #8]
 8005e6e:	2305      	movs	r3, #5
 8005e70:	727b      	strb	r3, [r7, #9]
 8005e72:	f107 0308 	add.w	r3, r7, #8
 8005e76:	667b      	str	r3, [r7, #100]	; 0x64
 8005e78:	78fb      	ldrb	r3, [r7, #3]
 8005e7a:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
  bool ret = osal_queue_send(_usbd_q, event, in_isr);
 8005e7e:	4b81      	ldr	r3, [pc, #516]	; (8006084 <dcd_event_handler+0x2e4>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005e84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005e86:	65bb      	str	r3, [r7, #88]	; 0x58
 8005e88:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8005e8c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 8005e90:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005e94:	f083 0301 	eor.w	r3, r3, #1
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d006      	beq.n	8005eac <dcd_event_handler+0x10c>
 8005e9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ea0:	653b      	str	r3, [r7, #80]	; 0x50
  qhdl->interrupt_set(false);
 8005ea2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	2000      	movs	r0, #0
 8005ea8:	4798      	blx	r3
}
 8005eaa:	bf00      	nop
    _osal_q_lock(qhdl);
  }

  bool success = tu_fifo_write(&qhdl->ff, data);
 8005eac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005eae:	3304      	adds	r3, #4
 8005eb0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7fe ff03 	bl	8004cbe <tu_fifo_write>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  if (!in_isr) {
 8005ebe:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005ec2:	f083 0301 	eor.w	r3, r3, #1
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d006      	beq.n	8005eda <dcd_event_handler+0x13a>
 8005ecc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ece:	64bb      	str	r3, [r7, #72]	; 0x48
  qhdl->interrupt_set(true);
 8005ed0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	2001      	movs	r0, #1
 8005ed6:	4798      	blx	r3
}
 8005ed8:	bf00      	nop
    _osal_q_unlock(qhdl);
  }

  TU_ASSERT(success);
 8005eda:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8005ede:	f083 0301 	eor.w	r3, r3, #1
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d00a      	beq.n	8005efe <dcd_event_handler+0x15e>
 8005ee8:	4b67      	ldr	r3, [pc, #412]	; (8006088 <dcd_event_handler+0x2e8>)
 8005eea:	647b      	str	r3, [r7, #68]	; 0x44
 8005eec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f003 0301 	and.w	r3, r3, #1
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d000      	beq.n	8005efa <dcd_event_handler+0x15a>
 8005ef8:	be00      	bkpt	0x0000
 8005efa:	2300      	movs	r3, #0
 8005efc:	e001      	b.n	8005f02 <dcd_event_handler+0x162>
  return success;
 8005efe:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8005f02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  if (tud_event_hook_cb) tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8005f06:	4b61      	ldr	r3, [pc, #388]	; (800608c <dcd_event_handler+0x2ec>)
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d009      	beq.n	8005f20 <dcd_event_handler+0x180>
 8005f0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f0e:	7818      	ldrb	r0, [r3, #0]
 8005f10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f12:	785b      	ldrb	r3, [r3, #1]
 8005f14:	4619      	mov	r1, r3
 8005f16:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	f3af 8000 	nop.w
  return ret;
 8005f20:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005f22:	2300      	movs	r3, #0
 8005f24:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
 8005f28:	e03e      	b.n	8005fa8 <dcd_event_handler+0x208>
 8005f2a:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8005f2e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  usbd_class_driver_t const * driver = NULL;
 8005f32:	2300      	movs	r3, #0
 8005f34:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ( drvid < _app_driver_count ) {
 8005f36:	4b56      	ldr	r3, [pc, #344]	; (8006090 <dcd_event_handler+0x2f0>)
 8005f38:	781b      	ldrb	r3, [r3, #0]
 8005f3a:	f897 2042 	ldrb.w	r2, [r7, #66]	; 0x42
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d20a      	bcs.n	8005f58 <dcd_event_handler+0x1b8>
    driver = &_app_driver[drvid];
 8005f42:	4b54      	ldr	r3, [pc, #336]	; (8006094 <dcd_event_handler+0x2f4>)
 8005f44:	6819      	ldr	r1, [r3, #0]
 8005f46:	f897 2042 	ldrb.w	r2, [r7, #66]	; 0x42
 8005f4a:	4613      	mov	r3, r2
 8005f4c:	005b      	lsls	r3, r3, #1
 8005f4e:	4413      	add	r3, r2
 8005f50:	00db      	lsls	r3, r3, #3
 8005f52:	440b      	add	r3, r1
 8005f54:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f56:	e011      	b.n	8005f7c <dcd_event_handler+0x1dc>
  } else if ( drvid < TOTAL_DRIVER_COUNT && BUILTIN_DRIVER_COUNT > 0 ){
 8005f58:	4b4d      	ldr	r3, [pc, #308]	; (8006090 <dcd_event_handler+0x2f0>)
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	f897 2042 	ldrb.w	r2, [r7, #66]	; 0x42
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d80b      	bhi.n	8005f7c <dcd_event_handler+0x1dc>
    driver = &_usbd_driver[drvid - _app_driver_count];
 8005f64:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8005f68:	4a49      	ldr	r2, [pc, #292]	; (8006090 <dcd_event_handler+0x2f0>)
 8005f6a:	7812      	ldrb	r2, [r2, #0]
 8005f6c:	1a9a      	subs	r2, r3, r2
 8005f6e:	4613      	mov	r3, r2
 8005f70:	005b      	lsls	r3, r3, #1
 8005f72:	4413      	add	r3, r2
 8005f74:	00db      	lsls	r3, r3, #3
 8005f76:	4a48      	ldr	r2, [pc, #288]	; (8006098 <dcd_event_handler+0x2f8>)
 8005f78:	4413      	add	r3, r2
 8005f7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  return driver;
 8005f7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
        usbd_class_driver_t const* driver = get_driver(i);
 8005f7e:	66bb      	str	r3, [r7, #104]	; 0x68
        if (driver && driver->sof) {
 8005f80:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d00b      	beq.n	8005f9e <dcd_event_handler+0x1fe>
 8005f86:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f88:	695b      	ldr	r3, [r3, #20]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d007      	beq.n	8005f9e <dcd_event_handler+0x1fe>
          driver->sof(event->rhport, event->sof.frame_count);
 8005f8e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f90:	695b      	ldr	r3, [r3, #20]
 8005f92:	687a      	ldr	r2, [r7, #4]
 8005f94:	7810      	ldrb	r0, [r2, #0]
 8005f96:	687a      	ldr	r2, [r7, #4]
 8005f98:	6852      	ldr	r2, [r2, #4]
 8005f9a:	4611      	mov	r1, r2
 8005f9c:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005f9e:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8005fa2:	3301      	adds	r3, #1
 8005fa4:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
 8005fa8:	4b39      	ldr	r3, [pc, #228]	; (8006090 <dcd_event_handler+0x2f0>)
 8005faa:	781b      	ldrb	r3, [r3, #0]
 8005fac:	f897 206e 	ldrb.w	r2, [r7, #110]	; 0x6e
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	d9ba      	bls.n	8005f2a <dcd_event_handler+0x18a>
        }
      }

      // skip osal queue for SOF in usbd task
      break;
 8005fb4:	e006      	b.n	8005fc4 <dcd_event_handler+0x224>

    default:
      send = true;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 8005fbc:	e002      	b.n	8005fc4 <dcd_event_handler+0x224>
      break;
 8005fbe:	bf00      	nop
 8005fc0:	e000      	b.n	8005fc4 <dcd_event_handler+0x224>
      break;
 8005fc2:	bf00      	nop
  }

  if (send) {
 8005fc4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d054      	beq.n	8006076 <dcd_event_handler+0x2d6>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	63bb      	str	r3, [r7, #56]	; 0x38
 8005fd0:	78fb      	ldrb	r3, [r7, #3]
 8005fd2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  bool ret = osal_queue_send(_usbd_q, event, in_isr);
 8005fd6:	4b2b      	ldr	r3, [pc, #172]	; (8006084 <dcd_event_handler+0x2e4>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	633b      	str	r3, [r7, #48]	; 0x30
 8005fdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fde:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005fe0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005fe4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  if (!in_isr) {
 8005fe8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005fec:	f083 0301 	eor.w	r3, r3, #1
 8005ff0:	b2db      	uxtb	r3, r3
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d006      	beq.n	8006004 <dcd_event_handler+0x264>
 8005ff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ff8:	627b      	str	r3, [r7, #36]	; 0x24
  qhdl->interrupt_set(false);
 8005ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	2000      	movs	r0, #0
 8006000:	4798      	blx	r3
}
 8006002:	bf00      	nop
  bool success = tu_fifo_write(&qhdl->ff, data);
 8006004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006006:	3304      	adds	r3, #4
 8006008:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800600a:	4618      	mov	r0, r3
 800600c:	f7fe fe57 	bl	8004cbe <tu_fifo_write>
 8006010:	4603      	mov	r3, r0
 8006012:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (!in_isr) {
 8006016:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800601a:	f083 0301 	eor.w	r3, r3, #1
 800601e:	b2db      	uxtb	r3, r3
 8006020:	2b00      	cmp	r3, #0
 8006022:	d006      	beq.n	8006032 <dcd_event_handler+0x292>
 8006024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006026:	61fb      	str	r3, [r7, #28]
  qhdl->interrupt_set(true);
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	2001      	movs	r0, #1
 800602e:	4798      	blx	r3
}
 8006030:	bf00      	nop
  TU_ASSERT(success);
 8006032:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006036:	f083 0301 	eor.w	r3, r3, #1
 800603a:	b2db      	uxtb	r3, r3
 800603c:	2b00      	cmp	r3, #0
 800603e:	d00a      	beq.n	8006056 <dcd_event_handler+0x2b6>
 8006040:	4b11      	ldr	r3, [pc, #68]	; (8006088 <dcd_event_handler+0x2e8>)
 8006042:	61bb      	str	r3, [r7, #24]
 8006044:	69bb      	ldr	r3, [r7, #24]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f003 0301 	and.w	r3, r3, #1
 800604c:	2b00      	cmp	r3, #0
 800604e:	d000      	beq.n	8006052 <dcd_event_handler+0x2b2>
 8006050:	be00      	bkpt	0x0000
 8006052:	2300      	movs	r3, #0
 8006054:	e001      	b.n	800605a <dcd_event_handler+0x2ba>
  return success;
 8006056:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800605a:	75fb      	strb	r3, [r7, #23]
  if (tud_event_hook_cb) tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800605c:	4b0b      	ldr	r3, [pc, #44]	; (800608c <dcd_event_handler+0x2ec>)
 800605e:	2b00      	cmp	r3, #0
 8006060:	d009      	beq.n	8006076 <dcd_event_handler+0x2d6>
 8006062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006064:	7818      	ldrb	r0, [r3, #0]
 8006066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006068:	785b      	ldrb	r3, [r3, #1]
 800606a:	4619      	mov	r1, r3
 800606c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006070:	461a      	mov	r2, r3
 8006072:	f3af 8000 	nop.w
    queue_event(event, in_isr);
  }
}
 8006076:	bf00      	nop
 8006078:	3770      	adds	r7, #112	; 0x70
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}
 800607e:	bf00      	nop
 8006080:	200013a8 	.word	0x200013a8
 8006084:	2000149c 	.word	0x2000149c
 8006088:	e000edf0 	.word	0xe000edf0
 800608c:	00000000 	.word	0x00000000
 8006090:	200013d8 	.word	0x200013d8
 8006094:	200013d4 	.word	0x200013d4
 8006098:	080088cc 	.word	0x080088cc

0800609c <usbd_int_set>:
//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b082      	sub	sp, #8
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	4603      	mov	r3, r0
 80060a4:	71fb      	strb	r3, [r7, #7]
  if (enabled)
 80060a6:	79fb      	ldrb	r3, [r7, #7]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d005      	beq.n	80060b8 <usbd_int_set+0x1c>
  {
    dcd_int_enable(_usbd_rhport);
 80060ac:	4b07      	ldr	r3, [pc, #28]	; (80060cc <usbd_int_set+0x30>)
 80060ae:	781b      	ldrb	r3, [r3, #0]
 80060b0:	4618      	mov	r0, r3
 80060b2:	f001 f877 	bl	80071a4 <dcd_int_enable>
  }else
  {
    dcd_int_disable(_usbd_rhport);
  }
}
 80060b6:	e004      	b.n	80060c2 <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 80060b8:	4b04      	ldr	r3, [pc, #16]	; (80060cc <usbd_int_set+0x30>)
 80060ba:	781b      	ldrb	r3, [r3, #0]
 80060bc:	4618      	mov	r0, r3
 80060be:	f001 f889 	bl	80071d4 <dcd_int_disable>
}
 80060c2:	bf00      	nop
 80060c4:	3708      	adds	r7, #8
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}
 80060ca:	bf00      	nop
 80060cc:	20000019 	.word	0x20000019

080060d0 <usbd_open_edpt_pair>:

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b08a      	sub	sp, #40	; 0x28
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6039      	str	r1, [r7, #0]
 80060d8:	4611      	mov	r1, r2
 80060da:	461a      	mov	r2, r3
 80060dc:	4603      	mov	r3, r0
 80060de:	71fb      	strb	r3, [r7, #7]
 80060e0:	460b      	mov	r3, r1
 80060e2:	71bb      	strb	r3, [r7, #6]
 80060e4:	4613      	mov	r3, r2
 80060e6:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 80060e8:	2300      	movs	r3, #0
 80060ea:	627b      	str	r3, [r7, #36]	; 0x24
 80060ec:	e04d      	b.n	800618a <usbd_open_edpt_pair+0xba>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 80060f2:	6a3b      	ldr	r3, [r7, #32]
 80060f4:	785b      	ldrb	r3, [r3, #1]
 80060f6:	2b05      	cmp	r3, #5
 80060f8:	d108      	bne.n	800610c <usbd_open_edpt_pair+0x3c>
 80060fa:	6a3b      	ldr	r3, [r7, #32]
 80060fc:	78db      	ldrb	r3, [r3, #3]
 80060fe:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8006102:	b2db      	uxtb	r3, r3
 8006104:	461a      	mov	r2, r3
 8006106:	797b      	ldrb	r3, [r7, #5]
 8006108:	4293      	cmp	r3, r2
 800610a:	d00a      	beq.n	8006122 <usbd_open_edpt_pair+0x52>
 800610c:	4b23      	ldr	r3, [pc, #140]	; (800619c <usbd_open_edpt_pair+0xcc>)
 800610e:	61bb      	str	r3, [r7, #24]
 8006110:	69bb      	ldr	r3, [r7, #24]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f003 0301 	and.w	r3, r3, #1
 8006118:	2b00      	cmp	r3, #0
 800611a:	d000      	beq.n	800611e <usbd_open_edpt_pair+0x4e>
 800611c:	be00      	bkpt	0x0000
 800611e:	2300      	movs	r3, #0
 8006120:	e038      	b.n	8006194 <usbd_open_edpt_pair+0xc4>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 8006122:	79fb      	ldrb	r3, [r7, #7]
 8006124:	6a39      	ldr	r1, [r7, #32]
 8006126:	4618      	mov	r0, r3
 8006128:	f000 f83a 	bl	80061a0 <usbd_edpt_open>
 800612c:	4603      	mov	r3, r0
 800612e:	f083 0301 	eor.w	r3, r3, #1
 8006132:	b2db      	uxtb	r3, r3
 8006134:	2b00      	cmp	r3, #0
 8006136:	d00a      	beq.n	800614e <usbd_open_edpt_pair+0x7e>
 8006138:	4b18      	ldr	r3, [pc, #96]	; (800619c <usbd_open_edpt_pair+0xcc>)
 800613a:	61fb      	str	r3, [r7, #28]
 800613c:	69fb      	ldr	r3, [r7, #28]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 0301 	and.w	r3, r3, #1
 8006144:	2b00      	cmp	r3, #0
 8006146:	d000      	beq.n	800614a <usbd_open_edpt_pair+0x7a>
 8006148:	be00      	bkpt	0x0000
 800614a:	2300      	movs	r3, #0
 800614c:	e022      	b.n	8006194 <usbd_open_edpt_pair+0xc4>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 800614e:	6a3b      	ldr	r3, [r7, #32]
 8006150:	789b      	ldrb	r3, [r3, #2]
 8006152:	75fb      	strb	r3, [r7, #23]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8006154:	7dfb      	ldrb	r3, [r7, #23]
 8006156:	09db      	lsrs	r3, r3, #7
 8006158:	b2db      	uxtb	r3, r3
 800615a:	2b01      	cmp	r3, #1
 800615c:	d104      	bne.n	8006168 <usbd_open_edpt_pair+0x98>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 800615e:	6a3b      	ldr	r3, [r7, #32]
 8006160:	789a      	ldrb	r2, [r3, #2]
 8006162:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006164:	701a      	strb	r2, [r3, #0]
 8006166:	e003      	b.n	8006170 <usbd_open_edpt_pair+0xa0>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 8006168:	6a3b      	ldr	r3, [r7, #32]
 800616a:	789a      	ldrb	r2, [r3, #2]
 800616c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800616e:	701a      	strb	r2, [r3, #0]
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	781b      	ldrb	r3, [r3, #0]
 800617c:	461a      	mov	r2, r3
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 8006182:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 8006184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006186:	3301      	adds	r3, #1
 8006188:	627b      	str	r3, [r7, #36]	; 0x24
 800618a:	79bb      	ldrb	r3, [r7, #6]
 800618c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800618e:	429a      	cmp	r2, r3
 8006190:	dbad      	blt.n	80060ee <usbd_open_edpt_pair+0x1e>
  }

  return true;
 8006192:	2301      	movs	r3, #1
}
 8006194:	4618      	mov	r0, r3
 8006196:	3728      	adds	r7, #40	; 0x28
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}
 800619c:	e000edf0 	.word	0xe000edf0

080061a0 <usbd_edpt_open>:
//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const * desc_ep)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b086      	sub	sp, #24
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	4603      	mov	r3, r0
 80061a8:	6039      	str	r1, [r7, #0]
 80061aa:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 80061ac:	4b1b      	ldr	r3, [pc, #108]	; (800621c <usbd_edpt_open+0x7c>)
 80061ae:	781b      	ldrb	r3, [r3, #0]
 80061b0:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	789b      	ldrb	r3, [r3, #2]
 80061b6:	73fb      	strb	r3, [r7, #15]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 80061b8:	7bfb      	ldrb	r3, [r7, #15]
 80061ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80061be:	b2db      	uxtb	r3, r3
 80061c0:	2b05      	cmp	r3, #5
 80061c2:	d90a      	bls.n	80061da <usbd_edpt_open+0x3a>
 80061c4:	4b16      	ldr	r3, [pc, #88]	; (8006220 <usbd_edpt_open+0x80>)
 80061c6:	613b      	str	r3, [r7, #16]
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 0301 	and.w	r3, r3, #1
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d000      	beq.n	80061d6 <usbd_edpt_open+0x36>
 80061d4:	be00      	bkpt	0x0000
 80061d6:	2300      	movs	r3, #0
 80061d8:	e01c      	b.n	8006214 <usbd_edpt_open+0x74>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 80061da:	4b12      	ldr	r3, [pc, #72]	; (8006224 <usbd_edpt_open+0x84>)
 80061dc:	789b      	ldrb	r3, [r3, #2]
 80061de:	4619      	mov	r1, r3
 80061e0:	6838      	ldr	r0, [r7, #0]
 80061e2:	f002 f925 	bl	8008430 <tu_edpt_validate>
 80061e6:	4603      	mov	r3, r0
 80061e8:	f083 0301 	eor.w	r3, r3, #1
 80061ec:	b2db      	uxtb	r3, r3
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d00a      	beq.n	8006208 <usbd_edpt_open+0x68>
 80061f2:	4b0b      	ldr	r3, [pc, #44]	; (8006220 <usbd_edpt_open+0x80>)
 80061f4:	617b      	str	r3, [r7, #20]
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f003 0301 	and.w	r3, r3, #1
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d000      	beq.n	8006204 <usbd_edpt_open+0x64>
 8006202:	be00      	bkpt	0x0000
 8006204:	2300      	movs	r3, #0
 8006206:	e005      	b.n	8006214 <usbd_edpt_open+0x74>

  return dcd_edpt_open(rhport, desc_ep);
 8006208:	79fb      	ldrb	r3, [r7, #7]
 800620a:	6839      	ldr	r1, [r7, #0]
 800620c:	4618      	mov	r0, r3
 800620e:	f001 f8a5 	bl	800735c <dcd_edpt_open>
 8006212:	4603      	mov	r3, r0
}
 8006214:	4618      	mov	r0, r3
 8006216:	3718      	adds	r7, #24
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}
 800621c:	20000019 	.word	0x20000019
 8006220:	e000edf0 	.word	0xe000edf0
 8006224:	200013a8 	.word	0x200013a8

08006228 <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b086      	sub	sp, #24
 800622c:	af00      	add	r7, sp, #0
 800622e:	4603      	mov	r3, r0
 8006230:	460a      	mov	r2, r1
 8006232:	71fb      	strb	r3, [r7, #7]
 8006234:	4613      	mov	r3, r2
 8006236:	71bb      	strb	r3, [r7, #6]
 8006238:	79bb      	ldrb	r3, [r7, #6]
 800623a:	73bb      	strb	r3, [r7, #14]
 800623c:	7bbb      	ldrb	r3, [r7, #14]
 800623e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006242:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum       = tu_edpt_number(ep_addr);
 8006244:	75fb      	strb	r3, [r7, #23]
 8006246:	79bb      	ldrb	r3, [r7, #6]
 8006248:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800624a:	7bfb      	ldrb	r3, [r7, #15]
 800624c:	09db      	lsrs	r3, r3, #7
 800624e:	b2db      	uxtb	r3, r3
  uint8_t const dir         = tu_edpt_dir(ep_addr);
 8006250:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8006252:	7dfa      	ldrb	r2, [r7, #23]
 8006254:	7dbb      	ldrb	r3, [r7, #22]
 8006256:	0052      	lsls	r2, r2, #1
 8006258:	4413      	add	r3, r2
 800625a:	3318      	adds	r3, #24
 800625c:	4a06      	ldr	r2, [pc, #24]	; (8006278 <usbd_edpt_claim+0x50>)
 800625e:	4413      	add	r3, r2
 8006260:	3307      	adds	r3, #7
 8006262:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 8006264:	2100      	movs	r1, #0
 8006266:	6938      	ldr	r0, [r7, #16]
 8006268:	f002 f8a8 	bl	80083bc <tu_edpt_claim>
 800626c:	4603      	mov	r3, r0
}
 800626e:	4618      	mov	r0, r3
 8006270:	3718      	adds	r7, #24
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
 8006276:	bf00      	nop
 8006278:	200013a8 	.word	0x200013a8

0800627c <usbd_edpt_xfer>:

  return tu_edpt_release(ep_state, _usbd_mutex);
}

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t * buffer, uint16_t total_bytes)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b086      	sub	sp, #24
 8006280:	af00      	add	r7, sp, #0
 8006282:	603a      	str	r2, [r7, #0]
 8006284:	461a      	mov	r2, r3
 8006286:	4603      	mov	r3, r0
 8006288:	71fb      	strb	r3, [r7, #7]
 800628a:	460b      	mov	r3, r1
 800628c:	71bb      	strb	r3, [r7, #6]
 800628e:	4613      	mov	r3, r2
 8006290:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 8006292:	4b32      	ldr	r3, [pc, #200]	; (800635c <usbd_edpt_xfer+0xe0>)
 8006294:	781b      	ldrb	r3, [r3, #0]
 8006296:	71fb      	strb	r3, [r7, #7]
 8006298:	79bb      	ldrb	r3, [r7, #6]
 800629a:	72bb      	strb	r3, [r7, #10]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800629c:	7abb      	ldrb	r3, [r7, #10]
 800629e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80062a2:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80062a4:	75fb      	strb	r3, [r7, #23]
 80062a6:	79bb      	ldrb	r3, [r7, #6]
 80062a8:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80062aa:	7afb      	ldrb	r3, [r7, #11]
 80062ac:	09db      	lsrs	r3, r3, #7
 80062ae:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 80062b0:	75bb      	strb	r3, [r7, #22]
  // TU_VERIFY(tud_ready());

  TU_LOG_USBD("  Queue EP %02X with %u bytes ...\r\n", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 80062b2:	7dfa      	ldrb	r2, [r7, #23]
 80062b4:	7dbb      	ldrb	r3, [r7, #22]
 80062b6:	492a      	ldr	r1, [pc, #168]	; (8006360 <usbd_edpt_xfer+0xe4>)
 80062b8:	0052      	lsls	r2, r2, #1
 80062ba:	440a      	add	r2, r1
 80062bc:	4413      	add	r3, r2
 80062be:	3318      	adds	r3, #24
 80062c0:	79db      	ldrb	r3, [r3, #7]
 80062c2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80062c6:	b2db      	uxtb	r3, r3
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d00a      	beq.n	80062e2 <usbd_edpt_xfer+0x66>
 80062cc:	4b25      	ldr	r3, [pc, #148]	; (8006364 <usbd_edpt_xfer+0xe8>)
 80062ce:	60fb      	str	r3, [r7, #12]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f003 0301 	and.w	r3, r3, #1
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d000      	beq.n	80062de <usbd_edpt_xfer+0x62>
 80062dc:	be00      	bkpt	0x0000
 80062de:	2300      	movs	r3, #0
 80062e0:	e038      	b.n	8006354 <usbd_edpt_xfer+0xd8>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 80062e2:	7dfa      	ldrb	r2, [r7, #23]
 80062e4:	7dbb      	ldrb	r3, [r7, #22]
 80062e6:	491e      	ldr	r1, [pc, #120]	; (8006360 <usbd_edpt_xfer+0xe4>)
 80062e8:	0052      	lsls	r2, r2, #1
 80062ea:	440a      	add	r2, r1
 80062ec:	4413      	add	r3, r2
 80062ee:	f103 0218 	add.w	r2, r3, #24
 80062f2:	79d3      	ldrb	r3, [r2, #7]
 80062f4:	f043 0301 	orr.w	r3, r3, #1
 80062f8:	71d3      	strb	r3, [r2, #7]

  if ( dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes) )
 80062fa:	88bb      	ldrh	r3, [r7, #4]
 80062fc:	79b9      	ldrb	r1, [r7, #6]
 80062fe:	79f8      	ldrb	r0, [r7, #7]
 8006300:	683a      	ldr	r2, [r7, #0]
 8006302:	f001 f9a9 	bl	8007658 <dcd_edpt_xfer>
 8006306:	4603      	mov	r3, r0
 8006308:	2b00      	cmp	r3, #0
 800630a:	d001      	beq.n	8006310 <usbd_edpt_xfer+0x94>
  {
    return true;
 800630c:	2301      	movs	r3, #1
 800630e:	e021      	b.n	8006354 <usbd_edpt_xfer+0xd8>
  }else
  {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8006310:	7dfa      	ldrb	r2, [r7, #23]
 8006312:	7dbb      	ldrb	r3, [r7, #22]
 8006314:	4912      	ldr	r1, [pc, #72]	; (8006360 <usbd_edpt_xfer+0xe4>)
 8006316:	0052      	lsls	r2, r2, #1
 8006318:	440a      	add	r2, r1
 800631a:	4413      	add	r3, r2
 800631c:	f103 0218 	add.w	r2, r3, #24
 8006320:	79d3      	ldrb	r3, [r2, #7]
 8006322:	f36f 0300 	bfc	r3, #0, #1
 8006326:	71d3      	strb	r3, [r2, #7]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8006328:	7dfa      	ldrb	r2, [r7, #23]
 800632a:	7dbb      	ldrb	r3, [r7, #22]
 800632c:	490c      	ldr	r1, [pc, #48]	; (8006360 <usbd_edpt_xfer+0xe4>)
 800632e:	0052      	lsls	r2, r2, #1
 8006330:	440a      	add	r2, r1
 8006332:	4413      	add	r3, r2
 8006334:	f103 0218 	add.w	r2, r3, #24
 8006338:	79d3      	ldrb	r3, [r2, #7]
 800633a:	f36f 0382 	bfc	r3, #2, #1
 800633e:	71d3      	strb	r3, [r2, #7]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 8006340:	4b08      	ldr	r3, [pc, #32]	; (8006364 <usbd_edpt_xfer+0xe8>)
 8006342:	613b      	str	r3, [r7, #16]
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 0301 	and.w	r3, r3, #1
 800634c:	2b00      	cmp	r3, #0
 800634e:	d000      	beq.n	8006352 <usbd_edpt_xfer+0xd6>
 8006350:	be00      	bkpt	0x0000
    return false;
 8006352:	2300      	movs	r3, #0
  }
}
 8006354:	4618      	mov	r0, r3
 8006356:	3718      	adds	r7, #24
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}
 800635c:	20000019 	.word	0x20000019
 8006360:	200013a8 	.word	0x200013a8
 8006364:	e000edf0 	.word	0xe000edf0

08006368 <usbd_edpt_busy>:
    return false;
  }
}

bool usbd_edpt_busy(uint8_t rhport, uint8_t ep_addr)
{
 8006368:	b480      	push	{r7}
 800636a:	b085      	sub	sp, #20
 800636c:	af00      	add	r7, sp, #0
 800636e:	4603      	mov	r3, r0
 8006370:	460a      	mov	r2, r1
 8006372:	71fb      	strb	r3, [r7, #7]
 8006374:	4613      	mov	r3, r2
 8006376:	71bb      	strb	r3, [r7, #6]
 8006378:	79bb      	ldrb	r3, [r7, #6]
 800637a:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800637c:	7b3b      	ldrb	r3, [r7, #12]
 800637e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006382:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8006384:	73fb      	strb	r3, [r7, #15]
 8006386:	79bb      	ldrb	r3, [r7, #6]
 8006388:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800638a:	7b7b      	ldrb	r3, [r7, #13]
 800638c:	09db      	lsrs	r3, r3, #7
 800638e:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 8006390:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].busy;
 8006392:	7bfa      	ldrb	r2, [r7, #15]
 8006394:	7bbb      	ldrb	r3, [r7, #14]
 8006396:	490a      	ldr	r1, [pc, #40]	; (80063c0 <usbd_edpt_busy+0x58>)
 8006398:	0052      	lsls	r2, r2, #1
 800639a:	440a      	add	r2, r1
 800639c:	4413      	add	r3, r2
 800639e:	3318      	adds	r3, #24
 80063a0:	79db      	ldrb	r3, [r3, #7]
 80063a2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80063a6:	b2db      	uxtb	r3, r3
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	bf14      	ite	ne
 80063ac:	2301      	movne	r3, #1
 80063ae:	2300      	moveq	r3, #0
 80063b0:	b2db      	uxtb	r3, r3
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3714      	adds	r7, #20
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr
 80063be:	bf00      	nop
 80063c0:	200013a8 	.word	0x200013a8

080063c4 <usbd_edpt_stall>:

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b084      	sub	sp, #16
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	4603      	mov	r3, r0
 80063cc:	460a      	mov	r2, r1
 80063ce:	71fb      	strb	r3, [r7, #7]
 80063d0:	4613      	mov	r3, r2
 80063d2:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 80063d4:	4b1f      	ldr	r3, [pc, #124]	; (8006454 <usbd_edpt_stall+0x90>)
 80063d6:	781b      	ldrb	r3, [r3, #0]
 80063d8:	71fb      	strb	r3, [r7, #7]
 80063da:	79bb      	ldrb	r3, [r7, #6]
 80063dc:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 80063de:	7b3b      	ldrb	r3, [r7, #12]
 80063e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063e4:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80063e6:	73fb      	strb	r3, [r7, #15]
 80063e8:	79bb      	ldrb	r3, [r7, #6]
 80063ea:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80063ec:	7b7b      	ldrb	r3, [r7, #13]
 80063ee:	09db      	lsrs	r3, r3, #7
 80063f0:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 80063f2:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  if ( !_usbd_dev.ep_status[epnum][dir].stalled )
 80063f4:	7bfa      	ldrb	r2, [r7, #15]
 80063f6:	7bbb      	ldrb	r3, [r7, #14]
 80063f8:	4917      	ldr	r1, [pc, #92]	; (8006458 <usbd_edpt_stall+0x94>)
 80063fa:	0052      	lsls	r2, r2, #1
 80063fc:	440a      	add	r2, r1
 80063fe:	4413      	add	r3, r2
 8006400:	3318      	adds	r3, #24
 8006402:	79db      	ldrb	r3, [r3, #7]
 8006404:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006408:	b2db      	uxtb	r3, r3
 800640a:	2b00      	cmp	r3, #0
 800640c:	d11d      	bne.n	800644a <usbd_edpt_stall+0x86>
  {
    TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
    dcd_edpt_stall(rhport, ep_addr);
 800640e:	79ba      	ldrb	r2, [r7, #6]
 8006410:	79fb      	ldrb	r3, [r7, #7]
 8006412:	4611      	mov	r1, r2
 8006414:	4618      	mov	r0, r3
 8006416:	f001 fa73 	bl	8007900 <dcd_edpt_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = 1;
 800641a:	7bfa      	ldrb	r2, [r7, #15]
 800641c:	7bbb      	ldrb	r3, [r7, #14]
 800641e:	490e      	ldr	r1, [pc, #56]	; (8006458 <usbd_edpt_stall+0x94>)
 8006420:	0052      	lsls	r2, r2, #1
 8006422:	440a      	add	r2, r1
 8006424:	4413      	add	r3, r2
 8006426:	f103 0218 	add.w	r2, r3, #24
 800642a:	79d3      	ldrb	r3, [r2, #7]
 800642c:	f043 0302 	orr.w	r3, r3, #2
 8006430:	71d3      	strb	r3, [r2, #7]
    _usbd_dev.ep_status[epnum][dir].busy = 1;
 8006432:	7bfa      	ldrb	r2, [r7, #15]
 8006434:	7bbb      	ldrb	r3, [r7, #14]
 8006436:	4908      	ldr	r1, [pc, #32]	; (8006458 <usbd_edpt_stall+0x94>)
 8006438:	0052      	lsls	r2, r2, #1
 800643a:	440a      	add	r2, r1
 800643c:	4413      	add	r3, r2
 800643e:	f103 0218 	add.w	r2, r3, #24
 8006442:	79d3      	ldrb	r3, [r2, #7]
 8006444:	f043 0301 	orr.w	r3, r3, #1
 8006448:	71d3      	strb	r3, [r2, #7]
  }
}
 800644a:	bf00      	nop
 800644c:	3710      	adds	r7, #16
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
 8006452:	bf00      	nop
 8006454:	20000019 	.word	0x20000019
 8006458:	200013a8 	.word	0x200013a8

0800645c <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b084      	sub	sp, #16
 8006460:	af00      	add	r7, sp, #0
 8006462:	4603      	mov	r3, r0
 8006464:	460a      	mov	r2, r1
 8006466:	71fb      	strb	r3, [r7, #7]
 8006468:	4613      	mov	r3, r2
 800646a:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800646c:	4b1f      	ldr	r3, [pc, #124]	; (80064ec <usbd_edpt_clear_stall+0x90>)
 800646e:	781b      	ldrb	r3, [r3, #0]
 8006470:	71fb      	strb	r3, [r7, #7]
 8006472:	79bb      	ldrb	r3, [r7, #6]
 8006474:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8006476:	7b3b      	ldrb	r3, [r7, #12]
 8006478:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800647c:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800647e:	73fb      	strb	r3, [r7, #15]
 8006480:	79bb      	ldrb	r3, [r7, #6]
 8006482:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8006484:	7b7b      	ldrb	r3, [r7, #13]
 8006486:	09db      	lsrs	r3, r3, #7
 8006488:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 800648a:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  if ( _usbd_dev.ep_status[epnum][dir].stalled )
 800648c:	7bfa      	ldrb	r2, [r7, #15]
 800648e:	7bbb      	ldrb	r3, [r7, #14]
 8006490:	4917      	ldr	r1, [pc, #92]	; (80064f0 <usbd_edpt_clear_stall+0x94>)
 8006492:	0052      	lsls	r2, r2, #1
 8006494:	440a      	add	r2, r1
 8006496:	4413      	add	r3, r2
 8006498:	3318      	adds	r3, #24
 800649a:	79db      	ldrb	r3, [r3, #7]
 800649c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d01d      	beq.n	80064e2 <usbd_edpt_clear_stall+0x86>
  {
    TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
    dcd_edpt_clear_stall(rhport, ep_addr);
 80064a6:	79ba      	ldrb	r2, [r7, #6]
 80064a8:	79fb      	ldrb	r3, [r7, #7]
 80064aa:	4611      	mov	r1, r2
 80064ac:	4618      	mov	r0, r3
 80064ae:	f001 fa39 	bl	8007924 <dcd_edpt_clear_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = 0;
 80064b2:	7bfa      	ldrb	r2, [r7, #15]
 80064b4:	7bbb      	ldrb	r3, [r7, #14]
 80064b6:	490e      	ldr	r1, [pc, #56]	; (80064f0 <usbd_edpt_clear_stall+0x94>)
 80064b8:	0052      	lsls	r2, r2, #1
 80064ba:	440a      	add	r2, r1
 80064bc:	4413      	add	r3, r2
 80064be:	f103 0218 	add.w	r2, r3, #24
 80064c2:	79d3      	ldrb	r3, [r2, #7]
 80064c4:	f36f 0341 	bfc	r3, #1, #1
 80064c8:	71d3      	strb	r3, [r2, #7]
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 80064ca:	7bfa      	ldrb	r2, [r7, #15]
 80064cc:	7bbb      	ldrb	r3, [r7, #14]
 80064ce:	4908      	ldr	r1, [pc, #32]	; (80064f0 <usbd_edpt_clear_stall+0x94>)
 80064d0:	0052      	lsls	r2, r2, #1
 80064d2:	440a      	add	r2, r1
 80064d4:	4413      	add	r3, r2
 80064d6:	f103 0218 	add.w	r2, r3, #24
 80064da:	79d3      	ldrb	r3, [r2, #7]
 80064dc:	f36f 0300 	bfc	r3, #0, #1
 80064e0:	71d3      	strb	r3, [r2, #7]
  }
}
 80064e2:	bf00      	nop
 80064e4:	3710      	adds	r7, #16
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	20000019 	.word	0x20000019
 80064f0:	200013a8 	.word	0x200013a8

080064f4 <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b085      	sub	sp, #20
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	4603      	mov	r3, r0
 80064fc:	460a      	mov	r2, r1
 80064fe:	71fb      	strb	r3, [r7, #7]
 8006500:	4613      	mov	r3, r2
 8006502:	71bb      	strb	r3, [r7, #6]
 8006504:	79bb      	ldrb	r3, [r7, #6]
 8006506:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8006508:	7b3b      	ldrb	r3, [r7, #12]
 800650a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800650e:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8006510:	73fb      	strb	r3, [r7, #15]
 8006512:	79bb      	ldrb	r3, [r7, #6]
 8006514:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8006516:	7b7b      	ldrb	r3, [r7, #13]
 8006518:	09db      	lsrs	r3, r3, #7
 800651a:	b2db      	uxtb	r3, r3
  uint8_t const dir   = tu_edpt_dir(ep_addr);
 800651c:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 800651e:	7bfa      	ldrb	r2, [r7, #15]
 8006520:	7bbb      	ldrb	r3, [r7, #14]
 8006522:	490a      	ldr	r1, [pc, #40]	; (800654c <usbd_edpt_stalled+0x58>)
 8006524:	0052      	lsls	r2, r2, #1
 8006526:	440a      	add	r2, r1
 8006528:	4413      	add	r3, r2
 800652a:	3318      	adds	r3, #24
 800652c:	79db      	ldrb	r3, [r3, #7]
 800652e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006532:	b2db      	uxtb	r3, r3
 8006534:	2b00      	cmp	r3, #0
 8006536:	bf14      	ite	ne
 8006538:	2301      	movne	r3, #1
 800653a:	2300      	moveq	r3, #0
 800653c:	b2db      	uxtb	r3, r3
}
 800653e:	4618      	mov	r0, r3
 8006540:	3714      	adds	r7, #20
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr
 800654a:	bf00      	nop
 800654c:	200013a8 	.word	0x200013a8

08006550 <_status_stage_xact>:
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool _status_stage_xact(uint8_t rhport, tusb_control_request_t const * request)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
 8006556:	4603      	mov	r3, r0
 8006558:	6039      	str	r1, [r7, #0]
 800655a:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	781b      	ldrb	r3, [r3, #0]
 8006560:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006564:	b2db      	uxtb	r3, r3
 8006566:	2b00      	cmp	r3, #0
 8006568:	d001      	beq.n	800656e <_status_stage_xact+0x1e>
 800656a:	2300      	movs	r3, #0
 800656c:	e000      	b.n	8006570 <_status_stage_xact+0x20>
 800656e:	2380      	movs	r3, #128	; 0x80
 8006570:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8006572:	7bf9      	ldrb	r1, [r7, #15]
 8006574:	79f8      	ldrb	r0, [r7, #7]
 8006576:	2300      	movs	r3, #0
 8006578:	2200      	movs	r2, #0
 800657a:	f7ff fe7f 	bl	800627c <usbd_edpt_xfer>
 800657e:	4603      	mov	r3, r0
}
 8006580:	4618      	mov	r0, r3
 8006582:	3710      	adds	r7, #16
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}

08006588 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, tusb_control_request_t const * request)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b082      	sub	sp, #8
 800658c:	af00      	add	r7, sp, #0
 800658e:	4603      	mov	r3, r0
 8006590:	6039      	str	r1, [r7, #0]
 8006592:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request       = (*request);
 8006594:	4b0b      	ldr	r3, [pc, #44]	; (80065c4 <tud_control_status+0x3c>)
 8006596:	683a      	ldr	r2, [r7, #0]
 8006598:	6810      	ldr	r0, [r2, #0]
 800659a:	6851      	ldr	r1, [r2, #4]
 800659c:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer        = NULL;
 800659e:	4b09      	ldr	r3, [pc, #36]	; (80065c4 <tud_control_status+0x3c>)
 80065a0:	2200      	movs	r2, #0
 80065a2:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 80065a4:	4b07      	ldr	r3, [pc, #28]	; (80065c4 <tud_control_status+0x3c>)
 80065a6:	2200      	movs	r2, #0
 80065a8:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len      = 0;
 80065aa:	4b06      	ldr	r3, [pc, #24]	; (80065c4 <tud_control_status+0x3c>)
 80065ac:	2200      	movs	r2, #0
 80065ae:	819a      	strh	r2, [r3, #12]

  return _status_stage_xact(rhport, request);
 80065b0:	79fb      	ldrb	r3, [r7, #7]
 80065b2:	6839      	ldr	r1, [r7, #0]
 80065b4:	4618      	mov	r0, r3
 80065b6:	f7ff ffcb 	bl	8006550 <_status_stage_xact>
 80065ba:	4603      	mov	r3, r0
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3708      	adds	r7, #8
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	200014a0 	.word	0x200014a0

080065c8 <_data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool _data_stage_xact(uint8_t rhport)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b088      	sub	sp, #32
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	4603      	mov	r3, r0
 80065d0:	71fb      	strb	r3, [r7, #7]
  uint16_t const xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_SIZE);
 80065d2:	4b24      	ldr	r3, [pc, #144]	; (8006664 <_data_stage_xact+0x9c>)
 80065d4:	899a      	ldrh	r2, [r3, #12]
 80065d6:	4b23      	ldr	r3, [pc, #140]	; (8006664 <_data_stage_xact+0x9c>)
 80065d8:	89db      	ldrh	r3, [r3, #14]
 80065da:	1ad3      	subs	r3, r2, r3
 80065dc:	b29b      	uxth	r3, r3
 80065de:	837b      	strh	r3, [r7, #26]
 80065e0:	2340      	movs	r3, #64	; 0x40
 80065e2:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80065e4:	8b7a      	ldrh	r2, [r7, #26]
 80065e6:	8b3b      	ldrh	r3, [r7, #24]
 80065e8:	4293      	cmp	r3, r2
 80065ea:	bf28      	it	cs
 80065ec:	4613      	movcs	r3, r2
 80065ee:	b29b      	uxth	r3, r3
 80065f0:	83bb      	strh	r3, [r7, #28]

  uint8_t ep_addr = EDPT_CTRL_OUT;
 80065f2:	2300      	movs	r3, #0
 80065f4:	77fb      	strb	r3, [r7, #31]

  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 80065f6:	4b1b      	ldr	r3, [pc, #108]	; (8006664 <_data_stage_xact+0x9c>)
 80065f8:	781b      	ldrb	r3, [r3, #0]
 80065fa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80065fe:	b2db      	uxtb	r3, r3
 8006600:	2b00      	cmp	r3, #0
 8006602:	d01e      	beq.n	8006642 <_data_stage_xact+0x7a>
  {
    ep_addr = EDPT_CTRL_IN;
 8006604:	2380      	movs	r3, #128	; 0x80
 8006606:	77fb      	strb	r3, [r7, #31]
    if ( xact_len ) {
 8006608:	8bbb      	ldrh	r3, [r7, #28]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d019      	beq.n	8006642 <_data_stage_xact+0x7a>
      TU_VERIFY(0 == tu_memcpy_s(_usbd_ctrl_buf, CFG_TUD_ENDPOINT0_SIZE, _ctrl_xfer.buffer, xact_len));
 800660e:	4b15      	ldr	r3, [pc, #84]	; (8006664 <_data_stage_xact+0x9c>)
 8006610:	689a      	ldr	r2, [r3, #8]
 8006612:	8bbb      	ldrh	r3, [r7, #28]
 8006614:	4914      	ldr	r1, [pc, #80]	; (8006668 <_data_stage_xact+0xa0>)
 8006616:	6179      	str	r1, [r7, #20]
 8006618:	2140      	movs	r1, #64	; 0x40
 800661a:	6139      	str	r1, [r7, #16]
 800661c:	60fa      	str	r2, [r7, #12]
 800661e:	60bb      	str	r3, [r7, #8]
  if ( count > destsz ) {
 8006620:	693a      	ldr	r2, [r7, #16]
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	429a      	cmp	r2, r3
 8006626:	d202      	bcs.n	800662e <_data_stage_xact+0x66>
    return -1;
 8006628:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800662c:	e005      	b.n	800663a <_data_stage_xact+0x72>
  memcpy(dest, src, count);
 800662e:	68ba      	ldr	r2, [r7, #8]
 8006630:	68f9      	ldr	r1, [r7, #12]
 8006632:	6978      	ldr	r0, [r7, #20]
 8006634:	f001 ffea 	bl	800860c <memcpy>
  return 0;
 8006638:	2300      	movs	r3, #0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d001      	beq.n	8006642 <_data_stage_xact+0x7a>
 800663e:	2300      	movs	r3, #0
 8006640:	e00b      	b.n	800665a <_data_stage_xact+0x92>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8006642:	8bbb      	ldrh	r3, [r7, #28]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d001      	beq.n	800664c <_data_stage_xact+0x84>
 8006648:	4a07      	ldr	r2, [pc, #28]	; (8006668 <_data_stage_xact+0xa0>)
 800664a:	e000      	b.n	800664e <_data_stage_xact+0x86>
 800664c:	2200      	movs	r2, #0
 800664e:	8bbb      	ldrh	r3, [r7, #28]
 8006650:	7ff9      	ldrb	r1, [r7, #31]
 8006652:	79f8      	ldrb	r0, [r7, #7]
 8006654:	f7ff fe12 	bl	800627c <usbd_edpt_xfer>
 8006658:	4603      	mov	r3, r0
}
 800665a:	4618      	mov	r0, r3
 800665c:	3720      	adds	r7, #32
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}
 8006662:	bf00      	nop
 8006664:	200014a0 	.word	0x200014a0
 8006668:	200014b4 	.word	0x200014b4

0800666c <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, tusb_control_request_t const * request, void* buffer, uint16_t len)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b088      	sub	sp, #32
 8006670:	af00      	add	r7, sp, #0
 8006672:	60b9      	str	r1, [r7, #8]
 8006674:	607a      	str	r2, [r7, #4]
 8006676:	461a      	mov	r2, r3
 8006678:	4603      	mov	r3, r0
 800667a:	73fb      	strb	r3, [r7, #15]
 800667c:	4613      	mov	r3, r2
 800667e:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request       = (*request);
 8006680:	4b30      	ldr	r3, [pc, #192]	; (8006744 <tud_control_xfer+0xd8>)
 8006682:	68ba      	ldr	r2, [r7, #8]
 8006684:	6810      	ldr	r0, [r2, #0]
 8006686:	6851      	ldr	r1, [r2, #4]
 8006688:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer        = (uint8_t*) buffer;
 800668a:	4a2e      	ldr	r2, [pc, #184]	; (8006744 <tud_control_xfer+0xd8>)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 8006690:	4b2c      	ldr	r3, [pc, #176]	; (8006744 <tud_control_xfer+0xd8>)
 8006692:	2200      	movs	r2, #0
 8006694:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len      = tu_min16(len, request->wLength);
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	88db      	ldrh	r3, [r3, #6]
 800669a:	b29a      	uxth	r2, r3
 800669c:	89bb      	ldrh	r3, [r7, #12]
 800669e:	827b      	strh	r3, [r7, #18]
 80066a0:	4613      	mov	r3, r2
 80066a2:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80066a4:	8a7a      	ldrh	r2, [r7, #18]
 80066a6:	8a3b      	ldrh	r3, [r7, #16]
 80066a8:	4293      	cmp	r3, r2
 80066aa:	bf28      	it	cs
 80066ac:	4613      	movcs	r3, r2
 80066ae:	b29a      	uxth	r2, r3
 80066b0:	4b24      	ldr	r3, [pc, #144]	; (8006744 <tud_control_xfer+0xd8>)
 80066b2:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U)
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	88db      	ldrh	r3, [r3, #6]
 80066b8:	b29b      	uxth	r3, r3
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d026      	beq.n	800670c <tud_control_xfer+0xa0>
  {
    if(_ctrl_xfer.data_len > 0U)
 80066be:	4b21      	ldr	r3, [pc, #132]	; (8006744 <tud_control_xfer+0xd8>)
 80066c0:	899b      	ldrh	r3, [r3, #12]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d00d      	beq.n	80066e2 <tud_control_xfer+0x76>
    {
      TU_ASSERT(buffer);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d10a      	bne.n	80066e2 <tud_control_xfer+0x76>
 80066cc:	4b1e      	ldr	r3, [pc, #120]	; (8006748 <tud_control_xfer+0xdc>)
 80066ce:	61bb      	str	r3, [r7, #24]
 80066d0:	69bb      	ldr	r3, [r7, #24]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 0301 	and.w	r3, r3, #1
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d000      	beq.n	80066de <tud_control_xfer+0x72>
 80066dc:	be00      	bkpt	0x0000
 80066de:	2300      	movs	r3, #0
 80066e0:	e02b      	b.n	800673a <tud_control_xfer+0xce>
    }

//    TU_LOG2("  Control total data length is %u bytes\r\n", _ctrl_xfer.data_len);

    // Data stage
    TU_ASSERT( _data_stage_xact(rhport) );
 80066e2:	7bfb      	ldrb	r3, [r7, #15]
 80066e4:	4618      	mov	r0, r3
 80066e6:	f7ff ff6f 	bl	80065c8 <_data_stage_xact>
 80066ea:	4603      	mov	r3, r0
 80066ec:	f083 0301 	eor.w	r3, r3, #1
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d020      	beq.n	8006738 <tud_control_xfer+0xcc>
 80066f6:	4b14      	ldr	r3, [pc, #80]	; (8006748 <tud_control_xfer+0xdc>)
 80066f8:	617b      	str	r3, [r7, #20]
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f003 0301 	and.w	r3, r3, #1
 8006702:	2b00      	cmp	r3, #0
 8006704:	d000      	beq.n	8006708 <tud_control_xfer+0x9c>
 8006706:	be00      	bkpt	0x0000
 8006708:	2300      	movs	r3, #0
 800670a:	e016      	b.n	800673a <tud_control_xfer+0xce>
  }
  else
  {
    // Status stage
    TU_ASSERT( _status_stage_xact(rhport, request) );
 800670c:	7bfb      	ldrb	r3, [r7, #15]
 800670e:	68b9      	ldr	r1, [r7, #8]
 8006710:	4618      	mov	r0, r3
 8006712:	f7ff ff1d 	bl	8006550 <_status_stage_xact>
 8006716:	4603      	mov	r3, r0
 8006718:	f083 0301 	eor.w	r3, r3, #1
 800671c:	b2db      	uxtb	r3, r3
 800671e:	2b00      	cmp	r3, #0
 8006720:	d00a      	beq.n	8006738 <tud_control_xfer+0xcc>
 8006722:	4b09      	ldr	r3, [pc, #36]	; (8006748 <tud_control_xfer+0xdc>)
 8006724:	61fb      	str	r3, [r7, #28]
 8006726:	69fb      	ldr	r3, [r7, #28]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f003 0301 	and.w	r3, r3, #1
 800672e:	2b00      	cmp	r3, #0
 8006730:	d000      	beq.n	8006734 <tud_control_xfer+0xc8>
 8006732:	be00      	bkpt	0x0000
 8006734:	2300      	movs	r3, #0
 8006736:	e000      	b.n	800673a <tud_control_xfer+0xce>
  }

  return true;
 8006738:	2301      	movs	r3, #1
}
 800673a:	4618      	mov	r0, r3
 800673c:	3720      	adds	r7, #32
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}
 8006742:	bf00      	nop
 8006744:	200014a0 	.word	0x200014a0
 8006748:	e000edf0 	.word	0xe000edf0

0800674c <usbd_control_reset>:
void usbd_control_set_request(tusb_control_request_t const *request);
void usbd_control_set_complete_callback( usbd_control_xfer_cb_t fp );
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

void usbd_control_reset(void)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 8006750:	2214      	movs	r2, #20
 8006752:	2100      	movs	r1, #0
 8006754:	4802      	ldr	r0, [pc, #8]	; (8006760 <usbd_control_reset+0x14>)
 8006756:	f001 ff2c 	bl	80085b2 <memset>
}
 800675a:	bf00      	nop
 800675c:	bd80      	pop	{r7, pc}
 800675e:	bf00      	nop
 8006760:	200014a0 	.word	0x200014a0

08006764 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback( usbd_control_xfer_cb_t fp )
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 800676c:	4a04      	ldr	r2, [pc, #16]	; (8006780 <usbd_control_set_complete_callback+0x1c>)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6113      	str	r3, [r2, #16]
}
 8006772:	bf00      	nop
 8006774:	370c      	adds	r7, #12
 8006776:	46bd      	mov	sp, r7
 8006778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677c:	4770      	bx	lr
 800677e:	bf00      	nop
 8006780:	200014a0 	.word	0x200014a0

08006784 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(tusb_control_request_t const *request)
{
 8006784:	b480      	push	{r7}
 8006786:	b083      	sub	sp, #12
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request       = (*request);
 800678c:	4b09      	ldr	r3, [pc, #36]	; (80067b4 <usbd_control_set_request+0x30>)
 800678e:	687a      	ldr	r2, [r7, #4]
 8006790:	6810      	ldr	r0, [r2, #0]
 8006792:	6851      	ldr	r1, [r2, #4]
 8006794:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer        = NULL;
 8006796:	4b07      	ldr	r3, [pc, #28]	; (80067b4 <usbd_control_set_request+0x30>)
 8006798:	2200      	movs	r2, #0
 800679a:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800679c:	4b05      	ldr	r3, [pc, #20]	; (80067b4 <usbd_control_set_request+0x30>)
 800679e:	2200      	movs	r2, #0
 80067a0:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len      = 0;
 80067a2:	4b04      	ldr	r3, [pc, #16]	; (80067b4 <usbd_control_set_request+0x30>)
 80067a4:	2200      	movs	r2, #0
 80067a6:	819a      	strh	r2, [r3, #12]
}
 80067a8:	bf00      	nop
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr
 80067b4:	200014a0 	.word	0x200014a0

080067b8 <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b088      	sub	sp, #32
 80067bc:	af00      	add	r7, sp, #0
 80067be:	603b      	str	r3, [r7, #0]
 80067c0:	4603      	mov	r3, r0
 80067c2:	71fb      	strb	r3, [r7, #7]
 80067c4:	460b      	mov	r3, r1
 80067c6:	71bb      	strb	r3, [r7, #6]
 80067c8:	4613      	mov	r3, r2
 80067ca:	717b      	strb	r3, [r7, #5]
 80067cc:	79bb      	ldrb	r3, [r7, #6]
 80067ce:	73fb      	strb	r3, [r7, #15]
 80067d0:	7bfb      	ldrb	r3, [r7, #15]
 80067d2:	09db      	lsrs	r3, r3, #7
 80067d4:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if ( tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction )
 80067d6:	4a50      	ldr	r2, [pc, #320]	; (8006918 <usbd_control_xfer_cb+0x160>)
 80067d8:	7812      	ldrb	r2, [r2, #0]
 80067da:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 80067de:	b2d2      	uxtb	r2, r2
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d021      	beq.n	8006828 <usbd_control_xfer_cb+0x70>
  {
    TU_ASSERT(0 == xferred_bytes);
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d00a      	beq.n	8006800 <usbd_control_xfer_cb+0x48>
 80067ea:	4b4c      	ldr	r3, [pc, #304]	; (800691c <usbd_control_xfer_cb+0x164>)
 80067ec:	613b      	str	r3, [r7, #16]
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f003 0301 	and.w	r3, r3, #1
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d000      	beq.n	80067fc <usbd_control_xfer_cb+0x44>
 80067fa:	be00      	bkpt	0x0000
 80067fc:	2300      	movs	r3, #0
 80067fe:	e087      	b.n	8006910 <usbd_control_xfer_cb+0x158>

    // invoke optional dcd hook if available
    if (dcd_edpt0_status_complete) dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 8006800:	4b47      	ldr	r3, [pc, #284]	; (8006920 <usbd_control_xfer_cb+0x168>)
 8006802:	2b00      	cmp	r3, #0
 8006804:	d004      	beq.n	8006810 <usbd_control_xfer_cb+0x58>
 8006806:	79fb      	ldrb	r3, [r7, #7]
 8006808:	4943      	ldr	r1, [pc, #268]	; (8006918 <usbd_control_xfer_cb+0x160>)
 800680a:	4618      	mov	r0, r3
 800680c:	f3af 8000 	nop.w

    if (_ctrl_xfer.complete_cb)
 8006810:	4b41      	ldr	r3, [pc, #260]	; (8006918 <usbd_control_xfer_cb+0x160>)
 8006812:	691b      	ldr	r3, [r3, #16]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d005      	beq.n	8006824 <usbd_control_xfer_cb+0x6c>
    {
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 8006818:	4b3f      	ldr	r3, [pc, #252]	; (8006918 <usbd_control_xfer_cb+0x160>)
 800681a:	691b      	ldr	r3, [r3, #16]
 800681c:	79f8      	ldrb	r0, [r7, #7]
 800681e:	4a3e      	ldr	r2, [pc, #248]	; (8006918 <usbd_control_xfer_cb+0x160>)
 8006820:	2103      	movs	r1, #3
 8006822:	4798      	blx	r3
    }

    return true;
 8006824:	2301      	movs	r3, #1
 8006826:	e073      	b.n	8006910 <usbd_control_xfer_cb+0x158>
  }

  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT )
 8006828:	4b3b      	ldr	r3, [pc, #236]	; (8006918 <usbd_control_xfer_cb+0x160>)
 800682a:	781b      	ldrb	r3, [r3, #0]
 800682c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006830:	b2db      	uxtb	r3, r3
 8006832:	2b00      	cmp	r3, #0
 8006834:	d10c      	bne.n	8006850 <usbd_control_xfer_cb+0x98>
  {
    TU_VERIFY(_ctrl_xfer.buffer);
 8006836:	4b38      	ldr	r3, [pc, #224]	; (8006918 <usbd_control_xfer_cb+0x160>)
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d101      	bne.n	8006842 <usbd_control_xfer_cb+0x8a>
 800683e:	2300      	movs	r3, #0
 8006840:	e066      	b.n	8006910 <usbd_control_xfer_cb+0x158>
    memcpy(_ctrl_xfer.buffer, _usbd_ctrl_buf, xferred_bytes);
 8006842:	4b35      	ldr	r3, [pc, #212]	; (8006918 <usbd_control_xfer_cb+0x160>)
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	683a      	ldr	r2, [r7, #0]
 8006848:	4936      	ldr	r1, [pc, #216]	; (8006924 <usbd_control_xfer_cb+0x16c>)
 800684a:	4618      	mov	r0, r3
 800684c:	f001 fede 	bl	800860c <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _usbd_ctrl_buf, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 8006850:	4b31      	ldr	r3, [pc, #196]	; (8006918 <usbd_control_xfer_cb+0x160>)
 8006852:	89da      	ldrh	r2, [r3, #14]
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	b29b      	uxth	r3, r3
 8006858:	4413      	add	r3, r2
 800685a:	b29a      	uxth	r2, r3
 800685c:	4b2e      	ldr	r3, [pc, #184]	; (8006918 <usbd_control_xfer_cb+0x160>)
 800685e:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 8006860:	4b2d      	ldr	r3, [pc, #180]	; (8006918 <usbd_control_xfer_cb+0x160>)
 8006862:	689a      	ldr	r2, [r3, #8]
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	4413      	add	r3, r2
 8006868:	4a2b      	ldr	r2, [pc, #172]	; (8006918 <usbd_control_xfer_cb+0x160>)
 800686a:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ( (_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) || (xferred_bytes < CFG_TUD_ENDPOINT0_SIZE) )
 800686c:	4b2a      	ldr	r3, [pc, #168]	; (8006918 <usbd_control_xfer_cb+0x160>)
 800686e:	88da      	ldrh	r2, [r3, #6]
 8006870:	4b29      	ldr	r3, [pc, #164]	; (8006918 <usbd_control_xfer_cb+0x160>)
 8006872:	89db      	ldrh	r3, [r3, #14]
 8006874:	429a      	cmp	r2, r3
 8006876:	d002      	beq.n	800687e <usbd_control_xfer_cb+0xc6>
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	2b3f      	cmp	r3, #63	; 0x3f
 800687c:	d831      	bhi.n	80068e2 <usbd_control_xfer_cb+0x12a>
  {
    // DATA stage is complete
    bool is_ok = true;
 800687e:	2301      	movs	r3, #1
 8006880:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if ( _ctrl_xfer.complete_cb )
 8006882:	4b25      	ldr	r3, [pc, #148]	; (8006918 <usbd_control_xfer_cb+0x160>)
 8006884:	691b      	ldr	r3, [r3, #16]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d007      	beq.n	800689a <usbd_control_xfer_cb+0xe2>
    {
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 800688a:	4b23      	ldr	r3, [pc, #140]	; (8006918 <usbd_control_xfer_cb+0x160>)
 800688c:	691b      	ldr	r3, [r3, #16]
 800688e:	79f8      	ldrb	r0, [r7, #7]
 8006890:	4a21      	ldr	r2, [pc, #132]	; (8006918 <usbd_control_xfer_cb+0x160>)
 8006892:	2102      	movs	r1, #2
 8006894:	4798      	blx	r3
 8006896:	4603      	mov	r3, r0
 8006898:	77fb      	strb	r3, [r7, #31]
    }

    if ( is_ok )
 800689a:	7ffb      	ldrb	r3, [r7, #31]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d015      	beq.n	80068cc <usbd_control_xfer_cb+0x114>
    {
      // Send status
      TU_ASSERT( _status_stage_xact(rhport, &_ctrl_xfer.request) );
 80068a0:	79fb      	ldrb	r3, [r7, #7]
 80068a2:	491d      	ldr	r1, [pc, #116]	; (8006918 <usbd_control_xfer_cb+0x160>)
 80068a4:	4618      	mov	r0, r3
 80068a6:	f7ff fe53 	bl	8006550 <_status_stage_xact>
 80068aa:	4603      	mov	r3, r0
 80068ac:	f083 0301 	eor.w	r3, r3, #1
 80068b0:	b2db      	uxtb	r3, r3
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d02a      	beq.n	800690c <usbd_control_xfer_cb+0x154>
 80068b6:	4b19      	ldr	r3, [pc, #100]	; (800691c <usbd_control_xfer_cb+0x164>)
 80068b8:	617b      	str	r3, [r7, #20]
 80068ba:	697b      	ldr	r3, [r7, #20]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f003 0301 	and.w	r3, r3, #1
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d000      	beq.n	80068c8 <usbd_control_xfer_cb+0x110>
 80068c6:	be00      	bkpt	0x0000
 80068c8:	2300      	movs	r3, #0
 80068ca:	e021      	b.n	8006910 <usbd_control_xfer_cb+0x158>
    }else
    {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 80068cc:	79fb      	ldrb	r3, [r7, #7]
 80068ce:	2100      	movs	r1, #0
 80068d0:	4618      	mov	r0, r3
 80068d2:	f001 f815 	bl	8007900 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 80068d6:	79fb      	ldrb	r3, [r7, #7]
 80068d8:	2180      	movs	r1, #128	; 0x80
 80068da:	4618      	mov	r0, r3
 80068dc:	f001 f810 	bl	8007900 <dcd_edpt_stall>
  {
 80068e0:	e014      	b.n	800690c <usbd_control_xfer_cb+0x154>
    }
  }
  else
  {
    // More data to transfer
    TU_ASSERT( _data_stage_xact(rhport) );
 80068e2:	79fb      	ldrb	r3, [r7, #7]
 80068e4:	4618      	mov	r0, r3
 80068e6:	f7ff fe6f 	bl	80065c8 <_data_stage_xact>
 80068ea:	4603      	mov	r3, r0
 80068ec:	f083 0301 	eor.w	r3, r3, #1
 80068f0:	b2db      	uxtb	r3, r3
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d00b      	beq.n	800690e <usbd_control_xfer_cb+0x156>
 80068f6:	4b09      	ldr	r3, [pc, #36]	; (800691c <usbd_control_xfer_cb+0x164>)
 80068f8:	61bb      	str	r3, [r7, #24]
 80068fa:	69bb      	ldr	r3, [r7, #24]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f003 0301 	and.w	r3, r3, #1
 8006902:	2b00      	cmp	r3, #0
 8006904:	d000      	beq.n	8006908 <usbd_control_xfer_cb+0x150>
 8006906:	be00      	bkpt	0x0000
 8006908:	2300      	movs	r3, #0
 800690a:	e001      	b.n	8006910 <usbd_control_xfer_cb+0x158>
  {
 800690c:	bf00      	nop
  }

  return true;
 800690e:	2301      	movs	r3, #1
}
 8006910:	4618      	mov	r0, r3
 8006912:	3720      	adds	r7, #32
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}
 8006918:	200014a0 	.word	0x200014a0
 800691c:	e000edf0 	.word	0xe000edf0
 8006920:	00000000 	.word	0x00000000
 8006924:	200014b4 	.word	0x200014b4

08006928 <__NVIC_EnableIRQ>:
{
 8006928:	b480      	push	{r7}
 800692a:	b083      	sub	sp, #12
 800692c:	af00      	add	r7, sp, #0
 800692e:	4603      	mov	r3, r0
 8006930:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006936:	2b00      	cmp	r3, #0
 8006938:	db0b      	blt.n	8006952 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800693a:	79fb      	ldrb	r3, [r7, #7]
 800693c:	f003 021f 	and.w	r2, r3, #31
 8006940:	4907      	ldr	r1, [pc, #28]	; (8006960 <__NVIC_EnableIRQ+0x38>)
 8006942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006946:	095b      	lsrs	r3, r3, #5
 8006948:	2001      	movs	r0, #1
 800694a:	fa00 f202 	lsl.w	r2, r0, r2
 800694e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006952:	bf00      	nop
 8006954:	370c      	adds	r7, #12
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr
 800695e:	bf00      	nop
 8006960:	e000e100 	.word	0xe000e100

08006964 <__NVIC_DisableIRQ>:
{
 8006964:	b480      	push	{r7}
 8006966:	b083      	sub	sp, #12
 8006968:	af00      	add	r7, sp, #0
 800696a:	4603      	mov	r3, r0
 800696c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800696e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006972:	2b00      	cmp	r3, #0
 8006974:	db12      	blt.n	800699c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006976:	79fb      	ldrb	r3, [r7, #7]
 8006978:	f003 021f 	and.w	r2, r3, #31
 800697c:	490a      	ldr	r1, [pc, #40]	; (80069a8 <__NVIC_DisableIRQ+0x44>)
 800697e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006982:	095b      	lsrs	r3, r3, #5
 8006984:	2001      	movs	r0, #1
 8006986:	fa00 f202 	lsl.w	r2, r0, r2
 800698a:	3320      	adds	r3, #32
 800698c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006990:	f3bf 8f4f 	dsb	sy
}
 8006994:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006996:	f3bf 8f6f 	isb	sy
}
 800699a:	bf00      	nop
}
 800699c:	bf00      	nop
 800699e:	370c      	adds	r7, #12
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr
 80069a8:	e000e100 	.word	0xe000e100

080069ac <dwc2_phy_init>:
}

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 80069ac:	b480      	push	{r7}
 80069ae:	b083      	sub	sp, #12
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
 80069b4:	460b      	mov	r3, r1
 80069b6:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == HS_PHY_TYPE_NONE) {
 80069b8:	78fb      	ldrb	r3, [r7, #3]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d106      	bne.n	80069cc <dwc2_phy_init+0x20>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069c2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	639a      	str	r2, [r3, #56]	; 0x38
      #else

      #endif
    }
  }
}
 80069ca:	e005      	b.n	80069d8 <dwc2_phy_init+0x2c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069d0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	639a      	str	r2, [r3, #56]	; 0x38
}
 80069d8:	bf00      	nop
 80069da:	370c      	adds	r7, #12
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 80069e4:	b480      	push	{r7}
 80069e6:	b085      	sub	sp, #20
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
 80069ec:	460b      	mov	r3, r1
 80069ee:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == HS_PHY_TYPE_NONE) {
 80069f0:	78fb      	ldrb	r3, [r7, #3]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d152      	bne.n	8006a9c <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 80069f6:	4b2c      	ldr	r3, [pc, #176]	; (8006aa8 <dwc2_phy_update+0xc4>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a2c      	ldr	r2, [pc, #176]	; (8006aac <dwc2_phy_update+0xc8>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d302      	bcc.n	8006a06 <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 8006a00:	2306      	movs	r3, #6
 8006a02:	60fb      	str	r3, [r7, #12]
 8006a04:	e041      	b.n	8006a8a <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 8006a06:	4b28      	ldr	r3, [pc, #160]	; (8006aa8 <dwc2_phy_update+0xc4>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a29      	ldr	r2, [pc, #164]	; (8006ab0 <dwc2_phy_update+0xcc>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d902      	bls.n	8006a16 <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 8006a10:	2307      	movs	r3, #7
 8006a12:	60fb      	str	r3, [r7, #12]
 8006a14:	e039      	b.n	8006a8a <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 8006a16:	4b24      	ldr	r3, [pc, #144]	; (8006aa8 <dwc2_phy_update+0xc4>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a26      	ldr	r2, [pc, #152]	; (8006ab4 <dwc2_phy_update+0xd0>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d302      	bcc.n	8006a26 <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 8006a20:	2308      	movs	r3, #8
 8006a22:	60fb      	str	r3, [r7, #12]
 8006a24:	e031      	b.n	8006a8a <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 8006a26:	4b20      	ldr	r3, [pc, #128]	; (8006aa8 <dwc2_phy_update+0xc4>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a23      	ldr	r2, [pc, #140]	; (8006ab8 <dwc2_phy_update+0xd4>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d902      	bls.n	8006a36 <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 8006a30:	2309      	movs	r3, #9
 8006a32:	60fb      	str	r3, [r7, #12]
 8006a34:	e029      	b.n	8006a8a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 8006a36:	4b1c      	ldr	r3, [pc, #112]	; (8006aa8 <dwc2_phy_update+0xc4>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a20      	ldr	r2, [pc, #128]	; (8006abc <dwc2_phy_update+0xd8>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d902      	bls.n	8006a46 <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 8006a40:	230a      	movs	r3, #10
 8006a42:	60fb      	str	r3, [r7, #12]
 8006a44:	e021      	b.n	8006a8a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 8006a46:	4b18      	ldr	r3, [pc, #96]	; (8006aa8 <dwc2_phy_update+0xc4>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a1d      	ldr	r2, [pc, #116]	; (8006ac0 <dwc2_phy_update+0xdc>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d902      	bls.n	8006a56 <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 8006a50:	230b      	movs	r3, #11
 8006a52:	60fb      	str	r3, [r7, #12]
 8006a54:	e019      	b.n	8006a8a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 8006a56:	4b14      	ldr	r3, [pc, #80]	; (8006aa8 <dwc2_phy_update+0xc4>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a1a      	ldr	r2, [pc, #104]	; (8006ac4 <dwc2_phy_update+0xe0>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d302      	bcc.n	8006a66 <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 8006a60:	230c      	movs	r3, #12
 8006a62:	60fb      	str	r3, [r7, #12]
 8006a64:	e011      	b.n	8006a8a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 8006a66:	4b10      	ldr	r3, [pc, #64]	; (8006aa8 <dwc2_phy_update+0xc4>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4a17      	ldr	r2, [pc, #92]	; (8006ac8 <dwc2_phy_update+0xe4>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d302      	bcc.n	8006a76 <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 8006a70:	230d      	movs	r3, #13
 8006a72:	60fb      	str	r3, [r7, #12]
 8006a74:	e009      	b.n	8006a8a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 8006a76:	4b0c      	ldr	r3, [pc, #48]	; (8006aa8 <dwc2_phy_update+0xc4>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a14      	ldr	r2, [pc, #80]	; (8006acc <dwc2_phy_update+0xe8>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d302      	bcc.n	8006a86 <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 8006a80:	230e      	movs	r3, #14
 8006a82:	60fb      	str	r3, [r7, #12]
 8006a84:	e001      	b.n	8006a8a <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 8006a86:	230f      	movs	r3, #15
 8006a88:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	68db      	ldr	r3, [r3, #12]
 8006a8e:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	029b      	lsls	r3, r3, #10
 8006a96:	431a      	orrs	r2, r3
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	60da      	str	r2, [r3, #12]
  }
}
 8006a9c:	bf00      	nop
 8006a9e:	3714      	adds	r7, #20
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr
 8006aa8:	20000000 	.word	0x20000000
 8006aac:	01e84800 	.word	0x01e84800
 8006ab0:	01a39ddf 	.word	0x01a39ddf
 8006ab4:	016e3600 	.word	0x016e3600
 8006ab8:	014ca43f 	.word	0x014ca43f
 8006abc:	01312cff 	.word	0x01312cff
 8006ac0:	011a499f 	.word	0x011a499f
 8006ac4:	01067380 	.word	0x01067380
 8006ac8:	00f42400 	.word	0x00f42400
 8006acc:	00e4e1c0 	.word	0x00e4e1c0

08006ad0 <calc_grxfsiz>:

// SOF enabling flag - required for SOF to not get disabled in ISR when SOF was enabled by
static bool _sof_en;

// Calculate the RX FIFO size according to recommendations from reference manual
static inline uint16_t calc_grxfsiz(uint16_t max_ep_size, uint8_t ep_count) {
 8006ad0:	b480      	push	{r7}
 8006ad2:	b083      	sub	sp, #12
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	460a      	mov	r2, r1
 8006ada:	80fb      	strh	r3, [r7, #6]
 8006adc:	4613      	mov	r3, r2
 8006ade:	717b      	strb	r3, [r7, #5]
  return 15 + 2 * (max_ep_size / 4) + 2 * ep_count;
 8006ae0:	88fb      	ldrh	r3, [r7, #6]
 8006ae2:	089b      	lsrs	r3, r3, #2
 8006ae4:	b29a      	uxth	r2, r3
 8006ae6:	797b      	ldrb	r3, [r7, #5]
 8006ae8:	b29b      	uxth	r3, r3
 8006aea:	4413      	add	r3, r2
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	005b      	lsls	r3, r3, #1
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	330f      	adds	r3, #15
 8006af4:	b29b      	uxth	r3, r3
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	370c      	adds	r7, #12
 8006afa:	46bd      	mov	sp, r7
 8006afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b00:	4770      	bx	lr
	...

08006b04 <update_grxfsiz>:

static void update_grxfsiz(uint8_t rhport) {
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b086      	sub	sp, #24
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8006b0e:	79fb      	ldrb	r3, [r7, #7]
 8006b10:	4a1b      	ldr	r2, [pc, #108]	; (8006b80 <update_grxfsiz+0x7c>)
 8006b12:	011b      	lsls	r3, r3, #4
 8006b14:	4413      	add	r3, r2
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	613b      	str	r3, [r7, #16]
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 8006b1a:	79fb      	ldrb	r3, [r7, #7]
 8006b1c:	4a18      	ldr	r2, [pc, #96]	; (8006b80 <update_grxfsiz+0x7c>)
 8006b1e:	011b      	lsls	r3, r3, #4
 8006b20:	4413      	add	r3, r2
 8006b22:	3308      	adds	r3, #8
 8006b24:	781b      	ldrb	r3, [r3, #0]
 8006b26:	73fb      	strb	r3, [r7, #15]

  // Determine largest EP size for RX FIFO
  uint16_t max_epsize = 0;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	82fb      	strh	r3, [r7, #22]
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	757b      	strb	r3, [r7, #21]
 8006b30:	e013      	b.n	8006b5a <update_grxfsiz+0x56>
    max_epsize = tu_max16(max_epsize, xfer_status[epnum][TUSB_DIR_OUT].max_size);
 8006b32:	7d7b      	ldrb	r3, [r7, #21]
 8006b34:	4a13      	ldr	r2, [pc, #76]	; (8006b84 <update_grxfsiz+0x80>)
 8006b36:	015b      	lsls	r3, r3, #5
 8006b38:	4413      	add	r3, r2
 8006b3a:	330a      	adds	r3, #10
 8006b3c:	881a      	ldrh	r2, [r3, #0]
 8006b3e:	8afb      	ldrh	r3, [r7, #22]
 8006b40:	81bb      	strh	r3, [r7, #12]
 8006b42:	4613      	mov	r3, r2
 8006b44:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_max16 (uint16_t x, uint16_t y) { return (x > y) ? x : y; }
 8006b46:	89ba      	ldrh	r2, [r7, #12]
 8006b48:	897b      	ldrh	r3, [r7, #10]
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	bf38      	it	cc
 8006b4e:	4613      	movcc	r3, r2
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	82fb      	strh	r3, [r7, #22]
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8006b54:	7d7b      	ldrb	r3, [r7, #21]
 8006b56:	3301      	adds	r3, #1
 8006b58:	757b      	strb	r3, [r7, #21]
 8006b5a:	7d7a      	ldrb	r2, [r7, #21]
 8006b5c:	7bfb      	ldrb	r3, [r7, #15]
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	d3e7      	bcc.n	8006b32 <update_grxfsiz+0x2e>
  }

  // Update size of RX FIFO
  dwc2->grxfsiz = calc_grxfsiz(max_epsize, ep_count);
 8006b62:	7bfa      	ldrb	r2, [r7, #15]
 8006b64:	8afb      	ldrh	r3, [r7, #22]
 8006b66:	4611      	mov	r1, r2
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f7ff ffb1 	bl	8006ad0 <calc_grxfsiz>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	461a      	mov	r2, r3
 8006b72:	693b      	ldr	r3, [r7, #16]
 8006b74:	625a      	str	r2, [r3, #36]	; 0x24
}
 8006b76:	bf00      	nop
 8006b78:	3718      	adds	r7, #24
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	bf00      	nop
 8006b80:	080088e4 	.word	0x080088e4
 8006b84:	200014fc 	.word	0x200014fc

08006b88 <bus_reset>:

// Start of Bus Reset
static void bus_reset(uint8_t rhport) {
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b086      	sub	sp, #24
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	4603      	mov	r3, r0
 8006b90:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8006b92:	79fb      	ldrb	r3, [r7, #7]
 8006b94:	4a3c      	ldr	r2, [pc, #240]	; (8006c88 <bus_reset+0x100>)
 8006b96:	011b      	lsls	r3, r3, #4
 8006b98:	4413      	add	r3, r2
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	613b      	str	r3, [r7, #16]
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 8006b9e:	79fb      	ldrb	r3, [r7, #7]
 8006ba0:	4a39      	ldr	r2, [pc, #228]	; (8006c88 <bus_reset+0x100>)
 8006ba2:	011b      	lsls	r3, r3, #4
 8006ba4:	4413      	add	r3, r2
 8006ba6:	3308      	adds	r3, #8
 8006ba8:	781b      	ldrb	r3, [r3, #0]
 8006baa:	73fb      	strb	r3, [r7, #15]

  tu_memclr(xfer_status, sizeof(xfer_status));
 8006bac:	2280      	movs	r2, #128	; 0x80
 8006bae:	2100      	movs	r1, #0
 8006bb0:	4836      	ldr	r0, [pc, #216]	; (8006c8c <bus_reset+0x104>)
 8006bb2:	f001 fcfe 	bl	80085b2 <memset>
  _out_ep_closed = false;
 8006bb6:	4b36      	ldr	r3, [pc, #216]	; (8006c90 <bus_reset+0x108>)
 8006bb8:	2200      	movs	r2, #0
 8006bba:	701a      	strb	r2, [r3, #0]

  _sof_en = false;
 8006bbc:	4b35      	ldr	r3, [pc, #212]	; (8006c94 <bus_reset+0x10c>)
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	701a      	strb	r2, [r3, #0]

  // clear device address
  dwc2->dcfg &= ~DCFG_DAD_Msk;
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8006bc8:	f423 62fe 	bic.w	r2, r3, #2032	; 0x7f0
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	75fb      	strb	r3, [r7, #23]
 8006bd6:	e010      	b.n	8006bfa <bus_reset+0x72>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 8006bd8:	7dfb      	ldrb	r3, [r7, #23]
 8006bda:	693a      	ldr	r2, [r7, #16]
 8006bdc:	3358      	adds	r3, #88	; 0x58
 8006bde:	015b      	lsls	r3, r3, #5
 8006be0:	4413      	add	r3, r2
 8006be2:	681a      	ldr	r2, [r3, #0]
 8006be4:	7dfb      	ldrb	r3, [r7, #23]
 8006be6:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8006bea:	6939      	ldr	r1, [r7, #16]
 8006bec:	3358      	adds	r3, #88	; 0x58
 8006bee:	015b      	lsls	r3, r3, #5
 8006bf0:	440b      	add	r3, r1
 8006bf2:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 8006bf4:	7dfb      	ldrb	r3, [r7, #23]
 8006bf6:	3301      	adds	r3, #1
 8006bf8:	75fb      	strb	r3, [r7, #23]
 8006bfa:	7dfa      	ldrb	r2, [r7, #23]
 8006bfc:	7bfb      	ldrb	r3, [r7, #15]
 8006bfe:	429a      	cmp	r2, r3
 8006c00:	d3ea      	bcc.n	8006bd8 <bus_reset+0x50>
  }

  // 2. Set up interrupt mask
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8006c08:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	2209      	movs	r2, #9
 8006c10:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 8006c14:	693b      	ldr	r3, [r7, #16]
 8006c16:	2209      	movs	r2, #9
 8006c18:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
  //   For Isochronous, largest EP size can be 1023/1024 for FS/HS respectively. In addition if multiple ISO
  //   are enabled at least "2 x (Largest-EPsize/4) + 1" are recommended.  Maybe provide a macro for application to
  //   overwrite this.

  // EP0 out max is 64
  dwc2->grxfsiz = calc_grxfsiz(64, ep_count);
 8006c1c:	7bfb      	ldrb	r3, [r7, #15]
 8006c1e:	4619      	mov	r1, r3
 8006c20:	2040      	movs	r0, #64	; 0x40
 8006c22:	f7ff ff55 	bl	8006ad0 <calc_grxfsiz>
 8006c26:	4603      	mov	r3, r0
 8006c28:	461a      	mov	r2, r3
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	625a      	str	r2, [r3, #36]	; 0x24

  // Setup the control endpoint 0
  _allocated_fifo_words_tx = 16;
 8006c2e:	4b1a      	ldr	r3, [pc, #104]	; (8006c98 <bus_reset+0x110>)
 8006c30:	2210      	movs	r2, #16
 8006c32:	801a      	strh	r2, [r3, #0]

  // Control IN uses FIFO 0 with 64 bytes ( 16 32-bit word )
  dwc2->dieptxf0 = (16 << DIEPTXF0_TX0FD_Pos) | (_dwc2_controller[rhport].ep_fifo_size / 4 - _allocated_fifo_words_tx);
 8006c34:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8006c38:	089b      	lsrs	r3, r3, #2
 8006c3a:	4a17      	ldr	r2, [pc, #92]	; (8006c98 <bus_reset+0x110>)
 8006c3c:	8812      	ldrh	r2, [r2, #0]
 8006c3e:	1a9b      	subs	r3, r3, r2
 8006c40:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	629a      	str	r2, [r3, #40]	; 0x28

  // Fixed control EP0 size to 64 bytes
  dwc2->epin[0].diepctl &= ~(0x03 << DIEPCTL_MPSIZ_Pos);
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	f8d3 3900 	ldr.w	r3, [r3, #2304]	; 0x900
 8006c4e:	f023 0203 	bic.w	r2, r3, #3
 8006c52:	693b      	ldr	r3, [r7, #16]
 8006c54:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  xfer_status[0][TUSB_DIR_OUT].max_size = 64;
 8006c58:	4b0c      	ldr	r3, [pc, #48]	; (8006c8c <bus_reset+0x104>)
 8006c5a:	2240      	movs	r2, #64	; 0x40
 8006c5c:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = 64;
 8006c5e:	4b0b      	ldr	r3, [pc, #44]	; (8006c8c <bus_reset+0x104>)
 8006c60:	2240      	movs	r2, #64	; 0x40
 8006c62:	835a      	strh	r2, [r3, #26]

  dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	; 0xb10
 8006c6a:	f043 42c0 	orr.w	r2, r3, #1610612736	; 0x60000000
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	f8c3 2b10 	str.w	r2, [r3, #2832]	; 0xb10

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT;
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	699b      	ldr	r3, [r3, #24]
 8006c78:	f443 2240 	orr.w	r2, r3, #786432	; 0xc0000
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	619a      	str	r2, [r3, #24]
}
 8006c80:	bf00      	nop
 8006c82:	3718      	adds	r7, #24
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}
 8006c88:	080088e4 	.word	0x080088e4
 8006c8c:	200014fc 	.word	0x200014fc
 8006c90:	20001582 	.word	0x20001582
 8006c94:	20001583 	.word	0x20001583
 8006c98:	20001580 	.word	0x20001580

08006c9c <edpt_schedule_packets>:

static void edpt_schedule_packets(uint8_t rhport, uint8_t const epnum, uint8_t const dir, uint16_t const num_packets,
                                  uint16_t total_bytes) {
 8006c9c:	b490      	push	{r4, r7}
 8006c9e:	b08a      	sub	sp, #40	; 0x28
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	4604      	mov	r4, r0
 8006ca4:	4608      	mov	r0, r1
 8006ca6:	4611      	mov	r1, r2
 8006ca8:	461a      	mov	r2, r3
 8006caa:	4623      	mov	r3, r4
 8006cac:	71fb      	strb	r3, [r7, #7]
 8006cae:	4603      	mov	r3, r0
 8006cb0:	71bb      	strb	r3, [r7, #6]
 8006cb2:	460b      	mov	r3, r1
 8006cb4:	717b      	strb	r3, [r7, #5]
 8006cb6:	4613      	mov	r3, r2
 8006cb8:	807b      	strh	r3, [r7, #2]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8006cba:	79fb      	ldrb	r3, [r7, #7]
 8006cbc:	4a71      	ldr	r2, [pc, #452]	; (8006e84 <edpt_schedule_packets+0x1e8>)
 8006cbe:	011b      	lsls	r3, r3, #4
 8006cc0:	4413      	add	r3, r2
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	627b      	str	r3, [r7, #36]	; 0x24

  // EP0 is limited to one packet each xfer
  // We use multiple transaction of xfer->max_size length to get a whole transfer done
  if (epnum == 0) {
 8006cc6:	79bb      	ldrb	r3, [r7, #6]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d121      	bne.n	8006d10 <edpt_schedule_packets+0x74>
    xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 8006ccc:	79ba      	ldrb	r2, [r7, #6]
 8006cce:	797b      	ldrb	r3, [r7, #5]
 8006cd0:	0052      	lsls	r2, r2, #1
 8006cd2:	4413      	add	r3, r2
 8006cd4:	011b      	lsls	r3, r3, #4
 8006cd6:	4a6c      	ldr	r2, [pc, #432]	; (8006e88 <edpt_schedule_packets+0x1ec>)
 8006cd8:	4413      	add	r3, r2
 8006cda:	623b      	str	r3, [r7, #32]
    total_bytes = tu_min16(ep0_pending[dir], xfer->max_size);
 8006cdc:	797b      	ldrb	r3, [r7, #5]
 8006cde:	4a6b      	ldr	r2, [pc, #428]	; (8006e8c <edpt_schedule_packets+0x1f0>)
 8006ce0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8006ce4:	6a3b      	ldr	r3, [r7, #32]
 8006ce6:	895b      	ldrh	r3, [r3, #10]
 8006ce8:	81fa      	strh	r2, [r7, #14]
 8006cea:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8006cec:	89fa      	ldrh	r2, [r7, #14]
 8006cee:	89bb      	ldrh	r3, [r7, #12]
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	bf28      	it	cs
 8006cf4:	4613      	movcs	r3, r2
 8006cf6:	b29b      	uxth	r3, r3
 8006cf8:	863b      	strh	r3, [r7, #48]	; 0x30
    ep0_pending[dir] -= total_bytes;
 8006cfa:	797b      	ldrb	r3, [r7, #5]
 8006cfc:	4a63      	ldr	r2, [pc, #396]	; (8006e8c <edpt_schedule_packets+0x1f0>)
 8006cfe:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8006d02:	797b      	ldrb	r3, [r7, #5]
 8006d04:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8006d06:	1a8a      	subs	r2, r1, r2
 8006d08:	b291      	uxth	r1, r2
 8006d0a:	4a60      	ldr	r2, [pc, #384]	; (8006e8c <edpt_schedule_packets+0x1f0>)
 8006d0c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  }

  // IN and OUT endpoint xfers are interrupt-driven, we just schedule them here.
  if (dir == TUSB_DIR_IN) {
 8006d10:	797b      	ldrb	r3, [r7, #5]
 8006d12:	2b01      	cmp	r3, #1
 8006d14:	d156      	bne.n	8006dc4 <edpt_schedule_packets+0x128>
    dwc2_epin_t* epin = dwc2->epin;
 8006d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d1c:	617b      	str	r3, [r7, #20]

    // A full IN transfer (multiple packets, possibly) triggers XFRC.
    epin[epnum].dieptsiz = (num_packets << DIEPTSIZ_PKTCNT_Pos) |
 8006d1e:	887b      	ldrh	r3, [r7, #2]
 8006d20:	04db      	lsls	r3, r3, #19
 8006d22:	4618      	mov	r0, r3
                           ((total_bytes << DIEPTSIZ_XFRSIZ_Pos) & DIEPTSIZ_XFRSIZ_Msk);
 8006d24:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
    epin[epnum].dieptsiz = (num_packets << DIEPTSIZ_PKTCNT_Pos) |
 8006d26:	79bb      	ldrb	r3, [r7, #6]
 8006d28:	015b      	lsls	r3, r3, #5
 8006d2a:	6979      	ldr	r1, [r7, #20]
 8006d2c:	440b      	add	r3, r1
 8006d2e:	4302      	orrs	r2, r0
 8006d30:	611a      	str	r2, [r3, #16]

    epin[epnum].diepctl |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8006d32:	79bb      	ldrb	r3, [r7, #6]
 8006d34:	015b      	lsls	r3, r3, #5
 8006d36:	697a      	ldr	r2, [r7, #20]
 8006d38:	4413      	add	r3, r2
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	79bb      	ldrb	r3, [r7, #6]
 8006d3e:	015b      	lsls	r3, r3, #5
 8006d40:	6979      	ldr	r1, [r7, #20]
 8006d42:	440b      	add	r3, r1
 8006d44:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8006d48:	601a      	str	r2, [r3, #0]

    // For ISO endpoint set correct odd/even bit for next frame.
    if ((epin[epnum].diepctl & DIEPCTL_EPTYP) == DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1) {
 8006d4a:	79bb      	ldrb	r3, [r7, #6]
 8006d4c:	015b      	lsls	r3, r3, #5
 8006d4e:	697a      	ldr	r2, [r7, #20]
 8006d50:	4413      	add	r3, r2
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006d58:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006d5c:	d123      	bne.n	8006da6 <edpt_schedule_packets+0x10a>
 8006d5e:	79ba      	ldrb	r2, [r7, #6]
 8006d60:	797b      	ldrb	r3, [r7, #5]
 8006d62:	4949      	ldr	r1, [pc, #292]	; (8006e88 <edpt_schedule_packets+0x1ec>)
 8006d64:	0052      	lsls	r2, r2, #1
 8006d66:	4413      	add	r3, r2
 8006d68:	011b      	lsls	r3, r3, #4
 8006d6a:	440b      	add	r3, r1
 8006d6c:	330c      	adds	r3, #12
 8006d6e:	781b      	ldrb	r3, [r3, #0]
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d118      	bne.n	8006da6 <edpt_schedule_packets+0x10a>
      // Take odd/even bit from frame counter.
      uint32_t const odd_frame_now = (dwc2->dsts & (1u << DSTS_FNSOF_Pos));
 8006d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d76:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8006d7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d7e:	613b      	str	r3, [r7, #16]
      epin[epnum].diepctl |= (odd_frame_now ? DIEPCTL_SD0PID_SEVNFRM_Msk : DIEPCTL_SODDFRM_Msk);
 8006d80:	79bb      	ldrb	r3, [r7, #6]
 8006d82:	015b      	lsls	r3, r3, #5
 8006d84:	697a      	ldr	r2, [r7, #20]
 8006d86:	4413      	add	r3, r2
 8006d88:	681a      	ldr	r2, [r3, #0]
 8006d8a:	693b      	ldr	r3, [r7, #16]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d002      	beq.n	8006d96 <edpt_schedule_packets+0xfa>
 8006d90:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
 8006d94:	e001      	b.n	8006d9a <edpt_schedule_packets+0xfe>
 8006d96:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 8006d9a:	79bb      	ldrb	r3, [r7, #6]
 8006d9c:	015b      	lsls	r3, r3, #5
 8006d9e:	6978      	ldr	r0, [r7, #20]
 8006da0:	4403      	add	r3, r0
 8006da2:	430a      	orrs	r2, r1
 8006da4:	601a      	str	r2, [r3, #0]
    }
    // Enable fifo empty interrupt only if there are something to put in the fifo.
    if (total_bytes != 0) {
 8006da6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d065      	beq.n	8006e78 <edpt_schedule_packets+0x1dc>
      dwc2->diepempmsk |= (1 << epnum);
 8006dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dae:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
 8006db2:	79ba      	ldrb	r2, [r7, #6]
 8006db4:	2101      	movs	r1, #1
 8006db6:	fa01 f202 	lsl.w	r2, r1, r2
 8006dba:	431a      	orrs	r2, r3
 8006dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dbe:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
      // Take odd/even bit from frame counter.
      uint32_t const odd_frame_now = (dwc2->dsts & (1u << DSTS_FNSOF_Pos));
      epout[epnum].doepctl |= (odd_frame_now ? DOEPCTL_SD0PID_SEVNFRM_Msk : DOEPCTL_SODDFRM_Msk);
    }
  }
}
 8006dc2:	e059      	b.n	8006e78 <edpt_schedule_packets+0x1dc>
    dwc2_epout_t* epout = dwc2->epout;
 8006dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006dca:	61fb      	str	r3, [r7, #28]
    epout[epnum].doeptsiz &= ~(DOEPTSIZ_PKTCNT_Msk | DOEPTSIZ_XFRSIZ);
 8006dcc:	79bb      	ldrb	r3, [r7, #6]
 8006dce:	015b      	lsls	r3, r3, #5
 8006dd0:	69fa      	ldr	r2, [r7, #28]
 8006dd2:	4413      	add	r3, r2
 8006dd4:	691a      	ldr	r2, [r3, #16]
 8006dd6:	79bb      	ldrb	r3, [r7, #6]
 8006dd8:	015b      	lsls	r3, r3, #5
 8006dda:	69f9      	ldr	r1, [r7, #28]
 8006ddc:	440b      	add	r3, r1
 8006dde:	f002 4260 	and.w	r2, r2, #3758096384	; 0xe0000000
 8006de2:	611a      	str	r2, [r3, #16]
    epout[epnum].doeptsiz |= (num_packets << DOEPTSIZ_PKTCNT_Pos) |
 8006de4:	79bb      	ldrb	r3, [r7, #6]
 8006de6:	015b      	lsls	r3, r3, #5
 8006de8:	69fa      	ldr	r2, [r7, #28]
 8006dea:	4413      	add	r3, r2
 8006dec:	6919      	ldr	r1, [r3, #16]
 8006dee:	887b      	ldrh	r3, [r7, #2]
 8006df0:	04db      	lsls	r3, r3, #19
 8006df2:	461a      	mov	r2, r3
                             ((total_bytes << DOEPTSIZ_XFRSIZ_Pos) & DOEPTSIZ_XFRSIZ_Msk);
 8006df4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
    epout[epnum].doeptsiz |= (num_packets << DOEPTSIZ_PKTCNT_Pos) |
 8006df6:	431a      	orrs	r2, r3
 8006df8:	79bb      	ldrb	r3, [r7, #6]
 8006dfa:	015b      	lsls	r3, r3, #5
 8006dfc:	69f8      	ldr	r0, [r7, #28]
 8006dfe:	4403      	add	r3, r0
 8006e00:	430a      	orrs	r2, r1
 8006e02:	611a      	str	r2, [r3, #16]
    epout[epnum].doepctl |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 8006e04:	79bb      	ldrb	r3, [r7, #6]
 8006e06:	015b      	lsls	r3, r3, #5
 8006e08:	69fa      	ldr	r2, [r7, #28]
 8006e0a:	4413      	add	r3, r2
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	79bb      	ldrb	r3, [r7, #6]
 8006e10:	015b      	lsls	r3, r3, #5
 8006e12:	69f9      	ldr	r1, [r7, #28]
 8006e14:	440b      	add	r3, r1
 8006e16:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8006e1a:	601a      	str	r2, [r3, #0]
    if ((epout[epnum].doepctl & DOEPCTL_EPTYP) == DOEPCTL_EPTYP_0 &&
 8006e1c:	79bb      	ldrb	r3, [r7, #6]
 8006e1e:	015b      	lsls	r3, r3, #5
 8006e20:	69fa      	ldr	r2, [r7, #28]
 8006e22:	4413      	add	r3, r2
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8006e2a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006e2e:	d123      	bne.n	8006e78 <edpt_schedule_packets+0x1dc>
        XFER_CTL_BASE(epnum, dir)->interval == 1) {
 8006e30:	79ba      	ldrb	r2, [r7, #6]
 8006e32:	797b      	ldrb	r3, [r7, #5]
 8006e34:	4914      	ldr	r1, [pc, #80]	; (8006e88 <edpt_schedule_packets+0x1ec>)
 8006e36:	0052      	lsls	r2, r2, #1
 8006e38:	4413      	add	r3, r2
 8006e3a:	011b      	lsls	r3, r3, #4
 8006e3c:	440b      	add	r3, r1
 8006e3e:	330c      	adds	r3, #12
 8006e40:	781b      	ldrb	r3, [r3, #0]
    if ((epout[epnum].doepctl & DOEPCTL_EPTYP) == DOEPCTL_EPTYP_0 &&
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d118      	bne.n	8006e78 <edpt_schedule_packets+0x1dc>
      uint32_t const odd_frame_now = (dwc2->dsts & (1u << DSTS_FNSOF_Pos));
 8006e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e48:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8006e4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e50:	61bb      	str	r3, [r7, #24]
      epout[epnum].doepctl |= (odd_frame_now ? DOEPCTL_SD0PID_SEVNFRM_Msk : DOEPCTL_SODDFRM_Msk);
 8006e52:	79bb      	ldrb	r3, [r7, #6]
 8006e54:	015b      	lsls	r3, r3, #5
 8006e56:	69fa      	ldr	r2, [r7, #28]
 8006e58:	4413      	add	r3, r2
 8006e5a:	681a      	ldr	r2, [r3, #0]
 8006e5c:	69bb      	ldr	r3, [r7, #24]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d002      	beq.n	8006e68 <edpt_schedule_packets+0x1cc>
 8006e62:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
 8006e66:	e001      	b.n	8006e6c <edpt_schedule_packets+0x1d0>
 8006e68:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 8006e6c:	79bb      	ldrb	r3, [r7, #6]
 8006e6e:	015b      	lsls	r3, r3, #5
 8006e70:	69f8      	ldr	r0, [r7, #28]
 8006e72:	4403      	add	r3, r0
 8006e74:	430a      	orrs	r2, r1
 8006e76:	601a      	str	r2, [r3, #0]
}
 8006e78:	bf00      	nop
 8006e7a:	3728      	adds	r7, #40	; 0x28
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bc90      	pop	{r4, r7}
 8006e80:	4770      	bx	lr
 8006e82:	bf00      	nop
 8006e84:	080088e4 	.word	0x080088e4
 8006e88:	200014fc 	.word	0x200014fc
 8006e8c:	2000157c 	.word	0x2000157c

08006e90 <reset_core>:
  TU_LOG(DWC2_DEBUG, "0x%08lX\r\n", p[5]);
}

#endif

static void reset_core(dwc2_regs_t* dwc2) {
 8006e90:	b480      	push	{r7}
 8006e92:	b083      	sub	sp, #12
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	691b      	ldr	r3, [r3, #16]
 8006e9c:	f043 0201 	orr.w	r2, r3, #1
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	611a      	str	r2, [r3, #16]

  // wait for reset bit is cleared
  // TODO version 4.20a should wait for RESET DONE mask
  while (dwc2->grstctl & GRSTCTL_CSRST) {}
 8006ea4:	bf00      	nop
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	691b      	ldr	r3, [r3, #16]
 8006eaa:	f003 0301 	and.w	r3, r3, #1
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d1f9      	bne.n	8006ea6 <reset_core+0x16>

  // wait for AHB master IDLE
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {}
 8006eb2:	bf00      	nop
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	691b      	ldr	r3, [r3, #16]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	dafb      	bge.n	8006eb4 <reset_core+0x24>

  // wait for device mode ?
}
 8006ebc:	bf00      	nop
 8006ebe:	bf00      	nop
 8006ec0:	370c      	adds	r7, #12
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr

08006eca <phy_hs_supported>:

static bool phy_hs_supported(dwc2_regs_t* dwc2) {
 8006eca:	b480      	push	{r7}
 8006ecc:	b083      	sub	sp, #12
 8006ece:	af00      	add	r7, sp, #0
 8006ed0:	6078      	str	r0, [r7, #4]
  // note: esp32 incorrect report its hs_phy_type as utmi
#if TU_CHECK_MCU(OPT_MCU_ESP32S2, OPT_MCU_ESP32S3)
  return false;
#else
  return TUD_OPT_HIGH_SPEED && dwc2->ghwcfg2_bm.hs_phy_type != HS_PHY_TYPE_NONE;
 8006ed2:	2300      	movs	r3, #0
#endif
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	370c      	adds	r7, #12
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ede:	4770      	bx	lr

08006ee0 <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b082      	sub	sp, #8
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_DEBUG, "Fullspeed PHY init\r\n");

  // Select FS PHY
  dwc2->gusbcfg |= GUSBCFG_PHYSEL;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, HS_PHY_TYPE_NONE);
 8006ef4:	2100      	movs	r1, #0
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f7ff fd58 	bl	80069ac <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f7ff ffc7 	bl	8006e90 <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (5u << GUSBCFG_TRDT_Pos);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	68db      	ldr	r3, [r3, #12]
 8006f06:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8006f0a:	f443 52a0 	orr.w	r2, r3, #5120	; 0x1400
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, HS_PHY_TYPE_NONE);
 8006f12:	2100      	movs	r1, #0
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f7ff fd65 	bl	80069e4 <dwc2_phy_update>

  // set max speed
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DSPD_Msk) | (DCFG_DSPD_FS << DCFG_DSPD_Pos);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8006f20:	f043 0203 	orr.w	r2, r3, #3
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
}
 8006f2a:	bf00      	nop
 8006f2c:	3708      	adds	r7, #8
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}

08006f32 <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 8006f32:	b580      	push	{r7, lr}
 8006f34:	b084      	sub	sp, #16
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	68db      	ldr	r3, [r3, #12]
 8006f3e:	60fb      	str	r3, [r7, #12]

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f46:	60fb      	str	r3, [r7, #12]

  if (dwc2->ghwcfg2_bm.hs_phy_type == HS_PHY_TYPE_ULPI) {
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8006f4e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006f52:	b2db      	uxtb	r3, r3
 8006f54:	2b80      	cmp	r3, #128	; 0x80
 8006f56:	d110      	bne.n	8006f7a <phy_hs_init+0x48>
    TU_LOG(DWC2_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f043 0310 	orr.w	r3, r3, #16
 8006f5e:	60fb      	str	r3, [r7, #12]

    // ULPI 8-bit interface, single data rate
    gusbcfg &= ~(GUSBCFG_PHYIF16 | GUSBCFG_DDRSEL);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006f66:	60fb      	str	r3, [r7, #12]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006f6e:	60fb      	str	r3, [r7, #12]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f423 2320 	bic.w	r3, r3, #655360	; 0xa0000
 8006f76:	60fb      	str	r3, [r7, #12]
 8006f78:	e00f      	b.n	8006f9a <phy_hs_init+0x68>
  } else {
    TU_LOG(DWC2_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ with 8-bit interface
    gusbcfg &= ~(GUSBCFG_ULPI_UTMI_SEL | GUSBCFG_PHYIF16);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	f023 0318 	bic.w	r3, r3, #24
 8006f80:	60fb      	str	r3, [r7, #12]

    // Set 16-bit interface if supported
    if (dwc2->ghwcfg4_bm.utmi_phy_data_width) gusbcfg |= GUSBCFG_PHYIF16;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006f88:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d003      	beq.n	8006f9a <phy_hs_init+0x68>
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	f043 0308 	orr.w	r3, r3, #8
 8006f98:	60fb      	str	r3, [r7, #12]
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	68fa      	ldr	r2, [r7, #12]
 8006f9e:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, dwc2->ghwcfg2_bm.hs_phy_type);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8006fa6:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8006faa:	b2db      	uxtb	r3, r3
 8006fac:	4619      	mov	r1, r3
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f7ff fcfc 	bl	80069ac <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f7ff ff6b 	bl	8006e90 <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8006fc0:	60fb      	str	r3, [r7, #12]
  gusbcfg |= (dwc2->ghwcfg4_bm.utmi_phy_data_width ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006fc8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d002      	beq.n	8006fd8 <phy_hs_init+0xa6>
 8006fd2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8006fd6:	e001      	b.n	8006fdc <phy_hs_init+0xaa>
 8006fd8:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8006fdc:	68fa      	ldr	r2, [r7, #12]
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	68fa      	ldr	r2, [r7, #12]
 8006fe6:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, dwc2->ghwcfg2_bm.hs_phy_type);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8006fee:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8006ff2:	b2db      	uxtb	r3, r3
 8006ff4:	4619      	mov	r1, r3
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f7ff fcf4 	bl	80069e4 <dwc2_phy_update>

  // Set max speed
  uint32_t dcfg = dwc2->dcfg;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8007002:	60bb      	str	r3, [r7, #8]
  dcfg &= ~DCFG_DSPD_Msk;
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	f023 0303 	bic.w	r3, r3, #3
 800700a:	60bb      	str	r3, [r7, #8]
  dcfg |= DCFG_DSPD_HS << DCFG_DSPD_Pos;

  // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
  // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
  if (dwc2->ghwcfg2_bm.hs_phy_type == HS_PHY_TYPE_ULPI) dcfg |= DCFG_XCVRDLY;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8007012:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007016:	b2db      	uxtb	r3, r3
 8007018:	2b80      	cmp	r3, #128	; 0x80
 800701a:	d103      	bne.n	8007024 <phy_hs_init+0xf2>
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007022:	60bb      	str	r3, [r7, #8]

  dwc2->dcfg = dcfg;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	68ba      	ldr	r2, [r7, #8]
 8007028:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
}
 800702c:	bf00      	nop
 800702e:	3710      	adds	r7, #16
 8007030:	46bd      	mov	sp, r7
 8007032:	bd80      	pop	{r7, pc}

08007034 <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 8007034:	b480      	push	{r7}
 8007036:	b085      	sub	sp, #20
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
#endif

  // For some reasons: GD32VF103 snpsid and all hwcfg register are always zero (skip it)
  (void) dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  uint32_t const gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007040:	0c1b      	lsrs	r3, r3, #16
 8007042:	041b      	lsls	r3, r3, #16
 8007044:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	4a0e      	ldr	r2, [pc, #56]	; (8007084 <check_dwc2+0x50>)
 800704a:	4293      	cmp	r3, r2
 800704c:	d012      	beq.n	8007074 <check_dwc2+0x40>
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	4a0d      	ldr	r2, [pc, #52]	; (8007088 <check_dwc2+0x54>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d00e      	beq.n	8007074 <check_dwc2+0x40>
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	4a0c      	ldr	r2, [pc, #48]	; (800708c <check_dwc2+0x58>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d00a      	beq.n	8007074 <check_dwc2+0x40>
 800705e:	4b0c      	ldr	r3, [pc, #48]	; (8007090 <check_dwc2+0x5c>)
 8007060:	60bb      	str	r3, [r7, #8]
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f003 0301 	and.w	r3, r3, #1
 800706a:	2b00      	cmp	r3, #0
 800706c:	d000      	beq.n	8007070 <check_dwc2+0x3c>
 800706e:	be00      	bkpt	0x0000
 8007070:	2300      	movs	r3, #0
 8007072:	e000      	b.n	8007076 <check_dwc2+0x42>
#endif

  return true;
 8007074:	2301      	movs	r3, #1
}
 8007076:	4618      	mov	r0, r3
 8007078:	3714      	adds	r7, #20
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr
 8007082:	bf00      	nop
 8007084:	4f540000 	.word	0x4f540000
 8007088:	55310000 	.word	0x55310000
 800708c:	55320000 	.word	0x55320000
 8007090:	e000edf0 	.word	0xe000edf0

08007094 <dcd_init>:

void dcd_init(uint8_t rhport) {
 8007094:	b580      	push	{r7, lr}
 8007096:	b084      	sub	sp, #16
 8007098:	af00      	add	r7, sp, #0
 800709a:	4603      	mov	r3, r0
 800709c:	71fb      	strb	r3, [r7, #7]
  // Programming model begins in the last section of the chapter on the USB
  // peripheral in each Reference Manual.
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800709e:	79fb      	ldrb	r3, [r7, #7]
 80070a0:	4a3e      	ldr	r2, [pc, #248]	; (800719c <dcd_init+0x108>)
 80070a2:	011b      	lsls	r3, r3, #4
 80070a4:	4413      	add	r3, r2
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	60fb      	str	r3, [r7, #12]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  if (!check_dwc2(dwc2)) return;
 80070aa:	68f8      	ldr	r0, [r7, #12]
 80070ac:	f7ff ffc2 	bl	8007034 <check_dwc2>
 80070b0:	4603      	mov	r3, r0
 80070b2:	f083 0301 	eor.w	r3, r3, #1
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d16b      	bne.n	8007194 <dcd_init+0x100>
  dcd_disconnect(rhport);
 80070bc:	79fb      	ldrb	r3, [r7, #7]
 80070be:	4618      	mov	r0, r3
 80070c0:	f000 f930 	bl	8007324 <dcd_disconnect>

  // max number of endpoints & total_fifo_size are:
  // hw_cfg2->num_dev_ep, hw_cfg2->total_fifo_size

  if (phy_hs_supported(dwc2)) {
 80070c4:	68f8      	ldr	r0, [r7, #12]
 80070c6:	f7ff ff00 	bl	8006eca <phy_hs_supported>
 80070ca:	4603      	mov	r3, r0
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d003      	beq.n	80070d8 <dcd_init+0x44>
    phy_hs_init(dwc2); // Highspeed
 80070d0:	68f8      	ldr	r0, [r7, #12]
 80070d2:	f7ff ff2e 	bl	8006f32 <phy_hs_init>
 80070d6:	e002      	b.n	80070de <dcd_init+0x4a>
  } else {
    phy_fs_init(dwc2); // core does not support highspeed or hs phy is not present
 80070d8:	68f8      	ldr	r0, [r7, #12]
 80070da:	f7ff ff01 	bl	8006ee0 <phy_fs_init>
  }

  // Restart PHY clock
  dwc2->pcgctl &= ~(PCGCTL_STOPPCLK | PCGCTL_GATEHCLK | PCGCTL_PWRCLMP | PCGCTL_RSTPDWNMODULE);
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80070e4:	f023 020f 	bic.w	r2, r3, #15
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another.
   */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	68db      	ldr	r3, [r3, #12]
 80070f2:	f043 0207 	orr.w	r2, r3, #7
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	60da      	str	r2, [r3, #12]

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	68db      	ldr	r3, [r3, #12]
 80070fe:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007102:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 8007112:	f043 02c0 	orr.w	r2, r3, #192	; 0xc0
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	601a      	str	r2, [r3, #0]

  // If USB host misbehaves during status portion of control xfer
  // (non zero-length packet), send STALL back and discard.
  dwc2->dcfg |= DCFG_NZLSOHSK;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8007120:	f043 0204 	orr.w	r2, r3, #4
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800

  // flush all TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (0x10u << GRSTCTL_TXFNUM_Pos);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f44f 6284 	mov.w	r2, #1056	; 0x420
 8007130:	611a      	str	r2, [r3, #16]
  while (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk) {}
 8007132:	bf00      	nop
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	691b      	ldr	r3, [r3, #16]
 8007138:	f003 0320 	and.w	r3, r3, #32
 800713c:	2b00      	cmp	r3, #0
 800713e:	d1f9      	bne.n	8007134 <dcd_init+0xa0>

  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2210      	movs	r2, #16
 8007144:	611a      	str	r2, [r3, #16]
  while (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk) {}
 8007146:	bf00      	nop
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	691b      	ldr	r3, [r3, #16]
 800714c:	f003 0310 	and.w	r3, r3, #16
 8007150:	2b00      	cmp	r3, #0
 8007152:	d1f9      	bne.n	8007148 <dcd_init+0xb4>

  // Clear all interrupts
  uint32_t int_mask = dwc2->gintsts;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	695b      	ldr	r3, [r3, #20]
 8007158:	60bb      	str	r3, [r7, #8]
  dwc2->gintsts |= int_mask;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	695a      	ldr	r2, [r3, #20]
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	431a      	orrs	r2, r3
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	615a      	str	r2, [r3, #20]
  int_mask = dwc2->gotgint;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	60bb      	str	r3, [r7, #8]
  dwc2->gotgint |= int_mask;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	685a      	ldr	r2, [r3, #4]
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	431a      	orrs	r2, r3
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	605a      	str	r2, [r3, #4]

  // Required as part of core initialization.
  // TODO: How should mode mismatch be handled? It will cause
  // the core to stop working/require reset.
  dwc2->gintmsk = GINTMSK_OTGINT | GINTMSK_MMISM | GINTMSK_RXFLVLM |
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	4a09      	ldr	r2, [pc, #36]	; (80071a0 <dcd_init+0x10c>)
 800717c:	619a      	str	r2, [r3, #24]
                  GINTMSK_USBSUSPM | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;

  // Enable global interrupt
  dwc2->gahbcfg |= GAHBCFG_GINT;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	f043 0201 	orr.w	r2, r3, #1
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	609a      	str	r2, [r3, #8]
//  TU_LOG_HEX(DWC2_DEBUG, dwc2->gotgctl);
//  TU_LOG_HEX(DWC2_DEBUG, dwc2->gusbcfg);
//  TU_LOG_HEX(DWC2_DEBUG, dwc2->dcfg);
//  TU_LOG_HEX(DWC2_DEBUG, dwc2->gahbcfg);

  dcd_connect(rhport);
 800718a:	79fb      	ldrb	r3, [r7, #7]
 800718c:	4618      	mov	r0, r3
 800718e:	f000 f8ad 	bl	80072ec <dcd_connect>
 8007192:	e000      	b.n	8007196 <dcd_init+0x102>
  if (!check_dwc2(dwc2)) return;
 8007194:	bf00      	nop
}
 8007196:	3710      	adds	r7, #16
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}
 800719c:	080088e4 	.word	0x080088e4
 80071a0:	80003816 	.word	0x80003816

080071a4 <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b084      	sub	sp, #16
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	4603      	mov	r3, r0
 80071ac:	71fb      	strb	r3, [r7, #7]
 80071ae:	79fb      	ldrb	r3, [r7, #7]
 80071b0:	73fb      	strb	r3, [r7, #15]
  NVIC_EnableIRQ((IRQn_Type) _dwc2_controller[rhport].irqnum);
 80071b2:	7bfb      	ldrb	r3, [r7, #15]
 80071b4:	4a06      	ldr	r2, [pc, #24]	; (80071d0 <dcd_int_enable+0x2c>)
 80071b6:	011b      	lsls	r3, r3, #4
 80071b8:	4413      	add	r3, r2
 80071ba:	3304      	adds	r3, #4
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	b25b      	sxtb	r3, r3
 80071c0:	4618      	mov	r0, r3
 80071c2:	f7ff fbb1 	bl	8006928 <__NVIC_EnableIRQ>
}
 80071c6:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 80071c8:	bf00      	nop
 80071ca:	3710      	adds	r7, #16
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}
 80071d0:	080088e4 	.word	0x080088e4

080071d4 <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b084      	sub	sp, #16
 80071d8:	af00      	add	r7, sp, #0
 80071da:	4603      	mov	r3, r0
 80071dc:	71fb      	strb	r3, [r7, #7]
 80071de:	79fb      	ldrb	r3, [r7, #7]
 80071e0:	73fb      	strb	r3, [r7, #15]
  NVIC_DisableIRQ((IRQn_Type) _dwc2_controller[rhport].irqnum);
 80071e2:	7bfb      	ldrb	r3, [r7, #15]
 80071e4:	4a06      	ldr	r2, [pc, #24]	; (8007200 <dcd_int_disable+0x2c>)
 80071e6:	011b      	lsls	r3, r3, #4
 80071e8:	4413      	add	r3, r2
 80071ea:	3304      	adds	r3, #4
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	b25b      	sxtb	r3, r3
 80071f0:	4618      	mov	r0, r3
 80071f2:	f7ff fbb7 	bl	8006964 <__NVIC_DisableIRQ>
}
 80071f6:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 80071f8:	bf00      	nop
 80071fa:	3710      	adds	r7, #16
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bd80      	pop	{r7, pc}
 8007200:	080088e4 	.word	0x080088e4

08007204 <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 8007204:	b580      	push	{r7, lr}
 8007206:	b084      	sub	sp, #16
 8007208:	af00      	add	r7, sp, #0
 800720a:	4603      	mov	r3, r0
 800720c:	460a      	mov	r2, r1
 800720e:	71fb      	strb	r3, [r7, #7]
 8007210:	4613      	mov	r3, r2
 8007212:	71bb      	strb	r3, [r7, #6]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007214:	79fb      	ldrb	r3, [r7, #7]
 8007216:	4a14      	ldr	r2, [pc, #80]	; (8007268 <dcd_set_address+0x64>)
 8007218:	011b      	lsls	r3, r3, #4
 800721a:	4413      	add	r3, r2
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8007226:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800722a:	79ba      	ldrb	r2, [r7, #6]
 800722c:	0112      	lsls	r2, r2, #4
 800722e:	431a      	orrs	r2, r3
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
 8007236:	2300      	movs	r3, #0
 8007238:	72fb      	strb	r3, [r7, #11]
 800723a:	2301      	movs	r3, #1
 800723c:	72bb      	strb	r3, [r7, #10]
  return (uint8_t)(num | (dir ? TUSB_DIR_IN_MASK : 0));
 800723e:	7abb      	ldrb	r3, [r7, #10]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d002      	beq.n	800724a <dcd_set_address+0x46>
 8007244:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8007248:	e000      	b.n	800724c <dcd_set_address+0x48>
 800724a:	2300      	movs	r3, #0
 800724c:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8007250:	4313      	orrs	r3, r2
 8007252:	b25b      	sxtb	r3, r3
 8007254:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0);
 8007256:	79f8      	ldrb	r0, [r7, #7]
 8007258:	2300      	movs	r3, #0
 800725a:	2200      	movs	r2, #0
 800725c:	f000 f9fc 	bl	8007658 <dcd_edpt_xfer>
}
 8007260:	bf00      	nop
 8007262:	3710      	adds	r7, #16
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}
 8007268:	080088e4 	.word	0x080088e4

0800726c <dcd_remote_wakeup>:

void dcd_remote_wakeup(uint8_t rhport) {
 800726c:	b480      	push	{r7}
 800726e:	b085      	sub	sp, #20
 8007270:	af00      	add	r7, sp, #0
 8007272:	4603      	mov	r3, r0
 8007274:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007276:	79fb      	ldrb	r3, [r7, #7]
 8007278:	4a19      	ldr	r2, [pc, #100]	; (80072e0 <dcd_remote_wakeup+0x74>)
 800727a:	011b      	lsls	r3, r3, #4
 800727c:	4413      	add	r3, r2
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	60fb      	str	r3, [r7, #12]

  // set remote wakeup
  dwc2->dctl |= DCTL_RWUSIG;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8007288:	f043 0201 	orr.w	r2, r3, #1
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804

  // enable SOF to detect bus resume
  dwc2->gintsts = GINTSTS_SOF;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2208      	movs	r2, #8
 8007296:	615a      	str	r2, [r3, #20]
  dwc2->gintmsk |= GINTMSK_SOFM;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	699b      	ldr	r3, [r3, #24]
 800729c:	f043 0208 	orr.w	r2, r3, #8
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	619a      	str	r2, [r3, #24]
  uint32_t count = SystemCoreClock / 1000;
 80072a4:	4b0f      	ldr	r3, [pc, #60]	; (80072e4 <dcd_remote_wakeup+0x78>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a0f      	ldr	r2, [pc, #60]	; (80072e8 <dcd_remote_wakeup+0x7c>)
 80072aa:	fba2 2303 	umull	r2, r3, r2, r3
 80072ae:	099b      	lsrs	r3, r3, #6
 80072b0:	60bb      	str	r3, [r7, #8]
  while (count--) __NOP();
 80072b2:	e000      	b.n	80072b6 <dcd_remote_wakeup+0x4a>
 80072b4:	bf00      	nop
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	1e5a      	subs	r2, r3, #1
 80072ba:	60ba      	str	r2, [r7, #8]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d1f9      	bne.n	80072b4 <dcd_remote_wakeup+0x48>
}
 80072c0:	bf00      	nop

  // Per specs: remote wakeup signal bit must be clear within 1-15ms
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80072c8:	f023 0201 	bic.w	r2, r3, #1
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
}
 80072d2:	bf00      	nop
 80072d4:	3714      	adds	r7, #20
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr
 80072de:	bf00      	nop
 80072e0:	080088e4 	.word	0x080088e4
 80072e4:	20000000 	.word	0x20000000
 80072e8:	10624dd3 	.word	0x10624dd3

080072ec <dcd_connect>:

void dcd_connect(uint8_t rhport) {
 80072ec:	b480      	push	{r7}
 80072ee:	b085      	sub	sp, #20
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	4603      	mov	r3, r0
 80072f4:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80072f6:	79fb      	ldrb	r3, [r7, #7]
 80072f8:	4a09      	ldr	r2, [pc, #36]	; (8007320 <dcd_connect+0x34>)
 80072fa:	011b      	lsls	r3, r3, #4
 80072fc:	4413      	add	r3, r2
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	60fb      	str	r3, [r7, #12]
  dwc2->dctl &= ~DCTL_SDIS;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8007308:	f023 0202 	bic.w	r2, r3, #2
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
}
 8007312:	bf00      	nop
 8007314:	3714      	adds	r7, #20
 8007316:	46bd      	mov	sp, r7
 8007318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731c:	4770      	bx	lr
 800731e:	bf00      	nop
 8007320:	080088e4 	.word	0x080088e4

08007324 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 8007324:	b480      	push	{r7}
 8007326:	b085      	sub	sp, #20
 8007328:	af00      	add	r7, sp, #0
 800732a:	4603      	mov	r3, r0
 800732c:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800732e:	79fb      	ldrb	r3, [r7, #7]
 8007330:	4a09      	ldr	r2, [pc, #36]	; (8007358 <dcd_disconnect+0x34>)
 8007332:	011b      	lsls	r3, r3, #4
 8007334:	4413      	add	r3, r2
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	60fb      	str	r3, [r7, #12]
  dwc2->dctl |= DCTL_SDIS;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 8007340:	f043 0202 	orr.w	r2, r3, #2
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
}
 800734a:	bf00      	nop
 800734c:	3714      	adds	r7, #20
 800734e:	46bd      	mov	sp, r7
 8007350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007354:	4770      	bx	lr
 8007356:	bf00      	nop
 8007358:	080088e4 	.word	0x080088e4

0800735c <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 800735c:	b580      	push	{r7, lr}
 800735e:	b08e      	sub	sp, #56	; 0x38
 8007360:	af00      	add	r7, sp, #0
 8007362:	4603      	mov	r3, r0
 8007364:	6039      	str	r1, [r7, #0]
 8007366:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007368:	79fb      	ldrb	r3, [r7, #7]
 800736a:	4a91      	ldr	r2, [pc, #580]	; (80075b0 <dcd_edpt_open+0x254>)
 800736c:	011b      	lsls	r3, r3, #4
 800736e:	4413      	add	r3, r2
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	637b      	str	r3, [r7, #52]	; 0x34
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 8007374:	79fb      	ldrb	r3, [r7, #7]
 8007376:	4a8e      	ldr	r2, [pc, #568]	; (80075b0 <dcd_edpt_open+0x254>)
 8007378:	011b      	lsls	r3, r3, #4
 800737a:	4413      	add	r3, r2
 800737c:	3308      	adds	r3, #8
 800737e:	781b      	ldrb	r3, [r3, #0]
 8007380:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  uint8_t const epnum = tu_edpt_number(desc_edpt->bEndpointAddress);
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	789b      	ldrb	r3, [r3, #2]
 8007388:	75bb      	strb	r3, [r7, #22]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800738a:	7dbb      	ldrb	r3, [r7, #22]
 800738c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007390:	b2db      	uxtb	r3, r3
 8007392:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  uint8_t const dir = tu_edpt_dir(desc_edpt->bEndpointAddress);
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	789b      	ldrb	r3, [r3, #2]
 800739a:	75fb      	strb	r3, [r7, #23]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800739c:	7dfb      	ldrb	r3, [r7, #23]
 800739e:	09db      	lsrs	r3, r3, #7
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

  TU_ASSERT(epnum < ep_count);
 80073a6:	f897 2032 	ldrb.w	r2, [r7, #50]	; 0x32
 80073aa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80073ae:	429a      	cmp	r2, r3
 80073b0:	d30a      	bcc.n	80073c8 <dcd_edpt_open+0x6c>
 80073b2:	4b80      	ldr	r3, [pc, #512]	; (80075b4 <dcd_edpt_open+0x258>)
 80073b4:	61bb      	str	r3, [r7, #24]
 80073b6:	69bb      	ldr	r3, [r7, #24]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f003 0301 	and.w	r3, r3, #1
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d000      	beq.n	80073c4 <dcd_edpt_open+0x68>
 80073c2:	be00      	bkpt	0x0000
 80073c4:	2300      	movs	r3, #0
 80073c6:	e0ef      	b.n	80075a8 <dcd_edpt_open+0x24c>

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 80073c8:	f897 2032 	ldrb.w	r2, [r7, #50]	; 0x32
 80073cc:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 80073d0:	0052      	lsls	r2, r2, #1
 80073d2:	4413      	add	r3, r2
 80073d4:	011b      	lsls	r3, r3, #4
 80073d6:	4a78      	ldr	r2, [pc, #480]	; (80075b8 <dcd_edpt_open+0x25c>)
 80073d8:	4413      	add	r3, r2
 80073da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	889b      	ldrh	r3, [r3, #4]
 80073e4:	b29b      	uxth	r3, r3
 80073e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80073ea:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(desc_edpt);
 80073ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073ee:	815a      	strh	r2, [r3, #10]
  xfer->interval = desc_edpt->bInterval;
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	799a      	ldrb	r2, [r3, #6]
 80073f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073f6:	731a      	strb	r2, [r3, #12]

  uint16_t const fifo_size = tu_div_ceil(xfer->max_size, 4);
 80073f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073fa:	895b      	ldrh	r3, [r3, #10]
 80073fc:	613b      	str	r3, [r7, #16]
 80073fe:	2304      	movs	r3, #4
 8007400:	60fb      	str	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return (v + d -1)/d; }
 8007402:	693a      	ldr	r2, [r7, #16]
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	4413      	add	r3, r2
 8007408:	1e5a      	subs	r2, r3, #1
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007410:	857b      	strh	r3, [r7, #42]	; 0x2a

  if (dir == TUSB_DIR_OUT) {
 8007412:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8007416:	2b00      	cmp	r3, #0
 8007418:	d15c      	bne.n	80074d4 <dcd_edpt_open+0x178>
    // Calculate required size of RX FIFO
    uint16_t const sz = calc_grxfsiz(4 * fifo_size, ep_count);
 800741a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800741c:	009b      	lsls	r3, r3, #2
 800741e:	b29b      	uxth	r3, r3
 8007420:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8007424:	4611      	mov	r1, r2
 8007426:	4618      	mov	r0, r3
 8007428:	f7ff fb52 	bl	8006ad0 <calc_grxfsiz>
 800742c:	4603      	mov	r3, r0
 800742e:	847b      	strh	r3, [r7, #34]	; 0x22

    // If size_rx needs to be extended check if possible and if so enlarge it
    if (dwc2->grxfsiz < sz) {
 8007430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007432:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007434:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007436:	429a      	cmp	r2, r3
 8007438:	d217      	bcs.n	800746a <dcd_edpt_open+0x10e>
      TU_ASSERT(sz + _allocated_fifo_words_tx <= _dwc2_controller[rhport].ep_fifo_size / 4);
 800743a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800743c:	4a5f      	ldr	r2, [pc, #380]	; (80075bc <dcd_edpt_open+0x260>)
 800743e:	8812      	ldrh	r2, [r2, #0]
 8007440:	4413      	add	r3, r2
 8007442:	461a      	mov	r2, r3
 8007444:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8007448:	089b      	lsrs	r3, r3, #2
 800744a:	429a      	cmp	r2, r3
 800744c:	d90a      	bls.n	8007464 <dcd_edpt_open+0x108>
 800744e:	4b59      	ldr	r3, [pc, #356]	; (80075b4 <dcd_edpt_open+0x258>)
 8007450:	61fb      	str	r3, [r7, #28]
 8007452:	69fb      	ldr	r3, [r7, #28]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f003 0301 	and.w	r3, r3, #1
 800745a:	2b00      	cmp	r3, #0
 800745c:	d000      	beq.n	8007460 <dcd_edpt_open+0x104>
 800745e:	be00      	bkpt	0x0000
 8007460:	2300      	movs	r3, #0
 8007462:	e0a1      	b.n	80075a8 <dcd_edpt_open+0x24c>

      // Enlarge RX FIFO
      dwc2->grxfsiz = sz;
 8007464:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8007466:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007468:	625a      	str	r2, [r3, #36]	; 0x24
    }

    dwc2->epout[epnum].doepctl |= (1 << DOEPCTL_USBAEP_Pos) |
 800746a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800746e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007470:	3358      	adds	r3, #88	; 0x58
 8007472:	015b      	lsls	r3, r3, #5
 8007474:	4413      	add	r3, r2
 8007476:	681a      	ldr	r2, [r3, #0]
                                  (desc_edpt->bmAttributes.xfer << DOEPCTL_EPTYP_Pos) |
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	78db      	ldrb	r3, [r3, #3]
 800747c:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8007480:	b2db      	uxtb	r3, r3
 8007482:	049b      	lsls	r3, r3, #18
 8007484:	4619      	mov	r1, r3
                                  (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? DOEPCTL_SD0PID_SEVNFRM : 0) |
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	78db      	ldrb	r3, [r3, #3]
 800748a:	f003 0303 	and.w	r3, r3, #3
 800748e:	b2db      	uxtb	r3, r3
 8007490:	2b01      	cmp	r3, #1
 8007492:	d002      	beq.n	800749a <dcd_edpt_open+0x13e>
 8007494:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007498:	e000      	b.n	800749c <dcd_edpt_open+0x140>
 800749a:	2300      	movs	r3, #0
                                  (desc_edpt->bmAttributes.xfer << DOEPCTL_EPTYP_Pos) |
 800749c:	430b      	orrs	r3, r1
                                  (xfer->max_size << DOEPCTL_MPSIZ_Pos);
 800749e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80074a0:	8949      	ldrh	r1, [r1, #10]
                                  (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? DOEPCTL_SD0PID_SEVNFRM : 0) |
 80074a2:	430b      	orrs	r3, r1
    dwc2->epout[epnum].doepctl |= (1 << DOEPCTL_USBAEP_Pos) |
 80074a4:	431a      	orrs	r2, r3
 80074a6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80074aa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80074ae:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80074b0:	3358      	adds	r3, #88	; 0x58
 80074b2:	015b      	lsls	r3, r3, #5
 80074b4:	440b      	add	r3, r1
 80074b6:	601a      	str	r2, [r3, #0]

    dwc2->daintmsk |= TU_BIT(DAINTMSK_OEPM_Pos + epnum);
 80074b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074ba:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 80074be:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80074c2:	3310      	adds	r3, #16
 80074c4:	2101      	movs	r1, #1
 80074c6:	fa01 f303 	lsl.w	r3, r1, r3
 80074ca:	431a      	orrs	r2, r3
 80074cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074ce:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
 80074d2:	e068      	b.n	80075a6 <dcd_edpt_open+0x24a>
    //
    // In FIFO is allocated by following rules:
    // - IN EP 1 gets FIFO 1, IN EP "n" gets FIFO "n".

    // Check if free space is available
    TU_ASSERT(_allocated_fifo_words_tx + fifo_size + dwc2->grxfsiz <= _dwc2_controller[rhport].ep_fifo_size / 4);
 80074d4:	4b39      	ldr	r3, [pc, #228]	; (80075bc <dcd_edpt_open+0x260>)
 80074d6:	881b      	ldrh	r3, [r3, #0]
 80074d8:	461a      	mov	r2, r3
 80074da:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80074dc:	4413      	add	r3, r2
 80074de:	461a      	mov	r2, r3
 80074e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e4:	441a      	add	r2, r3
 80074e6:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80074ea:	089b      	lsrs	r3, r3, #2
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d90a      	bls.n	8007506 <dcd_edpt_open+0x1aa>
 80074f0:	4b30      	ldr	r3, [pc, #192]	; (80075b4 <dcd_edpt_open+0x258>)
 80074f2:	627b      	str	r3, [r7, #36]	; 0x24
 80074f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f003 0301 	and.w	r3, r3, #1
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d000      	beq.n	8007502 <dcd_edpt_open+0x1a6>
 8007500:	be00      	bkpt	0x0000
 8007502:	2300      	movs	r3, #0
 8007504:	e050      	b.n	80075a8 <dcd_edpt_open+0x24c>

    _allocated_fifo_words_tx += fifo_size;
 8007506:	4b2d      	ldr	r3, [pc, #180]	; (80075bc <dcd_edpt_open+0x260>)
 8007508:	881a      	ldrh	r2, [r3, #0]
 800750a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800750c:	4413      	add	r3, r2
 800750e:	b29a      	uxth	r2, r3
 8007510:	4b2a      	ldr	r3, [pc, #168]	; (80075bc <dcd_edpt_open+0x260>)
 8007512:	801a      	strh	r2, [r3, #0]
    TU_LOG(DWC2_DEBUG, "    Allocated %u bytes at offset %lu", fifo_size * 4,
           _dwc2_controller[rhport].ep_fifo_size - _allocated_fifo_words_tx * 4);

    // DIEPTXF starts at FIFO #1.
    // Both TXFD and TXSA are in unit of 32-bit words.
    dwc2->dieptxf[epnum - 1] = (fifo_size << DIEPTXF_INEPTXFD_Pos) |
 8007514:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007516:	041b      	lsls	r3, r3, #16
 8007518:	4619      	mov	r1, r3
                               (_dwc2_controller[rhport].ep_fifo_size / 4 - _allocated_fifo_words_tx);
 800751a:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800751e:	089b      	lsrs	r3, r3, #2
 8007520:	4a26      	ldr	r2, [pc, #152]	; (80075bc <dcd_edpt_open+0x260>)
 8007522:	8812      	ldrh	r2, [r2, #0]
 8007524:	1a9a      	subs	r2, r3, r2
    dwc2->dieptxf[epnum - 1] = (fifo_size << DIEPTXF_INEPTXFD_Pos) |
 8007526:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800752a:	3b01      	subs	r3, #1
 800752c:	430a      	orrs	r2, r1
 800752e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007530:	3340      	adds	r3, #64	; 0x40
 8007532:	009b      	lsls	r3, r3, #2
 8007534:	440b      	add	r3, r1
 8007536:	605a      	str	r2, [r3, #4]

    dwc2->epin[epnum].diepctl |= (1 << DIEPCTL_USBAEP_Pos) |
 8007538:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800753c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800753e:	3348      	adds	r3, #72	; 0x48
 8007540:	015b      	lsls	r3, r3, #5
 8007542:	4413      	add	r3, r2
 8007544:	6819      	ldr	r1, [r3, #0]
                                 (epnum << DIEPCTL_TXFNUM_Pos) |
 8007546:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800754a:	059b      	lsls	r3, r3, #22
    dwc2->epin[epnum].diepctl |= (1 << DIEPCTL_USBAEP_Pos) |
 800754c:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
                                 (desc_edpt->bmAttributes.xfer << DIEPCTL_EPTYP_Pos) |
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	78db      	ldrb	r3, [r3, #3]
 8007554:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8007558:	b2db      	uxtb	r3, r3
 800755a:	049b      	lsls	r3, r3, #18
                                 (epnum << DIEPCTL_TXFNUM_Pos) |
 800755c:	4313      	orrs	r3, r2
 800755e:	461a      	mov	r2, r3
                                 (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? DIEPCTL_SD0PID_SEVNFRM : 0) |
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	78db      	ldrb	r3, [r3, #3]
 8007564:	f003 0303 	and.w	r3, r3, #3
 8007568:	b2db      	uxtb	r3, r3
 800756a:	2b01      	cmp	r3, #1
 800756c:	d002      	beq.n	8007574 <dcd_edpt_open+0x218>
 800756e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007572:	e000      	b.n	8007576 <dcd_edpt_open+0x21a>
 8007574:	2300      	movs	r3, #0
                                 (desc_edpt->bmAttributes.xfer << DIEPCTL_EPTYP_Pos) |
 8007576:	4313      	orrs	r3, r2
                                 (xfer->max_size << DIEPCTL_MPSIZ_Pos);
 8007578:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800757a:	8952      	ldrh	r2, [r2, #10]
                                 (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? DIEPCTL_SD0PID_SEVNFRM : 0) |
 800757c:	431a      	orrs	r2, r3
    dwc2->epin[epnum].diepctl |= (1 << DIEPCTL_USBAEP_Pos) |
 800757e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8007582:	430a      	orrs	r2, r1
 8007584:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007586:	3348      	adds	r3, #72	; 0x48
 8007588:	015b      	lsls	r3, r3, #5
 800758a:	440b      	add	r3, r1
 800758c:	601a      	str	r2, [r3, #0]

    dwc2->daintmsk |= (1 << (DAINTMSK_IEPM_Pos + epnum));
 800758e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007590:	f8d3 381c 	ldr.w	r3, [r3, #2076]	; 0x81c
 8007594:	f897 2032 	ldrb.w	r2, [r7, #50]	; 0x32
 8007598:	2101      	movs	r1, #1
 800759a:	fa01 f202 	lsl.w	r2, r1, r2
 800759e:	431a      	orrs	r2, r3
 80075a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075a2:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
  }

  return true;
 80075a6:	2301      	movs	r3, #1
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3738      	adds	r7, #56	; 0x38
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}
 80075b0:	080088e4 	.word	0x080088e4
 80075b4:	e000edf0 	.word	0xe000edf0
 80075b8:	200014fc 	.word	0x200014fc
 80075bc:	20001580 	.word	0x20001580

080075c0 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 80075c0:	b480      	push	{r7}
 80075c2:	b087      	sub	sp, #28
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	4603      	mov	r3, r0
 80075c8:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80075ca:	79fb      	ldrb	r3, [r7, #7]
 80075cc:	4a1f      	ldr	r2, [pc, #124]	; (800764c <dcd_edpt_close_all+0x8c>)
 80075ce:	011b      	lsls	r3, r3, #4
 80075d0:	4413      	add	r3, r2
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	613b      	str	r3, [r7, #16]
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 80075d6:	79fb      	ldrb	r3, [r7, #7]
 80075d8:	4a1c      	ldr	r2, [pc, #112]	; (800764c <dcd_edpt_close_all+0x8c>)
 80075da:	011b      	lsls	r3, r3, #4
 80075dc:	4413      	add	r3, r2
 80075de:	3308      	adds	r3, #8
 80075e0:	781b      	ldrb	r3, [r3, #0]
 80075e2:	73fb      	strb	r3, [r7, #15]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 80075e4:	693b      	ldr	r3, [r7, #16]
 80075e6:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80075ea:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 80075ee:	2301      	movs	r3, #1
 80075f0:	75fb      	strb	r3, [r7, #23]
 80075f2:	e01e      	b.n	8007632 <dcd_edpt_close_all+0x72>
    // disable OUT endpoint
    dwc2->epout[n].doepctl = 0;
 80075f4:	7dfb      	ldrb	r3, [r7, #23]
 80075f6:	693a      	ldr	r2, [r7, #16]
 80075f8:	3358      	adds	r3, #88	; 0x58
 80075fa:	015b      	lsls	r3, r3, #5
 80075fc:	4413      	add	r3, r2
 80075fe:	2200      	movs	r2, #0
 8007600:	601a      	str	r2, [r3, #0]
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8007602:	7dfb      	ldrb	r3, [r7, #23]
 8007604:	4a12      	ldr	r2, [pc, #72]	; (8007650 <dcd_edpt_close_all+0x90>)
 8007606:	015b      	lsls	r3, r3, #5
 8007608:	4413      	add	r3, r2
 800760a:	330a      	adds	r3, #10
 800760c:	2200      	movs	r2, #0
 800760e:	801a      	strh	r2, [r3, #0]

    // disable IN endpoint
    dwc2->epin[n].diepctl = 0;
 8007610:	7dfb      	ldrb	r3, [r7, #23]
 8007612:	693a      	ldr	r2, [r7, #16]
 8007614:	3348      	adds	r3, #72	; 0x48
 8007616:	015b      	lsls	r3, r3, #5
 8007618:	4413      	add	r3, r2
 800761a:	2200      	movs	r2, #0
 800761c:	601a      	str	r2, [r3, #0]
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 800761e:	7dfb      	ldrb	r3, [r7, #23]
 8007620:	4a0b      	ldr	r2, [pc, #44]	; (8007650 <dcd_edpt_close_all+0x90>)
 8007622:	015b      	lsls	r3, r3, #5
 8007624:	4413      	add	r3, r2
 8007626:	331a      	adds	r3, #26
 8007628:	2200      	movs	r2, #0
 800762a:	801a      	strh	r2, [r3, #0]
  for (uint8_t n = 1; n < ep_count; n++) {
 800762c:	7dfb      	ldrb	r3, [r7, #23]
 800762e:	3301      	adds	r3, #1
 8007630:	75fb      	strb	r3, [r7, #23]
 8007632:	7dfa      	ldrb	r2, [r7, #23]
 8007634:	7bfb      	ldrb	r3, [r7, #15]
 8007636:	429a      	cmp	r2, r3
 8007638:	d3dc      	bcc.n	80075f4 <dcd_edpt_close_all+0x34>
  }

  // reset allocated fifo IN
  _allocated_fifo_words_tx = 16;
 800763a:	4b06      	ldr	r3, [pc, #24]	; (8007654 <dcd_edpt_close_all+0x94>)
 800763c:	2210      	movs	r2, #16
 800763e:	801a      	strh	r2, [r3, #0]
}
 8007640:	bf00      	nop
 8007642:	371c      	adds	r7, #28
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr
 800764c:	080088e4 	.word	0x080088e4
 8007650:	200014fc 	.word	0x200014fc
 8007654:	20001580 	.word	0x20001580

08007658 <dcd_edpt_xfer>:

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes) {
 8007658:	b590      	push	{r4, r7, lr}
 800765a:	b089      	sub	sp, #36	; 0x24
 800765c:	af02      	add	r7, sp, #8
 800765e:	603a      	str	r2, [r7, #0]
 8007660:	461a      	mov	r2, r3
 8007662:	4603      	mov	r3, r0
 8007664:	71fb      	strb	r3, [r7, #7]
 8007666:	460b      	mov	r3, r1
 8007668:	71bb      	strb	r3, [r7, #6]
 800766a:	4613      	mov	r3, r2
 800766c:	80bb      	strh	r3, [r7, #4]
 800766e:	79bb      	ldrb	r3, [r7, #6]
 8007670:	733b      	strb	r3, [r7, #12]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8007672:	7b3b      	ldrb	r3, [r7, #12]
 8007674:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007678:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800767a:	757b      	strb	r3, [r7, #21]
 800767c:	79bb      	ldrb	r3, [r7, #6]
 800767e:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007680:	7b7b      	ldrb	r3, [r7, #13]
 8007682:	09db      	lsrs	r3, r3, #7
 8007684:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8007686:	753b      	strb	r3, [r7, #20]

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8007688:	7d7a      	ldrb	r2, [r7, #21]
 800768a:	7d3b      	ldrb	r3, [r7, #20]
 800768c:	0052      	lsls	r2, r2, #1
 800768e:	4413      	add	r3, r2
 8007690:	011b      	lsls	r3, r3, #4
 8007692:	4a23      	ldr	r2, [pc, #140]	; (8007720 <dcd_edpt_xfer+0xc8>)
 8007694:	4413      	add	r3, r2
 8007696:	613b      	str	r3, [r7, #16]
  xfer->buffer = buffer;
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	683a      	ldr	r2, [r7, #0]
 800769c:	601a      	str	r2, [r3, #0]
  xfer->ff = NULL;
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	2200      	movs	r2, #0
 80076a2:	605a      	str	r2, [r3, #4]
  xfer->total_len = total_bytes;
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	88ba      	ldrh	r2, [r7, #4]
 80076a8:	811a      	strh	r2, [r3, #8]

  // EP0 can only handle one packet
  if (epnum == 0) {
 80076aa:	7d7b      	ldrb	r3, [r7, #21]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d110      	bne.n	80076d2 <dcd_edpt_xfer+0x7a>
    ep0_pending[dir] = total_bytes;
 80076b0:	7d3b      	ldrb	r3, [r7, #20]
 80076b2:	491c      	ldr	r1, [pc, #112]	; (8007724 <dcd_edpt_xfer+0xcc>)
 80076b4:	88ba      	ldrh	r2, [r7, #4]
 80076b6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

    // Schedule the first transaction for EP0 transfer
    edpt_schedule_packets(rhport, epnum, dir, 1, ep0_pending[dir]);
 80076ba:	7d3b      	ldrb	r3, [r7, #20]
 80076bc:	4a19      	ldr	r2, [pc, #100]	; (8007724 <dcd_edpt_xfer+0xcc>)
 80076be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80076c2:	7d3a      	ldrb	r2, [r7, #20]
 80076c4:	7d79      	ldrb	r1, [r7, #21]
 80076c6:	79f8      	ldrb	r0, [r7, #7]
 80076c8:	9300      	str	r3, [sp, #0]
 80076ca:	2301      	movs	r3, #1
 80076cc:	f7ff fae6 	bl	8006c9c <edpt_schedule_packets>
 80076d0:	e020      	b.n	8007714 <dcd_edpt_xfer+0xbc>
  } else {
    uint16_t num_packets = (total_bytes / xfer->max_size);
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	895b      	ldrh	r3, [r3, #10]
 80076d6:	88ba      	ldrh	r2, [r7, #4]
 80076d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80076dc:	82fb      	strh	r3, [r7, #22]
    uint16_t const short_packet_size = total_bytes % xfer->max_size;
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	895a      	ldrh	r2, [r3, #10]
 80076e2:	88bb      	ldrh	r3, [r7, #4]
 80076e4:	fbb3 f1f2 	udiv	r1, r3, r2
 80076e8:	fb01 f202 	mul.w	r2, r1, r2
 80076ec:	1a9b      	subs	r3, r3, r2
 80076ee:	81fb      	strh	r3, [r7, #14]

    // Zero-size packet is special case.
    if ((short_packet_size > 0) || (total_bytes == 0)) num_packets++;
 80076f0:	89fb      	ldrh	r3, [r7, #14]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d102      	bne.n	80076fc <dcd_edpt_xfer+0xa4>
 80076f6:	88bb      	ldrh	r3, [r7, #4]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d102      	bne.n	8007702 <dcd_edpt_xfer+0xaa>
 80076fc:	8afb      	ldrh	r3, [r7, #22]
 80076fe:	3301      	adds	r3, #1
 8007700:	82fb      	strh	r3, [r7, #22]

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir, num_packets, total_bytes);
 8007702:	8afc      	ldrh	r4, [r7, #22]
 8007704:	7d3a      	ldrb	r2, [r7, #20]
 8007706:	7d79      	ldrb	r1, [r7, #21]
 8007708:	79f8      	ldrb	r0, [r7, #7]
 800770a:	88bb      	ldrh	r3, [r7, #4]
 800770c:	9300      	str	r3, [sp, #0]
 800770e:	4623      	mov	r3, r4
 8007710:	f7ff fac4 	bl	8006c9c <edpt_schedule_packets>
  }

  return true;
 8007714:	2301      	movs	r3, #1
}
 8007716:	4618      	mov	r0, r3
 8007718:	371c      	adds	r7, #28
 800771a:	46bd      	mov	sp, r7
 800771c:	bd90      	pop	{r4, r7, pc}
 800771e:	bf00      	nop
 8007720:	200014fc 	.word	0x200014fc
 8007724:	2000157c 	.word	0x2000157c

08007728 <dcd_edpt_disable>:
  edpt_schedule_packets(rhport, epnum, dir, num_packets, total_bytes);

  return true;
}

static void dcd_edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 8007728:	b480      	push	{r7}
 800772a:	b089      	sub	sp, #36	; 0x24
 800772c:	af00      	add	r7, sp, #0
 800772e:	4603      	mov	r3, r0
 8007730:	71fb      	strb	r3, [r7, #7]
 8007732:	460b      	mov	r3, r1
 8007734:	71bb      	strb	r3, [r7, #6]
 8007736:	4613      	mov	r3, r2
 8007738:	717b      	strb	r3, [r7, #5]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800773a:	79fb      	ldrb	r3, [r7, #7]
 800773c:	4a6e      	ldr	r2, [pc, #440]	; (80078f8 <dcd_edpt_disable+0x1d0>)
 800773e:	011b      	lsls	r3, r3, #4
 8007740:	4413      	add	r3, r2
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	61fb      	str	r3, [r7, #28]
 8007746:	79bb      	ldrb	r3, [r7, #6]
 8007748:	73bb      	strb	r3, [r7, #14]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 800774a:	7bbb      	ldrb	r3, [r7, #14]
 800774c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007750:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007752:	76fb      	strb	r3, [r7, #27]
 8007754:	79bb      	ldrb	r3, [r7, #6]
 8007756:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007758:	7bfb      	ldrb	r3, [r7, #15]
 800775a:	09db      	lsrs	r3, r3, #7
 800775c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800775e:	76bb      	strb	r3, [r7, #26]

  if (dir == TUSB_DIR_IN) {
 8007760:	7ebb      	ldrb	r3, [r7, #26]
 8007762:	2b01      	cmp	r3, #1
 8007764:	d167      	bne.n	8007836 <dcd_edpt_disable+0x10e>
    dwc2_epin_t* epin = dwc2->epin;
 8007766:	69fb      	ldr	r3, [r7, #28]
 8007768:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800776c:	613b      	str	r3, [r7, #16]

    // Only disable currently enabled non-control endpoint
    if ((epnum == 0) || !(epin[epnum].diepctl & DIEPCTL_EPENA)) {
 800776e:	7efb      	ldrb	r3, [r7, #27]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d006      	beq.n	8007782 <dcd_edpt_disable+0x5a>
 8007774:	7efb      	ldrb	r3, [r7, #27]
 8007776:	015b      	lsls	r3, r3, #5
 8007778:	693a      	ldr	r2, [r7, #16]
 800777a:	4413      	add	r3, r2
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	2b00      	cmp	r3, #0
 8007780:	db13      	blt.n	80077aa <dcd_edpt_disable+0x82>
      epin[epnum].diepctl |= DIEPCTL_SNAK | (stall ? DIEPCTL_STALL : 0);
 8007782:	7efb      	ldrb	r3, [r7, #27]
 8007784:	015b      	lsls	r3, r3, #5
 8007786:	693a      	ldr	r2, [r7, #16]
 8007788:	4413      	add	r3, r2
 800778a:	681a      	ldr	r2, [r3, #0]
 800778c:	797b      	ldrb	r3, [r7, #5]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d002      	beq.n	8007798 <dcd_edpt_disable+0x70>
 8007792:	f04f 6102 	mov.w	r1, #136314880	; 0x8200000
 8007796:	e001      	b.n	800779c <dcd_edpt_disable+0x74>
 8007798:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 800779c:	7efb      	ldrb	r3, [r7, #27]
 800779e:	015b      	lsls	r3, r3, #5
 80077a0:	6938      	ldr	r0, [r7, #16]
 80077a2:	4403      	add	r3, r0
 80077a4:	430a      	orrs	r2, r1
 80077a6:	601a      	str	r2, [r3, #0]
 80077a8:	e037      	b.n	800781a <dcd_edpt_disable+0xf2>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      epin[epnum].diepctl |= DIEPCTL_SNAK;
 80077aa:	7efb      	ldrb	r3, [r7, #27]
 80077ac:	015b      	lsls	r3, r3, #5
 80077ae:	693a      	ldr	r2, [r7, #16]
 80077b0:	4413      	add	r3, r2
 80077b2:	681a      	ldr	r2, [r3, #0]
 80077b4:	7efb      	ldrb	r3, [r7, #27]
 80077b6:	015b      	lsls	r3, r3, #5
 80077b8:	6939      	ldr	r1, [r7, #16]
 80077ba:	440b      	add	r3, r1
 80077bc:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80077c0:	601a      	str	r2, [r3, #0]
      while ((epin[epnum].diepint & DIEPINT_INEPNE) == 0) {}
 80077c2:	bf00      	nop
 80077c4:	7efb      	ldrb	r3, [r7, #27]
 80077c6:	015b      	lsls	r3, r3, #5
 80077c8:	693a      	ldr	r2, [r7, #16]
 80077ca:	4413      	add	r3, r2
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d0f6      	beq.n	80077c4 <dcd_edpt_disable+0x9c>

      // Disable the endpoint.
      epin[epnum].diepctl |= DIEPCTL_EPDIS | (stall ? DIEPCTL_STALL : 0);
 80077d6:	7efb      	ldrb	r3, [r7, #27]
 80077d8:	015b      	lsls	r3, r3, #5
 80077da:	693a      	ldr	r2, [r7, #16]
 80077dc:	4413      	add	r3, r2
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	797b      	ldrb	r3, [r7, #5]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d001      	beq.n	80077ea <dcd_edpt_disable+0xc2>
 80077e6:	4945      	ldr	r1, [pc, #276]	; (80078fc <dcd_edpt_disable+0x1d4>)
 80077e8:	e001      	b.n	80077ee <dcd_edpt_disable+0xc6>
 80077ea:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80077ee:	7efb      	ldrb	r3, [r7, #27]
 80077f0:	015b      	lsls	r3, r3, #5
 80077f2:	6938      	ldr	r0, [r7, #16]
 80077f4:	4403      	add	r3, r0
 80077f6:	430a      	orrs	r2, r1
 80077f8:	601a      	str	r2, [r3, #0]
      while ((epin[epnum].diepint & DIEPINT_EPDISD_Msk) == 0) {}
 80077fa:	bf00      	nop
 80077fc:	7efb      	ldrb	r3, [r7, #27]
 80077fe:	015b      	lsls	r3, r3, #5
 8007800:	693a      	ldr	r2, [r7, #16]
 8007802:	4413      	add	r3, r2
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	f003 0302 	and.w	r3, r3, #2
 800780a:	2b00      	cmp	r3, #0
 800780c:	d0f6      	beq.n	80077fc <dcd_edpt_disable+0xd4>

      epin[epnum].diepint = DIEPINT_EPDISD;
 800780e:	7efb      	ldrb	r3, [r7, #27]
 8007810:	015b      	lsls	r3, r3, #5
 8007812:	693a      	ldr	r2, [r7, #16]
 8007814:	4413      	add	r3, r2
 8007816:	2202      	movs	r2, #2
 8007818:	609a      	str	r2, [r3, #8]
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dwc2->grstctl = ((epnum << GRSTCTL_TXFNUM_Pos) | GRSTCTL_TXFFLSH);
 800781a:	7efb      	ldrb	r3, [r7, #27]
 800781c:	019b      	lsls	r3, r3, #6
 800781e:	f043 0220 	orr.w	r2, r3, #32
 8007822:	69fb      	ldr	r3, [r7, #28]
 8007824:	611a      	str	r2, [r3, #16]
    while ((dwc2->grstctl & GRSTCTL_TXFFLSH_Msk) != 0) {}
 8007826:	bf00      	nop
 8007828:	69fb      	ldr	r3, [r7, #28]
 800782a:	691b      	ldr	r3, [r3, #16]
 800782c:	f003 0320 	and.w	r3, r3, #32
 8007830:	2b00      	cmp	r3, #0
 8007832:	d1f9      	bne.n	8007828 <dcd_edpt_disable+0x100>

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
    }
  }
}
 8007834:	e059      	b.n	80078ea <dcd_edpt_disable+0x1c2>
    dwc2_epout_t* epout = dwc2->epout;
 8007836:	69fb      	ldr	r3, [r7, #28]
 8007838:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800783c:	617b      	str	r3, [r7, #20]
    if ((epnum == 0) || !(epout[epnum].doepctl & DOEPCTL_EPENA)) {
 800783e:	7efb      	ldrb	r3, [r7, #27]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d006      	beq.n	8007852 <dcd_edpt_disable+0x12a>
 8007844:	7efb      	ldrb	r3, [r7, #27]
 8007846:	015b      	lsls	r3, r3, #5
 8007848:	697a      	ldr	r2, [r7, #20]
 800784a:	4413      	add	r3, r2
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	2b00      	cmp	r3, #0
 8007850:	db12      	blt.n	8007878 <dcd_edpt_disable+0x150>
      epout[epnum].doepctl |= stall ? DOEPCTL_STALL : 0;
 8007852:	7efb      	ldrb	r3, [r7, #27]
 8007854:	015b      	lsls	r3, r3, #5
 8007856:	697a      	ldr	r2, [r7, #20]
 8007858:	4413      	add	r3, r2
 800785a:	681a      	ldr	r2, [r3, #0]
 800785c:	797b      	ldrb	r3, [r7, #5]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d002      	beq.n	8007868 <dcd_edpt_disable+0x140>
 8007862:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007866:	e000      	b.n	800786a <dcd_edpt_disable+0x142>
 8007868:	2100      	movs	r1, #0
 800786a:	7efb      	ldrb	r3, [r7, #27]
 800786c:	015b      	lsls	r3, r3, #5
 800786e:	6978      	ldr	r0, [r7, #20]
 8007870:	4403      	add	r3, r0
 8007872:	430a      	orrs	r2, r1
 8007874:	601a      	str	r2, [r3, #0]
}
 8007876:	e038      	b.n	80078ea <dcd_edpt_disable+0x1c2>
      dwc2->dctl |= DCTL_SGONAK;
 8007878:	69fb      	ldr	r3, [r7, #28]
 800787a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800787e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007882:	69fb      	ldr	r3, [r7, #28]
 8007884:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 8007888:	bf00      	nop
 800788a:	69fb      	ldr	r3, [r7, #28]
 800788c:	695b      	ldr	r3, [r3, #20]
 800788e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007892:	2b00      	cmp	r3, #0
 8007894:	d0f9      	beq.n	800788a <dcd_edpt_disable+0x162>
      epout[epnum].doepctl |= DOEPCTL_EPDIS | (stall ? DOEPCTL_STALL : 0);
 8007896:	7efb      	ldrb	r3, [r7, #27]
 8007898:	015b      	lsls	r3, r3, #5
 800789a:	697a      	ldr	r2, [r7, #20]
 800789c:	4413      	add	r3, r2
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	797b      	ldrb	r3, [r7, #5]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d001      	beq.n	80078aa <dcd_edpt_disable+0x182>
 80078a6:	4915      	ldr	r1, [pc, #84]	; (80078fc <dcd_edpt_disable+0x1d4>)
 80078a8:	e001      	b.n	80078ae <dcd_edpt_disable+0x186>
 80078aa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80078ae:	7efb      	ldrb	r3, [r7, #27]
 80078b0:	015b      	lsls	r3, r3, #5
 80078b2:	6978      	ldr	r0, [r7, #20]
 80078b4:	4403      	add	r3, r0
 80078b6:	430a      	orrs	r2, r1
 80078b8:	601a      	str	r2, [r3, #0]
      while ((epout[epnum].doepint & DOEPINT_EPDISD_Msk) == 0) {}
 80078ba:	bf00      	nop
 80078bc:	7efb      	ldrb	r3, [r7, #27]
 80078be:	015b      	lsls	r3, r3, #5
 80078c0:	697a      	ldr	r2, [r7, #20]
 80078c2:	4413      	add	r3, r2
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	f003 0302 	and.w	r3, r3, #2
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d0f6      	beq.n	80078bc <dcd_edpt_disable+0x194>
      epout[epnum].doepint = DOEPINT_EPDISD;
 80078ce:	7efb      	ldrb	r3, [r7, #27]
 80078d0:	015b      	lsls	r3, r3, #5
 80078d2:	697a      	ldr	r2, [r7, #20]
 80078d4:	4413      	add	r3, r2
 80078d6:	2202      	movs	r2, #2
 80078d8:	609a      	str	r2, [r3, #8]
      dwc2->dctl |= DCTL_CGONAK;
 80078da:	69fb      	ldr	r3, [r7, #28]
 80078dc:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80078e0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80078e4:	69fb      	ldr	r3, [r7, #28]
 80078e6:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
}
 80078ea:	bf00      	nop
 80078ec:	3724      	adds	r7, #36	; 0x24
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr
 80078f6:	bf00      	nop
 80078f8:	080088e4 	.word	0x080088e4
 80078fc:	40200000 	.word	0x40200000

08007900 <dcd_edpt_stall>:
  } else {
    _out_ep_closed = true;     // Set flag such that RX FIFO gets reduced in size once RX FIFO is empty
  }
}

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 8007900:	b580      	push	{r7, lr}
 8007902:	b082      	sub	sp, #8
 8007904:	af00      	add	r7, sp, #0
 8007906:	4603      	mov	r3, r0
 8007908:	460a      	mov	r2, r1
 800790a:	71fb      	strb	r3, [r7, #7]
 800790c:	4613      	mov	r3, r2
 800790e:	71bb      	strb	r3, [r7, #6]
  dcd_edpt_disable(rhport, ep_addr, true);
 8007910:	79b9      	ldrb	r1, [r7, #6]
 8007912:	79fb      	ldrb	r3, [r7, #7]
 8007914:	2201      	movs	r2, #1
 8007916:	4618      	mov	r0, r3
 8007918:	f7ff ff06 	bl	8007728 <dcd_edpt_disable>
}
 800791c:	bf00      	nop
 800791e:	3708      	adds	r7, #8
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}

08007924 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 8007924:	b480      	push	{r7}
 8007926:	b085      	sub	sp, #20
 8007928:	af00      	add	r7, sp, #0
 800792a:	4603      	mov	r3, r0
 800792c:	460a      	mov	r2, r1
 800792e:	71fb      	strb	r3, [r7, #7]
 8007930:	4613      	mov	r3, r2
 8007932:	71bb      	strb	r3, [r7, #6]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007934:	79fb      	ldrb	r3, [r7, #7]
 8007936:	4a2a      	ldr	r2, [pc, #168]	; (80079e0 <dcd_edpt_clear_stall+0xbc>)
 8007938:	011b      	lsls	r3, r3, #4
 800793a:	4413      	add	r3, r2
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	60fb      	str	r3, [r7, #12]
 8007940:	79bb      	ldrb	r3, [r7, #6]
 8007942:	723b      	strb	r3, [r7, #8]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8007944:	7a3b      	ldrb	r3, [r7, #8]
 8007946:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800794a:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800794c:	72fb      	strb	r3, [r7, #11]
 800794e:	79bb      	ldrb	r3, [r7, #6]
 8007950:	727b      	strb	r3, [r7, #9]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007952:	7a7b      	ldrb	r3, [r7, #9]
 8007954:	09db      	lsrs	r3, r3, #7
 8007956:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8007958:	72bb      	strb	r3, [r7, #10]

  // Clear stall and reset data toggle
  if (dir == TUSB_DIR_IN) {
 800795a:	7abb      	ldrb	r3, [r7, #10]
 800795c:	2b01      	cmp	r3, #1
 800795e:	d11c      	bne.n	800799a <dcd_edpt_clear_stall+0x76>
    dwc2->epin[epnum].diepctl &= ~DIEPCTL_STALL;
 8007960:	7afb      	ldrb	r3, [r7, #11]
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	3348      	adds	r3, #72	; 0x48
 8007966:	015b      	lsls	r3, r3, #5
 8007968:	4413      	add	r3, r2
 800796a:	681a      	ldr	r2, [r3, #0]
 800796c:	7afb      	ldrb	r3, [r7, #11]
 800796e:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8007972:	68f9      	ldr	r1, [r7, #12]
 8007974:	3348      	adds	r3, #72	; 0x48
 8007976:	015b      	lsls	r3, r3, #5
 8007978:	440b      	add	r3, r1
 800797a:	601a      	str	r2, [r3, #0]
    dwc2->epin[epnum].diepctl |= DIEPCTL_SD0PID_SEVNFRM;
 800797c:	7afb      	ldrb	r3, [r7, #11]
 800797e:	68fa      	ldr	r2, [r7, #12]
 8007980:	3348      	adds	r3, #72	; 0x48
 8007982:	015b      	lsls	r3, r3, #5
 8007984:	4413      	add	r3, r2
 8007986:	681a      	ldr	r2, [r3, #0]
 8007988:	7afb      	ldrb	r3, [r7, #11]
 800798a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800798e:	68f9      	ldr	r1, [r7, #12]
 8007990:	3348      	adds	r3, #72	; 0x48
 8007992:	015b      	lsls	r3, r3, #5
 8007994:	440b      	add	r3, r1
 8007996:	601a      	str	r2, [r3, #0]
  } else {
    dwc2->epout[epnum].doepctl &= ~DOEPCTL_STALL;
    dwc2->epout[epnum].doepctl |= DOEPCTL_SD0PID_SEVNFRM;
  }
}
 8007998:	e01b      	b.n	80079d2 <dcd_edpt_clear_stall+0xae>
    dwc2->epout[epnum].doepctl &= ~DOEPCTL_STALL;
 800799a:	7afb      	ldrb	r3, [r7, #11]
 800799c:	68fa      	ldr	r2, [r7, #12]
 800799e:	3358      	adds	r3, #88	; 0x58
 80079a0:	015b      	lsls	r3, r3, #5
 80079a2:	4413      	add	r3, r2
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	7afb      	ldrb	r3, [r7, #11]
 80079a8:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80079ac:	68f9      	ldr	r1, [r7, #12]
 80079ae:	3358      	adds	r3, #88	; 0x58
 80079b0:	015b      	lsls	r3, r3, #5
 80079b2:	440b      	add	r3, r1
 80079b4:	601a      	str	r2, [r3, #0]
    dwc2->epout[epnum].doepctl |= DOEPCTL_SD0PID_SEVNFRM;
 80079b6:	7afb      	ldrb	r3, [r7, #11]
 80079b8:	68fa      	ldr	r2, [r7, #12]
 80079ba:	3358      	adds	r3, #88	; 0x58
 80079bc:	015b      	lsls	r3, r3, #5
 80079be:	4413      	add	r3, r2
 80079c0:	681a      	ldr	r2, [r3, #0]
 80079c2:	7afb      	ldrb	r3, [r7, #11]
 80079c4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80079c8:	68f9      	ldr	r1, [r7, #12]
 80079ca:	3358      	adds	r3, #88	; 0x58
 80079cc:	015b      	lsls	r3, r3, #5
 80079ce:	440b      	add	r3, r1
 80079d0:	601a      	str	r2, [r3, #0]
}
 80079d2:	bf00      	nop
 80079d4:	3714      	adds	r7, #20
 80079d6:	46bd      	mov	sp, r7
 80079d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079dc:	4770      	bx	lr
 80079de:	bf00      	nop
 80079e0:	080088e4 	.word	0x080088e4

080079e4 <read_fifo_packet>:

/*------------------------------------------------------------------*/

// Read a single data packet from receive FIFO
static void read_fifo_packet(uint8_t rhport, uint8_t* dst, uint16_t len) {
 80079e4:	b480      	push	{r7}
 80079e6:	b08d      	sub	sp, #52	; 0x34
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	4603      	mov	r3, r0
 80079ec:	6039      	str	r1, [r7, #0]
 80079ee:	71fb      	strb	r3, [r7, #7]
 80079f0:	4613      	mov	r3, r2
 80079f2:	80bb      	strh	r3, [r7, #4]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80079f4:	79fb      	ldrb	r3, [r7, #7]
 80079f6:	4a27      	ldr	r2, [pc, #156]	; (8007a94 <read_fifo_packet+0xb0>)
 80079f8:	011b      	lsls	r3, r3, #4
 80079fa:	4413      	add	r3, r2
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	62bb      	str	r3, [r7, #40]	; 0x28
  volatile const uint32_t* rx_fifo = dwc2->fifo[0];
 8007a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007a06:	627b      	str	r3, [r7, #36]	; 0x24

  // Reading full available 32 bit words from fifo
  uint16_t full_words = len >> 2;
 8007a08:	88bb      	ldrh	r3, [r7, #4]
 8007a0a:	089b      	lsrs	r3, r3, #2
 8007a0c:	85fb      	strh	r3, [r7, #46]	; 0x2e
  while (full_words--) {
 8007a0e:	e00b      	b.n	8007a28 <read_fifo_packet+0x44>
    tu_unaligned_write32(dst, *rx_fifo);
 8007a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	683a      	ldr	r2, [r7, #0]
 8007a16:	61ba      	str	r2, [r7, #24]
 8007a18:	617b      	str	r3, [r7, #20]
  *((uint32_t *) mem) = value;
 8007a1a:	69bb      	ldr	r3, [r7, #24]
 8007a1c:	697a      	ldr	r2, [r7, #20]
 8007a1e:	601a      	str	r2, [r3, #0]
}
 8007a20:	bf00      	nop
    dst += 4;
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	3304      	adds	r3, #4
 8007a26:	603b      	str	r3, [r7, #0]
  while (full_words--) {
 8007a28:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007a2a:	1e5a      	subs	r2, r3, #1
 8007a2c:	85fa      	strh	r2, [r7, #46]	; 0x2e
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d1ee      	bne.n	8007a10 <read_fifo_packet+0x2c>
  }

  // Read the remaining 1-3 bytes from fifo
  uint8_t const bytes_rem = len & 0x03;
 8007a32:	88bb      	ldrh	r3, [r7, #4]
 8007a34:	b2db      	uxtb	r3, r3
 8007a36:	f003 0303 	and.w	r3, r3, #3
 8007a3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (bytes_rem != 0) {
 8007a3e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d020      	beq.n	8007a88 <read_fifo_packet+0xa4>
    uint32_t const tmp = *rx_fifo;
 8007a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	61fb      	str	r3, [r7, #28]
 8007a4c:	69fb      	ldr	r3, [r7, #28]
 8007a4e:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) dst[1] = tu_u32_byte1(tmp);
 8007a58:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d907      	bls.n	8007a70 <read_fifo_packet+0x8c>
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	3301      	adds	r3, #1
 8007a64:	69fa      	ldr	r2, [r7, #28]
 8007a66:	60fa      	str	r2, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 8007a68:	68fa      	ldr	r2, [r7, #12]
 8007a6a:	0a12      	lsrs	r2, r2, #8
 8007a6c:	b2d2      	uxtb	r2, r2
 8007a6e:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 2) dst[2] = tu_u32_byte2(tmp);
 8007a70:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007a74:	2b02      	cmp	r3, #2
 8007a76:	d907      	bls.n	8007a88 <read_fifo_packet+0xa4>
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	3302      	adds	r3, #2
 8007a7c:	69fa      	ldr	r2, [r7, #28]
 8007a7e:	60ba      	str	r2, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 8007a80:	68ba      	ldr	r2, [r7, #8]
 8007a82:	0c12      	lsrs	r2, r2, #16
 8007a84:	b2d2      	uxtb	r2, r2
 8007a86:	701a      	strb	r2, [r3, #0]
  }
}
 8007a88:	bf00      	nop
 8007a8a:	3734      	adds	r7, #52	; 0x34
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr
 8007a94:	080088e4 	.word	0x080088e4

08007a98 <write_fifo_packet>:

// Write a single data packet to EPIN FIFO
static void write_fifo_packet(uint8_t rhport, uint8_t fifo_num, uint8_t const* src, uint16_t len) {
 8007a98:	b480      	push	{r7}
 8007a9a:	b089      	sub	sp, #36	; 0x24
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	603a      	str	r2, [r7, #0]
 8007aa0:	461a      	mov	r2, r3
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	71fb      	strb	r3, [r7, #7]
 8007aa6:	460b      	mov	r3, r1
 8007aa8:	71bb      	strb	r3, [r7, #6]
 8007aaa:	4613      	mov	r3, r2
 8007aac:	80bb      	strh	r3, [r7, #4]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007aae:	79fb      	ldrb	r3, [r7, #7]
 8007ab0:	4a23      	ldr	r2, [pc, #140]	; (8007b40 <write_fifo_packet+0xa8>)
 8007ab2:	011b      	lsls	r3, r3, #4
 8007ab4:	4413      	add	r3, r2
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	617b      	str	r3, [r7, #20]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 8007aba:	79bb      	ldrb	r3, [r7, #6]
 8007abc:	3301      	adds	r3, #1
 8007abe:	031b      	lsls	r3, r3, #12
 8007ac0:	697a      	ldr	r2, [r7, #20]
 8007ac2:	4413      	add	r3, r2
 8007ac4:	613b      	str	r3, [r7, #16]

  // Pushing full available 32 bit words to fifo
  uint16_t full_words = len >> 2;
 8007ac6:	88bb      	ldrh	r3, [r7, #4]
 8007ac8:	089b      	lsrs	r3, r3, #2
 8007aca:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 8007acc:	e008      	b.n	8007ae0 <write_fifo_packet+0x48>
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	60bb      	str	r3, [r7, #8]
  return *((uint32_t const *) mem);
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	601a      	str	r2, [r3, #0]
    src += 4;
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	3304      	adds	r3, #4
 8007ade:	603b      	str	r3, [r7, #0]
  while (full_words--) {
 8007ae0:	8bfb      	ldrh	r3, [r7, #30]
 8007ae2:	1e5a      	subs	r2, r3, #1
 8007ae4:	83fa      	strh	r2, [r7, #30]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d1f1      	bne.n	8007ace <write_fifo_packet+0x36>
  }

  // Write the remaining 1-3 bytes into fifo
  uint8_t const bytes_rem = len & 0x03;
 8007aea:	88bb      	ldrh	r3, [r7, #4]
 8007aec:	b2db      	uxtb	r3, r3
 8007aee:	f003 0303 	and.w	r3, r3, #3
 8007af2:	73fb      	strb	r3, [r7, #15]
  if (bytes_rem) {
 8007af4:	7bfb      	ldrb	r3, [r7, #15]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d01b      	beq.n	8007b32 <write_fifo_packet+0x9a>
    uint32_t tmp_word = src[0];
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	781b      	ldrb	r3, [r3, #0]
 8007afe:	61bb      	str	r3, [r7, #24]
    if (bytes_rem > 1) tmp_word |= (src[1] << 8);
 8007b00:	7bfb      	ldrb	r3, [r7, #15]
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	d907      	bls.n	8007b16 <write_fifo_packet+0x7e>
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	3301      	adds	r3, #1
 8007b0a:	781b      	ldrb	r3, [r3, #0]
 8007b0c:	021b      	lsls	r3, r3, #8
 8007b0e:	461a      	mov	r2, r3
 8007b10:	69bb      	ldr	r3, [r7, #24]
 8007b12:	4313      	orrs	r3, r2
 8007b14:	61bb      	str	r3, [r7, #24]
    if (bytes_rem > 2) tmp_word |= (src[2] << 16);
 8007b16:	7bfb      	ldrb	r3, [r7, #15]
 8007b18:	2b02      	cmp	r3, #2
 8007b1a:	d907      	bls.n	8007b2c <write_fifo_packet+0x94>
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	3302      	adds	r3, #2
 8007b20:	781b      	ldrb	r3, [r3, #0]
 8007b22:	041b      	lsls	r3, r3, #16
 8007b24:	461a      	mov	r2, r3
 8007b26:	69bb      	ldr	r3, [r7, #24]
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	61bb      	str	r3, [r7, #24]

    *tx_fifo = tmp_word;
 8007b2c:	693b      	ldr	r3, [r7, #16]
 8007b2e:	69ba      	ldr	r2, [r7, #24]
 8007b30:	601a      	str	r2, [r3, #0]
  }
}
 8007b32:	bf00      	nop
 8007b34:	3724      	adds	r7, #36	; 0x24
 8007b36:	46bd      	mov	sp, r7
 8007b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3c:	4770      	bx	lr
 8007b3e:	bf00      	nop
 8007b40:	080088e4 	.word	0x080088e4

08007b44 <handle_rxflvl_irq>:

static void handle_rxflvl_irq(uint8_t rhport) {
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b08c      	sub	sp, #48	; 0x30
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007b4e:	79fb      	ldrb	r3, [r7, #7]
 8007b50:	4a5d      	ldr	r2, [pc, #372]	; (8007cc8 <handle_rxflvl_irq+0x184>)
 8007b52:	011b      	lsls	r3, r3, #4
 8007b54:	4413      	add	r3, r2
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	62bb      	str	r3, [r7, #40]	; 0x28
  volatile uint32_t const* rx_fifo = dwc2->fifo[0];
 8007b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b5c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007b60:	627b      	str	r3, [r7, #36]	; 0x24

  // Pop control word off FIFO
  uint32_t const ctl_word = dwc2->grxstsp;
 8007b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b64:	6a1b      	ldr	r3, [r3, #32]
 8007b66:	623b      	str	r3, [r7, #32]
  uint8_t const pktsts = (ctl_word & GRXSTSP_PKTSTS_Msk) >> GRXSTSP_PKTSTS_Pos;
 8007b68:	6a3b      	ldr	r3, [r7, #32]
 8007b6a:	0c5b      	lsrs	r3, r3, #17
 8007b6c:	b2db      	uxtb	r3, r3
 8007b6e:	f003 030f 	and.w	r3, r3, #15
 8007b72:	77fb      	strb	r3, [r7, #31]
  uint8_t const epnum = (ctl_word & GRXSTSP_EPNUM_Msk) >> GRXSTSP_EPNUM_Pos;
 8007b74:	6a3b      	ldr	r3, [r7, #32]
 8007b76:	b2db      	uxtb	r3, r3
 8007b78:	f003 030f 	and.w	r3, r3, #15
 8007b7c:	77bb      	strb	r3, [r7, #30]
  uint16_t const bcnt = (ctl_word & GRXSTSP_BCNT_Msk) >> GRXSTSP_BCNT_Pos;
 8007b7e:	6a3b      	ldr	r3, [r7, #32]
 8007b80:	091b      	lsrs	r3, r3, #4
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007b88:	83bb      	strh	r3, [r7, #28]

  dwc2_epout_t* epout = &dwc2->epout[epnum];
 8007b8a:	7fbb      	ldrb	r3, [r7, #30]
 8007b8c:	3358      	adds	r3, #88	; 0x58
 8007b8e:	015b      	lsls	r3, r3, #5
 8007b90:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007b92:	4413      	add	r3, r2
 8007b94:	61bb      	str	r3, [r7, #24]
//  TU_LOG_LOCATION();
//  TU_LOG(DWC2_DEBUG, "  EP %02X, Byte Count %u, %s\r\n", epnum, bcnt, pktsts_str[pktsts]);
//  TU_LOG(DWC2_DEBUG, "  daint = %08lX, doepint = %04X\r\n", (unsigned long) dwc2->daint, (unsigned int) epout->doepint);
//#endif

  switch (pktsts) {
 8007b96:	7ffb      	ldrb	r3, [r7, #31]
 8007b98:	3b01      	subs	r3, #1
 8007b9a:	2b05      	cmp	r3, #5
 8007b9c:	d87e      	bhi.n	8007c9c <handle_rxflvl_irq+0x158>
 8007b9e:	a201      	add	r2, pc, #4	; (adr r2, 8007ba4 <handle_rxflvl_irq+0x60>)
 8007ba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ba4:	08007cb1 	.word	0x08007cb1
 8007ba8:	08007bdd 	.word	0x08007bdd
 8007bac:	08007c57 	.word	0x08007c57
 8007bb0:	08007bcf 	.word	0x08007bcf
 8007bb4:	08007c9d 	.word	0x08007c9d
 8007bb8:	08007bbd 	.word	0x08007bbd
    case GRXSTS_PKTSTS_SETUPRX:
      // Setup packet received

      // We can receive up to three setup packets in succession, but
      // only the last one is valid.
      _setup_packet[0] = (*rx_fifo);
 8007bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a42      	ldr	r2, [pc, #264]	; (8007ccc <handle_rxflvl_irq+0x188>)
 8007bc2:	6013      	str	r3, [r2, #0]
      _setup_packet[1] = (*rx_fifo);
 8007bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4a40      	ldr	r2, [pc, #256]	; (8007ccc <handle_rxflvl_irq+0x188>)
 8007bca:	6053      	str	r3, [r2, #4]
      break;
 8007bcc:	e077      	b.n	8007cbe <handle_rxflvl_irq+0x17a>

    case GRXSTS_PKTSTS_SETUPDONE:
      // Setup packet done (Interrupt)
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 8007bce:	69bb      	ldr	r3, [r7, #24]
 8007bd0:	691b      	ldr	r3, [r3, #16]
 8007bd2:	f043 42c0 	orr.w	r2, r3, #1610612736	; 0x60000000
 8007bd6:	69bb      	ldr	r3, [r7, #24]
 8007bd8:	611a      	str	r2, [r3, #16]
      break;
 8007bda:	e070      	b.n	8007cbe <handle_rxflvl_irq+0x17a>

    case GRXSTS_PKTSTS_OUTRX: {
      // Out packet received
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 8007bdc:	7fbb      	ldrb	r3, [r7, #30]
 8007bde:	015b      	lsls	r3, r3, #5
 8007be0:	4a3b      	ldr	r2, [pc, #236]	; (8007cd0 <handle_rxflvl_irq+0x18c>)
 8007be2:	4413      	add	r3, r2
 8007be4:	613b      	str	r3, [r7, #16]

      // Read packet off RxFIFO
      if (xfer->ff) {
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	685b      	ldr	r3, [r3, #4]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d007      	beq.n	8007bfe <handle_rxflvl_irq+0xba>
        // Ring buffer
        tu_fifo_write_n_const_addr_full_words(xfer->ff, (const void*) (uintptr_t) rx_fifo, bcnt);
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	8bba      	ldrh	r2, [r7, #28]
 8007bf4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	f7fd f8a4 	bl	8004d44 <tu_fifo_write_n_const_addr_full_words>
 8007bfc:	e00c      	b.n	8007c18 <handle_rxflvl_irq+0xd4>
      } else {
        // Linear buffer
        read_fifo_packet(rhport, xfer->buffer, bcnt);
 8007bfe:	693b      	ldr	r3, [r7, #16]
 8007c00:	6819      	ldr	r1, [r3, #0]
 8007c02:	8bba      	ldrh	r2, [r7, #28]
 8007c04:	79fb      	ldrb	r3, [r7, #7]
 8007c06:	4618      	mov	r0, r3
 8007c08:	f7ff feec 	bl	80079e4 <read_fifo_packet>

        // Increment pointer to xfer data
        xfer->buffer += bcnt;
 8007c0c:	693b      	ldr	r3, [r7, #16]
 8007c0e:	681a      	ldr	r2, [r3, #0]
 8007c10:	8bbb      	ldrh	r3, [r7, #28]
 8007c12:	441a      	add	r2, r3
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	601a      	str	r2, [r3, #0]
      }

      // Truncate transfer length in case of short packet
      if (bcnt < xfer->max_size) {
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	895b      	ldrh	r3, [r3, #10]
 8007c1c:	8bba      	ldrh	r2, [r7, #28]
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	d248      	bcs.n	8007cb4 <handle_rxflvl_irq+0x170>
        xfer->total_len -= (epout->doeptsiz & DOEPTSIZ_XFRSIZ_Msk) >> DOEPTSIZ_XFRSIZ_Pos;
 8007c22:	69bb      	ldr	r3, [r7, #24]
 8007c24:	691b      	ldr	r3, [r3, #16]
 8007c26:	f3c3 0112 	ubfx	r1, r3, #0, #19
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	891a      	ldrh	r2, [r3, #8]
 8007c2e:	b28b      	uxth	r3, r1
 8007c30:	1ad3      	subs	r3, r2, r3
 8007c32:	b29a      	uxth	r2, r3
 8007c34:	693b      	ldr	r3, [r7, #16]
 8007c36:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 8007c38:	7fbb      	ldrb	r3, [r7, #30]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d13a      	bne.n	8007cb4 <handle_rxflvl_irq+0x170>
          xfer->total_len -= ep0_pending[TUSB_DIR_OUT];
 8007c3e:	693b      	ldr	r3, [r7, #16]
 8007c40:	891a      	ldrh	r2, [r3, #8]
 8007c42:	4b24      	ldr	r3, [pc, #144]	; (8007cd4 <handle_rxflvl_irq+0x190>)
 8007c44:	881b      	ldrh	r3, [r3, #0]
 8007c46:	1ad3      	subs	r3, r2, r3
 8007c48:	b29a      	uxth	r2, r3
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	811a      	strh	r2, [r3, #8]
          ep0_pending[TUSB_DIR_OUT] = 0;
 8007c4e:	4b21      	ldr	r3, [pc, #132]	; (8007cd4 <handle_rxflvl_irq+0x190>)
 8007c50:	2200      	movs	r2, #0
 8007c52:	801a      	strh	r2, [r3, #0]
        }
      }
    }
      break;
 8007c54:	e02e      	b.n	8007cb4 <handle_rxflvl_irq+0x170>
      // Occurred on STM32L47 with dwc2 version 3.10a but not found on other version like 2.80a or 3.30a
      // May (or not) be 3.10a specific feature/bug or depending on MCU configuration
      // XFRC complete is additionally generated when
      // - setup packet is received
      // - complete the data stage of control write is complete
      if ((epnum == 0) && (bcnt == 0) && (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a)) {
 8007c56:	7fbb      	ldrb	r3, [r7, #30]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d12d      	bne.n	8007cb8 <handle_rxflvl_irq+0x174>
 8007c5c:	8bbb      	ldrh	r3, [r7, #28]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d12a      	bne.n	8007cb8 <handle_rxflvl_irq+0x174>
 8007c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c66:	4a1c      	ldr	r2, [pc, #112]	; (8007cd8 <handle_rxflvl_irq+0x194>)
 8007c68:	4293      	cmp	r3, r2
 8007c6a:	d925      	bls.n	8007cb8 <handle_rxflvl_irq+0x174>
        uint32_t doepint = epout->doepint;
 8007c6c:	69bb      	ldr	r3, [r7, #24]
 8007c6e:	689b      	ldr	r3, [r3, #8]
 8007c70:	617b      	str	r3, [r7, #20]

        if (doepint & (DOEPINT_STPKTRX | DOEPINT_OTEPSPR)) {
 8007c72:	697a      	ldr	r2, [r7, #20]
 8007c74:	f248 0320 	movw	r3, #32800	; 0x8020
 8007c78:	4013      	ands	r3, r2
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d01c      	beq.n	8007cb8 <handle_rxflvl_irq+0x174>
          // skip this "no-data" transfer complete event
          // Note: STPKTRX will be clear later by setup received handler
          uint32_t clear_flags = DOEPINT_XFRC;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	62fb      	str	r3, [r7, #44]	; 0x2c

          if (doepint & DOEPINT_OTEPSPR) clear_flags |= DOEPINT_OTEPSPR;
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	f003 0320 	and.w	r3, r3, #32
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d003      	beq.n	8007c94 <handle_rxflvl_irq+0x150>
 8007c8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c8e:	f043 0320 	orr.w	r3, r3, #32
 8007c92:	62fb      	str	r3, [r7, #44]	; 0x2c

          epout->doepint = clear_flags;
 8007c94:	69bb      	ldr	r3, [r7, #24]
 8007c96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c98:	609a      	str	r2, [r3, #8]

          // TU_LOG(DWC2_DEBUG, "  FIX extra transfer complete on setup/data compete\r\n");
        }
      }
      break;
 8007c9a:	e00d      	b.n	8007cb8 <handle_rxflvl_irq+0x174>

    default:    // Invalid
      TU_BREAKPOINT();
 8007c9c:	4b0f      	ldr	r3, [pc, #60]	; (8007cdc <handle_rxflvl_irq+0x198>)
 8007c9e:	60fb      	str	r3, [r7, #12]
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f003 0301 	and.w	r3, r3, #1
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d007      	beq.n	8007cbc <handle_rxflvl_irq+0x178>
 8007cac:	be00      	bkpt	0x0000
      break;
 8007cae:	e005      	b.n	8007cbc <handle_rxflvl_irq+0x178>
      break;
 8007cb0:	bf00      	nop
 8007cb2:	e004      	b.n	8007cbe <handle_rxflvl_irq+0x17a>
      break;
 8007cb4:	bf00      	nop
 8007cb6:	e002      	b.n	8007cbe <handle_rxflvl_irq+0x17a>
      break;
 8007cb8:	bf00      	nop
 8007cba:	e000      	b.n	8007cbe <handle_rxflvl_irq+0x17a>
      break;
 8007cbc:	bf00      	nop
  }
}
 8007cbe:	bf00      	nop
 8007cc0:	3730      	adds	r7, #48	; 0x30
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}
 8007cc6:	bf00      	nop
 8007cc8:	080088e4 	.word	0x080088e4
 8007ccc:	200014f4 	.word	0x200014f4
 8007cd0:	200014fc 	.word	0x200014fc
 8007cd4:	2000157c 	.word	0x2000157c
 8007cd8:	4f543009 	.word	0x4f543009
 8007cdc:	e000edf0 	.word	0xe000edf0

08007ce0 <handle_epout_irq>:

static void handle_epout_irq(uint8_t rhport) {
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b096      	sub	sp, #88	; 0x58
 8007ce4:	af02      	add	r7, sp, #8
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007cea:	79fb      	ldrb	r3, [r7, #7]
 8007cec:	4a60      	ldr	r2, [pc, #384]	; (8007e70 <handle_epout_irq+0x190>)
 8007cee:	011b      	lsls	r3, r3, #4
 8007cf0:	4413      	add	r3, r2
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	647b      	str	r3, [r7, #68]	; 0x44
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 8007cf6:	79fb      	ldrb	r3, [r7, #7]
 8007cf8:	4a5d      	ldr	r2, [pc, #372]	; (8007e70 <handle_epout_irq+0x190>)
 8007cfa:	011b      	lsls	r3, r3, #4
 8007cfc:	4413      	add	r3, r2
 8007cfe:	3308      	adds	r3, #8
 8007d00:	781b      	ldrb	r3, [r3, #0]
 8007d02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  // DAINT for a given EP clears when DOEPINTx is cleared.
  // OEPINT will be cleared when DAINT's out bits are cleared.
  for (uint8_t n = 0; n < ep_count; n++) {
 8007d06:	2300      	movs	r3, #0
 8007d08:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8007d0c:	e0a4      	b.n	8007e58 <handle_epout_irq+0x178>
    if (dwc2->daint & TU_BIT(DAINT_OEPINT_Pos + n)) {
 8007d0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d10:	f8d3 2818 	ldr.w	r2, [r3, #2072]	; 0x818
 8007d14:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007d18:	3310      	adds	r3, #16
 8007d1a:	fa22 f303 	lsr.w	r3, r2, r3
 8007d1e:	f003 0301 	and.w	r3, r3, #1
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	f000 8093 	beq.w	8007e4e <handle_epout_irq+0x16e>
      dwc2_epout_t* epout = &dwc2->epout[n];
 8007d28:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007d2c:	3358      	adds	r3, #88	; 0x58
 8007d2e:	015b      	lsls	r3, r3, #5
 8007d30:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007d32:	4413      	add	r3, r2
 8007d34:	63fb      	str	r3, [r7, #60]	; 0x3c

      uint32_t const doepint = epout->doepint;
 8007d36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	63bb      	str	r3, [r7, #56]	; 0x38

      // SETUP packet Setup Phase done.
      if (doepint & DOEPINT_STUP) {
 8007d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d3e:	f003 0308 	and.w	r3, r3, #8
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d034      	beq.n	8007db0 <handle_epout_irq+0xd0>
        uint32_t clear_flag = DOEPINT_STUP;
 8007d46:	2308      	movs	r3, #8
 8007d48:	64bb      	str	r3, [r7, #72]	; 0x48

        // STPKTRX is only available for version from 3_00a
        if ((doepint & DOEPINT_STPKTRX) && (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a)) {
 8007d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d008      	beq.n	8007d66 <handle_epout_irq+0x86>
 8007d54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d58:	4a46      	ldr	r2, [pc, #280]	; (8007e74 <handle_epout_irq+0x194>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d903      	bls.n	8007d66 <handle_epout_irq+0x86>
          clear_flag |= DOEPINT_STPKTRX;
 8007d5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007d60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d64:	64bb      	str	r3, [r7, #72]	; 0x48
        }

        epout->doepint = clear_flag;
 8007d66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d6a:	609a      	str	r2, [r3, #8]
 8007d6c:	79fb      	ldrb	r3, [r7, #7]
 8007d6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8007d72:	4b41      	ldr	r3, [pc, #260]	; (8007e78 <handle_epout_irq+0x198>)
 8007d74:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007d76:	2301      	movs	r3, #1
 8007d78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  dcd_event_handler(&event, in_isr);
}

// helper to send setup received
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_setup_received(uint8_t rhport, uint8_t const * setup, bool in_isr) {
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 8007d7c:	f107 0314 	add.w	r3, r7, #20
 8007d80:	2200      	movs	r2, #0
 8007d82:	601a      	str	r2, [r3, #0]
 8007d84:	605a      	str	r2, [r3, #4]
 8007d86:	609a      	str	r2, [r3, #8]
 8007d88:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007d8c:	753b      	strb	r3, [r7, #20]
 8007d8e:	2306      	movs	r3, #6
 8007d90:	757b      	strb	r3, [r7, #21]
  memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 8007d92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d94:	f107 0318 	add.w	r3, r7, #24
 8007d98:	6810      	ldr	r0, [r2, #0]
 8007d9a:	6851      	ldr	r1, [r2, #4]
 8007d9c:	c303      	stmia	r3!, {r0, r1}

  dcd_event_handler(&event, in_isr);
 8007d9e:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8007da2:	f107 0314 	add.w	r3, r7, #20
 8007da6:	4611      	mov	r1, r2
 8007da8:	4618      	mov	r0, r3
 8007daa:	f7fd fff9 	bl	8005da0 <dcd_event_handler>
}
 8007dae:	bf00      	nop
        dcd_event_setup_received(rhport, (uint8_t*) _setup_packet, true);
      }

      // OUT XFER complete
      if (epout->doepint & DOEPINT_XFRC) {
 8007db0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007db2:	689b      	ldr	r3, [r3, #8]
 8007db4:	f003 0301 	and.w	r3, r3, #1
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d048      	beq.n	8007e4e <handle_epout_irq+0x16e>
        epout->doepint = DOEPINT_XFRC;
 8007dbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007dbe:	2201      	movs	r2, #1
 8007dc0:	609a      	str	r2, [r3, #8]

        xfer_ctl_t* xfer = XFER_CTL_BASE(n, TUSB_DIR_OUT);
 8007dc2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007dc6:	015b      	lsls	r3, r3, #5
 8007dc8:	4a2c      	ldr	r2, [pc, #176]	; (8007e7c <handle_epout_irq+0x19c>)
 8007dca:	4413      	add	r3, r2
 8007dcc:	637b      	str	r3, [r7, #52]	; 0x34

        // EP0 can only handle one packet
        if ((n == 0) && ep0_pending[TUSB_DIR_OUT]) {
 8007dce:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d10e      	bne.n	8007df4 <handle_epout_irq+0x114>
 8007dd6:	4b2a      	ldr	r3, [pc, #168]	; (8007e80 <handle_epout_irq+0x1a0>)
 8007dd8:	881b      	ldrh	r3, [r3, #0]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d00a      	beq.n	8007df4 <handle_epout_irq+0x114>
          // Schedule another packet to be received.
          edpt_schedule_packets(rhport, n, TUSB_DIR_OUT, 1, ep0_pending[TUSB_DIR_OUT]);
 8007dde:	4b28      	ldr	r3, [pc, #160]	; (8007e80 <handle_epout_irq+0x1a0>)
 8007de0:	881b      	ldrh	r3, [r3, #0]
 8007de2:	f897 104f 	ldrb.w	r1, [r7, #79]	; 0x4f
 8007de6:	79f8      	ldrb	r0, [r7, #7]
 8007de8:	9300      	str	r3, [sp, #0]
 8007dea:	2301      	movs	r3, #1
 8007dec:	2200      	movs	r2, #0
 8007dee:	f7fe ff55 	bl	8006c9c <edpt_schedule_packets>
 8007df2:	e02c      	b.n	8007e4e <handle_epout_irq+0x16e>
        } else {
          dcd_event_xfer_complete(rhport, n, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8007df4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007df6:	891b      	ldrh	r3, [r3, #8]
 8007df8:	461a      	mov	r2, r3
 8007dfa:	79fb      	ldrb	r3, [r7, #7]
 8007dfc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007e00:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007e04:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8007e08:	627a      	str	r2, [r7, #36]	; 0x24
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007e10:	2301      	movs	r3, #1
 8007e12:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8007e16:	f107 0308 	add.w	r3, r7, #8
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	601a      	str	r2, [r3, #0]
 8007e1e:	605a      	str	r2, [r3, #4]
 8007e20:	609a      	str	r2, [r3, #8]
 8007e22:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8007e26:	723b      	strb	r3, [r7, #8]
 8007e28:	2307      	movs	r3, #7
 8007e2a:	727b      	strb	r3, [r7, #9]

  event.xfer_complete.ep_addr = ep_addr;
 8007e2c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8007e30:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 8007e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e34:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 8007e36:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007e3a:	737b      	strb	r3, [r7, #13]

  dcd_event_handler(&event, in_isr);
 8007e3c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8007e40:	f107 0308 	add.w	r3, r7, #8
 8007e44:	4611      	mov	r1, r2
 8007e46:	4618      	mov	r0, r3
 8007e48:	f7fd ffaa 	bl	8005da0 <dcd_event_handler>
}
 8007e4c:	bf00      	nop
  for (uint8_t n = 0; n < ep_count; n++) {
 8007e4e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8007e52:	3301      	adds	r3, #1
 8007e54:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8007e58:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8007e5c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007e60:	429a      	cmp	r2, r3
 8007e62:	f4ff af54 	bcc.w	8007d0e <handle_epout_irq+0x2e>
        }
      }
    }
  }
}
 8007e66:	bf00      	nop
 8007e68:	bf00      	nop
 8007e6a:	3750      	adds	r7, #80	; 0x50
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}
 8007e70:	080088e4 	.word	0x080088e4
 8007e74:	4f543009 	.word	0x4f543009
 8007e78:	200014f4 	.word	0x200014f4
 8007e7c:	200014fc 	.word	0x200014fc
 8007e80:	2000157c 	.word	0x2000157c

08007e84 <handle_epin_irq>:

static void handle_epin_irq(uint8_t rhport) {
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b094      	sub	sp, #80	; 0x50
 8007e88:	af02      	add	r7, sp, #8
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007e8e:	79fb      	ldrb	r3, [r7, #7]
 8007e90:	4a88      	ldr	r2, [pc, #544]	; (80080b4 <handle_epin_irq+0x230>)
 8007e92:	011b      	lsls	r3, r3, #4
 8007e94:	4413      	add	r3, r2
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	643b      	str	r3, [r7, #64]	; 0x40
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 8007e9a:	79fb      	ldrb	r3, [r7, #7]
 8007e9c:	4a85      	ldr	r2, [pc, #532]	; (80080b4 <handle_epin_irq+0x230>)
 8007e9e:	011b      	lsls	r3, r3, #4
 8007ea0:	4413      	add	r3, r2
 8007ea2:	3308      	adds	r3, #8
 8007ea4:	781b      	ldrb	r3, [r3, #0]
 8007ea6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  dwc2_epin_t* epin = dwc2->epin;
 8007eaa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007eac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007eb0:	63bb      	str	r3, [r7, #56]	; 0x38

  // DAINT for a given EP clears when DIEPINTx is cleared.
  // IEPINT will be cleared when DAINT's out bits are cleared.
  for (uint8_t n = 0; n < ep_count; n++) {
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8007eb8:	e0f0      	b.n	800809c <handle_epin_irq+0x218>
    if (dwc2->daint & TU_BIT(DAINT_IEPINT_Pos + n)) {
 8007eba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ebc:	f8d3 2818 	ldr.w	r2, [r3, #2072]	; 0x818
 8007ec0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007ec4:	fa22 f303 	lsr.w	r3, r2, r3
 8007ec8:	f003 0301 	and.w	r3, r3, #1
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	f000 80e0 	beq.w	8008092 <handle_epin_irq+0x20e>
      // IN XFER complete (entire xfer).
      xfer_ctl_t* xfer = XFER_CTL_BASE(n, TUSB_DIR_IN);
 8007ed2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007ed6:	015b      	lsls	r3, r3, #5
 8007ed8:	3310      	adds	r3, #16
 8007eda:	4a77      	ldr	r2, [pc, #476]	; (80080b8 <handle_epin_irq+0x234>)
 8007edc:	4413      	add	r3, r2
 8007ede:	637b      	str	r3, [r7, #52]	; 0x34

      if (epin[n].diepint & DIEPINT_XFRC) {
 8007ee0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007ee4:	015b      	lsls	r3, r3, #5
 8007ee6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ee8:	4413      	add	r3, r2
 8007eea:	689b      	ldr	r3, [r3, #8]
 8007eec:	f003 0301 	and.w	r3, r3, #1
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d046      	beq.n	8007f82 <handle_epin_irq+0xfe>
        epin[n].diepint = DIEPINT_XFRC;
 8007ef4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007ef8:	015b      	lsls	r3, r3, #5
 8007efa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007efc:	4413      	add	r3, r2
 8007efe:	2201      	movs	r2, #1
 8007f00:	609a      	str	r2, [r3, #8]

        // EP0 can only handle one packet
        if ((n == 0) && ep0_pending[TUSB_DIR_IN]) {
 8007f02:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d10e      	bne.n	8007f28 <handle_epin_irq+0xa4>
 8007f0a:	4b6c      	ldr	r3, [pc, #432]	; (80080bc <handle_epin_irq+0x238>)
 8007f0c:	885b      	ldrh	r3, [r3, #2]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d00a      	beq.n	8007f28 <handle_epin_irq+0xa4>
          // Schedule another packet to be transmitted.
          edpt_schedule_packets(rhport, n, TUSB_DIR_IN, 1, ep0_pending[TUSB_DIR_IN]);
 8007f12:	4b6a      	ldr	r3, [pc, #424]	; (80080bc <handle_epin_irq+0x238>)
 8007f14:	885b      	ldrh	r3, [r3, #2]
 8007f16:	f897 1047 	ldrb.w	r1, [r7, #71]	; 0x47
 8007f1a:	79f8      	ldrb	r0, [r7, #7]
 8007f1c:	9300      	str	r3, [sp, #0]
 8007f1e:	2301      	movs	r3, #1
 8007f20:	2201      	movs	r2, #1
 8007f22:	f7fe febb 	bl	8006c9c <edpt_schedule_packets>
 8007f26:	e02c      	b.n	8007f82 <handle_epin_irq+0xfe>
        } else {
          dcd_event_xfer_complete(rhport, n | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8007f28:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007f2c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007f30:	b2d9      	uxtb	r1, r3
 8007f32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f34:	891b      	ldrh	r3, [r3, #8]
 8007f36:	461a      	mov	r2, r3
 8007f38:	79fb      	ldrb	r3, [r7, #7]
 8007f3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007f3e:	460b      	mov	r3, r1
 8007f40:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8007f44:	623a      	str	r2, [r7, #32]
 8007f46:	2300      	movs	r3, #0
 8007f48:	77fb      	strb	r3, [r7, #31]
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	77bb      	strb	r3, [r7, #30]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8007f4e:	f107 030c 	add.w	r3, r7, #12
 8007f52:	2200      	movs	r2, #0
 8007f54:	601a      	str	r2, [r3, #0]
 8007f56:	605a      	str	r2, [r3, #4]
 8007f58:	609a      	str	r2, [r3, #8]
 8007f5a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007f5e:	733b      	strb	r3, [r7, #12]
 8007f60:	2307      	movs	r3, #7
 8007f62:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 8007f64:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007f68:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 8007f6a:	6a3b      	ldr	r3, [r7, #32]
 8007f6c:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 8007f6e:	7ffb      	ldrb	r3, [r7, #31]
 8007f70:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 8007f72:	7fba      	ldrb	r2, [r7, #30]
 8007f74:	f107 030c 	add.w	r3, r7, #12
 8007f78:	4611      	mov	r1, r2
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f7fd ff10 	bl	8005da0 <dcd_event_handler>
}
 8007f80:	bf00      	nop
        }
      }

      // XFER FIFO empty
      if ((epin[n].diepint & DIEPINT_TXFE) && (dwc2->diepempmsk & (1 << n))) {
 8007f82:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007f86:	015b      	lsls	r3, r3, #5
 8007f88:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f8a:	4413      	add	r3, r2
 8007f8c:	689b      	ldr	r3, [r3, #8]
 8007f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d07d      	beq.n	8008092 <handle_epin_irq+0x20e>
 8007f96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f98:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
 8007f9c:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8007fa0:	2101      	movs	r1, #1
 8007fa2:	fa01 f202 	lsl.w	r2, r1, r2
 8007fa6:	4013      	ands	r3, r2
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d072      	beq.n	8008092 <handle_epin_irq+0x20e>
        // diepint's TXFE bit is read-only, software cannot clear it.
        // It will only be cleared by hardware when written bytes is more than
        // - 64 bytes or
        // - Half of TX FIFO size (configured by DIEPTXF)

        uint16_t remaining_packets = (epin[n].dieptsiz & DIEPTSIZ_PKTCNT_Msk) >> DIEPTSIZ_PKTCNT_Pos;
 8007fac:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007fb0:	015b      	lsls	r3, r3, #5
 8007fb2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007fb4:	4413      	add	r3, r2
 8007fb6:	691b      	ldr	r3, [r3, #16]
 8007fb8:	0cdb      	lsrs	r3, r3, #19
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007fc0:	867b      	strh	r3, [r7, #50]	; 0x32

        // Process every single packet (only whole packets can be written to fifo)
        for (uint16_t i = 0; i < remaining_packets; i++) {
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8007fc8:	e045      	b.n	8008056 <handle_epin_irq+0x1d2>
          uint16_t const remaining_bytes = (epin[n].dieptsiz & DIEPTSIZ_XFRSIZ_Msk) >> DIEPTSIZ_XFRSIZ_Pos;
 8007fca:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007fce:	015b      	lsls	r3, r3, #5
 8007fd0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007fd2:	4413      	add	r3, r2
 8007fd4:	691b      	ldr	r3, [r3, #16]
 8007fd6:	863b      	strh	r3, [r7, #48]	; 0x30

          // Packet can not be larger than ep max size
          uint16_t const packet_size = tu_min16(remaining_bytes, xfer->max_size);
 8007fd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fda:	895a      	ldrh	r2, [r3, #10]
 8007fdc:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8007fde:	83bb      	strh	r3, [r7, #28]
 8007fe0:	4613      	mov	r3, r2
 8007fe2:	837b      	strh	r3, [r7, #26]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8007fe4:	8bba      	ldrh	r2, [r7, #28]
 8007fe6:	8b7b      	ldrh	r3, [r7, #26]
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	bf28      	it	cs
 8007fec:	4613      	movcs	r3, r2
 8007fee:	b29b      	uxth	r3, r3
 8007ff0:	85fb      	strh	r3, [r7, #46]	; 0x2e

          // It's only possible to write full packets into FIFO. Therefore DTXFSTS register of current
          // EP has to be checked if the buffer can take another WHOLE packet
          if (packet_size > ((epin[n].dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) break;
 8007ff2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007ff4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007ff8:	015b      	lsls	r3, r3, #5
 8007ffa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007ffc:	440b      	add	r3, r1
 8007ffe:	699b      	ldr	r3, [r3, #24]
 8008000:	0099      	lsls	r1, r3, #2
 8008002:	4b2f      	ldr	r3, [pc, #188]	; (80080c0 <handle_epin_irq+0x23c>)
 8008004:	400b      	ands	r3, r1
 8008006:	429a      	cmp	r2, r3
 8008008:	d82b      	bhi.n	8008062 <handle_epin_irq+0x1de>

          // Push packet to Tx-FIFO
          if (xfer->ff) {
 800800a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d00e      	beq.n	8008030 <handle_epin_irq+0x1ac>
            volatile uint32_t* tx_fifo = dwc2->fifo[n];
 8008012:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008016:	3301      	adds	r3, #1
 8008018:	031b      	lsls	r3, r3, #12
 800801a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800801c:	4413      	add	r3, r2
 800801e:	62bb      	str	r3, [r7, #40]	; 0x28
            tu_fifo_read_n_const_addr_full_words(xfer->ff, (void*) (uintptr_t) tx_fifo, packet_size);
 8008020:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008022:	685b      	ldr	r3, [r3, #4]
 8008024:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008026:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008028:	4618      	mov	r0, r3
 800802a:	f7fc fe36 	bl	8004c9a <tu_fifo_read_n_const_addr_full_words>
 800802e:	e00d      	b.n	800804c <handle_epin_irq+0x1c8>
          } else {
            write_fifo_packet(rhport, n, xfer->buffer, packet_size);
 8008030:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008032:	681a      	ldr	r2, [r3, #0]
 8008034:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008036:	f897 1047 	ldrb.w	r1, [r7, #71]	; 0x47
 800803a:	79f8      	ldrb	r0, [r7, #7]
 800803c:	f7ff fd2c 	bl	8007a98 <write_fifo_packet>

            // Increment pointer to xfer data
            xfer->buffer += packet_size;
 8008040:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008042:	681a      	ldr	r2, [r3, #0]
 8008044:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008046:	441a      	add	r2, r3
 8008048:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800804a:	601a      	str	r2, [r3, #0]
        for (uint16_t i = 0; i < remaining_packets; i++) {
 800804c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8008050:	3301      	adds	r3, #1
 8008052:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8008056:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800805a:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800805c:	429a      	cmp	r2, r3
 800805e:	d3b4      	bcc.n	8007fca <handle_epin_irq+0x146>
 8008060:	e000      	b.n	8008064 <handle_epin_irq+0x1e0>
          if (packet_size > ((epin[n].dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) break;
 8008062:	bf00      	nop
          }
        }

        // Turn off TXFE if all bytes are written.
        if (((epin[n].dieptsiz & DIEPTSIZ_XFRSIZ_Msk) >> DIEPTSIZ_XFRSIZ_Pos) == 0) {
 8008064:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008068:	015b      	lsls	r3, r3, #5
 800806a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800806c:	4413      	add	r3, r2
 800806e:	691b      	ldr	r3, [r3, #16]
 8008070:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008074:	2b00      	cmp	r3, #0
 8008076:	d10c      	bne.n	8008092 <handle_epin_irq+0x20e>
          dwc2->diepempmsk &= ~(1 << n);
 8008078:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800807a:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
 800807e:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8008082:	2101      	movs	r1, #1
 8008084:	fa01 f202 	lsl.w	r2, r1, r2
 8008088:	43d2      	mvns	r2, r2
 800808a:	401a      	ands	r2, r3
 800808c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800808e:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
  for (uint8_t n = 0; n < ep_count; n++) {
 8008092:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008096:	3301      	adds	r3, #1
 8008098:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800809c:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80080a0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80080a4:	429a      	cmp	r2, r3
 80080a6:	f4ff af08 	bcc.w	8007eba <handle_epin_irq+0x36>
        }
      }
    }
  }
}
 80080aa:	bf00      	nop
 80080ac:	bf00      	nop
 80080ae:	3748      	adds	r7, #72	; 0x48
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}
 80080b4:	080088e4 	.word	0x080088e4
 80080b8:	200014fc 	.word	0x200014fc
 80080bc:	2000157c 	.word	0x2000157c
 80080c0:	0003fffc 	.word	0x0003fffc

080080c4 <dcd_int_handler>:

void dcd_int_handler(uint8_t rhport) {
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b0a0      	sub	sp, #128	; 0x80
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	4603      	mov	r3, r0
 80080cc:	71fb      	strb	r3, [r7, #7]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80080ce:	79fb      	ldrb	r3, [r7, #7]
 80080d0:	4ab7      	ldr	r2, [pc, #732]	; (80083b0 <dcd_int_handler+0x2ec>)
 80080d2:	011b      	lsls	r3, r3, #4
 80080d4:	4413      	add	r3, r2
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	67bb      	str	r3, [r7, #120]	; 0x78

  uint32_t const int_mask = dwc2->gintmsk;
 80080da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80080dc:	699b      	ldr	r3, [r3, #24]
 80080de:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t const int_status = dwc2->gintsts & int_mask;
 80080e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80080e2:	695b      	ldr	r3, [r3, #20]
 80080e4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80080e6:	4013      	ands	r3, r2
 80080e8:	673b      	str	r3, [r7, #112]	; 0x70

  if (int_status & GINTSTS_USBRST) {
 80080ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80080ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d007      	beq.n	8008104 <dcd_int_handler+0x40>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 80080f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80080f6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80080fa:	615a      	str	r2, [r3, #20]
    bus_reset(rhport);
 80080fc:	79fb      	ldrb	r3, [r7, #7]
 80080fe:	4618      	mov	r0, r3
 8008100:	f7fe fd42 	bl	8006b88 <bus_reset>
  }

  if (int_status & GINTSTS_ENUMDNE) {
 8008104:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008106:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800810a:	2b00      	cmp	r3, #0
 800810c:	d03e      	beq.n	800818c <dcd_int_handler+0xc8>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 800810e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008110:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008114:	615a      	str	r2, [r3, #20]

    tusb_speed_t speed;
    switch ((dwc2->dsts & DSTS_ENUMSPD_Msk) >> DSTS_ENUMSPD_Pos) {
 8008116:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008118:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 800811c:	085b      	lsrs	r3, r3, #1
 800811e:	f003 0303 	and.w	r3, r3, #3
 8008122:	2b00      	cmp	r3, #0
 8008124:	d002      	beq.n	800812c <dcd_int_handler+0x68>
 8008126:	2b02      	cmp	r3, #2
 8008128:	d004      	beq.n	8008134 <dcd_int_handler+0x70>
 800812a:	e007      	b.n	800813c <dcd_int_handler+0x78>
      case DSTS_ENUMSPD_HS:
        speed = TUSB_SPEED_HIGH;
 800812c:	2302      	movs	r3, #2
 800812e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
        break;
 8008132:	e007      	b.n	8008144 <dcd_int_handler+0x80>

      case DSTS_ENUMSPD_LS:
        speed = TUSB_SPEED_LOW;
 8008134:	2301      	movs	r3, #1
 8008136:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
        break;
 800813a:	e003      	b.n	8008144 <dcd_int_handler+0x80>

      case DSTS_ENUMSPD_FS_HSPHY:
      case DSTS_ENUMSPD_FS:
      default:
        speed = TUSB_SPEED_FULL;
 800813c:	2300      	movs	r3, #0
 800813e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
        break;
 8008142:	bf00      	nop
 8008144:	79fb      	ldrb	r3, [r7, #7]
 8008146:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800814a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800814e:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
 8008152:	2301      	movs	r3, #1
 8008154:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_BUS_RESET };
 8008158:	f107 0320 	add.w	r3, r7, #32
 800815c:	2200      	movs	r2, #0
 800815e:	601a      	str	r2, [r3, #0]
 8008160:	605a      	str	r2, [r3, #4]
 8008162:	609a      	str	r2, [r3, #8]
 8008164:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8008168:	f887 3020 	strb.w	r3, [r7, #32]
 800816c:	2301      	movs	r3, #1
 800816e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  event.bus_reset.speed = speed;
 8008172:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 8008176:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dcd_event_handler(&event, in_isr);
 800817a:	f897 2065 	ldrb.w	r2, [r7, #101]	; 0x65
 800817e:	f107 0320 	add.w	r3, r7, #32
 8008182:	4611      	mov	r1, r2
 8008184:	4618      	mov	r0, r3
 8008186:	f7fd fe0b 	bl	8005da0 <dcd_event_handler>
}
 800818a:	bf00      	nop
    // TODO must update GUSBCFG_TRDT according to link speed

    dcd_event_bus_reset(rhport, speed, true);
  }

  if (int_status & GINTSTS_USBSUSP) {
 800818c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800818e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008192:	2b00      	cmp	r3, #0
 8008194:	d023      	beq.n	80081de <dcd_int_handler+0x11a>
    dwc2->gintsts = GINTSTS_USBSUSP;
 8008196:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008198:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800819c:	615a      	str	r2, [r3, #20]
 800819e:	79fb      	ldrb	r3, [r7, #7]
 80081a0:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
 80081a4:	2304      	movs	r3, #4
 80081a6:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
 80081aa:	2301      	movs	r3, #1
 80081ac:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 80081b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80081b4:	2200      	movs	r2, #0
 80081b6:	601a      	str	r2, [r3, #0]
 80081b8:	605a      	str	r2, [r3, #4]
 80081ba:	609a      	str	r2, [r3, #8]
 80081bc:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 80081c0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80081c4:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80081c8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dcd_event_handler(&event, in_isr);
 80081cc:	f897 2062 	ldrb.w	r2, [r7, #98]	; 0x62
 80081d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80081d4:	4611      	mov	r1, r2
 80081d6:	4618      	mov	r0, r3
 80081d8:	f7fd fde2 	bl	8005da0 <dcd_event_handler>
}
 80081dc:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (int_status & GINTSTS_WKUINT) {
 80081de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	da23      	bge.n	800822c <dcd_int_handler+0x168>
    dwc2->gintsts = GINTSTS_WKUINT;
 80081e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80081e6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80081ea:	615a      	str	r2, [r3, #20]
 80081ec:	79fb      	ldrb	r3, [r7, #7]
 80081ee:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
 80081f2:	2305      	movs	r3, #5
 80081f4:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
 80081f8:	2301      	movs	r3, #1
 80081fa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 80081fe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008202:	2200      	movs	r2, #0
 8008204:	601a      	str	r2, [r3, #0]
 8008206:	605a      	str	r2, [r3, #4]
 8008208:	609a      	str	r2, [r3, #8]
 800820a:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 800820e:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8008212:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8008216:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  dcd_event_handler(&event, in_isr);
 800821a:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 800821e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8008222:	4611      	mov	r1, r2
 8008224:	4618      	mov	r0, r3
 8008226:	f7fd fdbb 	bl	8005da0 <dcd_event_handler>
}
 800822a:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (int_status & GINTSTS_OTGINT) {
 800822c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800822e:	f003 0304 	and.w	r3, r3, #4
 8008232:	2b00      	cmp	r3, #0
 8008234:	d028      	beq.n	8008288 <dcd_int_handler+0x1c4>
    // OTG INT bit is read-only
    uint32_t const otg_int = dwc2->gotgint;
 8008236:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	66fb      	str	r3, [r7, #108]	; 0x6c

    if (otg_int & GOTGINT_SEDET) {
 800823c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800823e:	f003 0304 	and.w	r3, r3, #4
 8008242:	2b00      	cmp	r3, #0
 8008244:	d01d      	beq.n	8008282 <dcd_int_handler+0x1be>
 8008246:	79fb      	ldrb	r3, [r7, #7]
 8008248:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 800824c:	2302      	movs	r3, #2
 800824e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
 8008252:	2301      	movs	r3, #1
 8008254:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 8008258:	f107 0314 	add.w	r3, r7, #20
 800825c:	2200      	movs	r2, #0
 800825e:	601a      	str	r2, [r3, #0]
 8008260:	605a      	str	r2, [r3, #4]
 8008262:	609a      	str	r2, [r3, #8]
 8008264:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8008268:	753b      	strb	r3, [r7, #20]
 800826a:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 800826e:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 8008270:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 8008274:	f107 0314 	add.w	r3, r7, #20
 8008278:	4611      	mov	r1, r2
 800827a:	4618      	mov	r0, r3
 800827c:	f7fd fd90 	bl	8005da0 <dcd_event_handler>
}
 8008280:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 8008282:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008284:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008286:	605a      	str	r2, [r3, #4]
  }

  if (int_status & GINTSTS_SOF) {
 8008288:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800828a:	f003 0308 	and.w	r3, r3, #8
 800828e:	2b00      	cmp	r3, #0
 8008290:	d051      	beq.n	8008336 <dcd_int_handler+0x272>
    dwc2->gotgint = GINTSTS_SOF;
 8008292:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008294:	2208      	movs	r2, #8
 8008296:	605a      	str	r2, [r3, #4]

    if (_sof_en) {
 8008298:	4b46      	ldr	r3, [pc, #280]	; (80083b4 <dcd_int_handler+0x2f0>)
 800829a:	781b      	ldrb	r3, [r3, #0]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d024      	beq.n	80082ea <dcd_int_handler+0x226>
      uint32_t frame = (dwc2->dsts & (DSTS_FNSOF)) >> 8;
 80082a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80082a2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 80082a6:	0a1b      	lsrs	r3, r3, #8
 80082a8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80082ac:	66bb      	str	r3, [r7, #104]	; 0x68
 80082ae:	79fb      	ldrb	r3, [r7, #7]
 80082b0:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
 80082b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80082b6:	657b      	str	r3, [r7, #84]	; 0x54
 80082b8:	2301      	movs	r3, #1
 80082ba:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SOF };
 80082be:	f107 0308 	add.w	r3, r7, #8
 80082c2:	2200      	movs	r2, #0
 80082c4:	601a      	str	r2, [r3, #0]
 80082c6:	605a      	str	r2, [r3, #4]
 80082c8:	609a      	str	r2, [r3, #8]
 80082ca:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 80082ce:	723b      	strb	r3, [r7, #8]
 80082d0:	2303      	movs	r3, #3
 80082d2:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 80082d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80082d6:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 80082d8:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 80082dc:	f107 0308 	add.w	r3, r7, #8
 80082e0:	4611      	mov	r1, r2
 80082e2:	4618      	mov	r0, r3
 80082e4:	f7fd fd5c 	bl	8005da0 <dcd_event_handler>
}
 80082e8:	e005      	b.n	80082f6 <dcd_int_handler+0x232>
      dcd_event_sof(rhport, frame, true);
    } else {
      // Disable SOF interrupt if SOF was not explicitly enabled. SOF was used for remote wakeup detection
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 80082ea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80082ec:	699b      	ldr	r3, [r3, #24]
 80082ee:	f023 0208 	bic.w	r2, r3, #8
 80082f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80082f4:	619a      	str	r2, [r3, #24]
 80082f6:	79fb      	ldrb	r3, [r7, #7]
 80082f8:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
 80082fc:	2303      	movs	r3, #3
 80082fe:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
 8008302:	2301      	movs	r3, #1
 8008304:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 8008308:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800830c:	2200      	movs	r2, #0
 800830e:	601a      	str	r2, [r3, #0]
 8008310:	605a      	str	r2, [r3, #4]
 8008312:	609a      	str	r2, [r3, #8]
 8008314:	f897 3052 	ldrb.w	r3, [r7, #82]	; 0x52
 8008318:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 800831c:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
 8008320:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  dcd_event_handler(&event, in_isr);
 8008324:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8008328:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800832c:	4611      	mov	r1, r2
 800832e:	4618      	mov	r0, r3
 8008330:	f7fd fd36 	bl	8005da0 <dcd_event_handler>
}
 8008334:	bf00      	nop

    dcd_event_bus_signal(rhport, DCD_EVENT_SOF, true);
  }

  // RxFIFO non-empty interrupt handling.
  if (int_status & GINTSTS_RXFLVL) {
 8008336:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008338:	f003 0310 	and.w	r3, r3, #16
 800833c:	2b00      	cmp	r3, #0
 800833e:	d020      	beq.n	8008382 <dcd_int_handler+0x2be>
    // RXFLVL bit is read-only

    // Mask out RXFLVL while reading data from FIFO
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM;
 8008340:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008342:	699b      	ldr	r3, [r3, #24]
 8008344:	f023 0210 	bic.w	r2, r3, #16
 8008348:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800834a:	619a      	str	r2, [r3, #24]

    // Loop until all available packets were handled
    do {
      handle_rxflvl_irq(rhport);
 800834c:	79fb      	ldrb	r3, [r7, #7]
 800834e:	4618      	mov	r0, r3
 8008350:	f7ff fbf8 	bl	8007b44 <handle_rxflvl_irq>
    } while (dwc2->gotgint & GINTSTS_RXFLVL);
 8008354:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	f003 0310 	and.w	r3, r3, #16
 800835c:	2b00      	cmp	r3, #0
 800835e:	d1f5      	bne.n	800834c <dcd_int_handler+0x288>

    // Manage RX FIFO size
    if (_out_ep_closed) {
 8008360:	4b15      	ldr	r3, [pc, #84]	; (80083b8 <dcd_int_handler+0x2f4>)
 8008362:	781b      	ldrb	r3, [r3, #0]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d006      	beq.n	8008376 <dcd_int_handler+0x2b2>
      update_grxfsiz(rhport);
 8008368:	79fb      	ldrb	r3, [r7, #7]
 800836a:	4618      	mov	r0, r3
 800836c:	f7fe fbca 	bl	8006b04 <update_grxfsiz>

      // Disable flag
      _out_ep_closed = false;
 8008370:	4b11      	ldr	r3, [pc, #68]	; (80083b8 <dcd_int_handler+0x2f4>)
 8008372:	2200      	movs	r2, #0
 8008374:	701a      	strb	r2, [r3, #0]
    }

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 8008376:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008378:	699b      	ldr	r3, [r3, #24]
 800837a:	f043 0210 	orr.w	r2, r3, #16
 800837e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008380:	619a      	str	r2, [r3, #24]
  }

  // OUT endpoint interrupt handling.
  if (int_status & GINTSTS_OEPINT) {
 8008382:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008384:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008388:	2b00      	cmp	r3, #0
 800838a:	d003      	beq.n	8008394 <dcd_int_handler+0x2d0>
    // OEPINT is read-only, clear using DOEPINTn
    handle_epout_irq(rhport);
 800838c:	79fb      	ldrb	r3, [r7, #7]
 800838e:	4618      	mov	r0, r3
 8008390:	f7ff fca6 	bl	8007ce0 <handle_epout_irq>
  }

  // IN endpoint interrupt handling.
  if (int_status & GINTSTS_IEPINT) {
 8008394:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008396:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800839a:	2b00      	cmp	r3, #0
 800839c:	d003      	beq.n	80083a6 <dcd_int_handler+0x2e2>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_epin_irq(rhport);
 800839e:	79fb      	ldrb	r3, [r7, #7]
 80083a0:	4618      	mov	r0, r3
 80083a2:	f7ff fd6f 	bl	8007e84 <handle_epin_irq>
  //  // Check for Incomplete isochronous IN transfer
  //  if(int_status & GINTSTS_IISOIXFR) {
  //    printf("      IISOIXFR!\r\n");
  ////    TU_LOG(DWC2_DEBUG, "      IISOIXFR!\r\n");
  //  }
}
 80083a6:	bf00      	nop
 80083a8:	3780      	adds	r7, #128	; 0x80
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}
 80083ae:	bf00      	nop
 80083b0:	080088e4 	.word	0x080088e4
 80083b4:	20001583 	.word	0x20001583
 80083b8:	20001582 	.word	0x20001582

080083bc <tu_edpt_claim>:
//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex)
{
 80083bc:	b480      	push	{r7}
 80083be:	b085      	sub	sp, #20
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
 80083c4:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY((ep_state->busy == 0) && (ep_state->claimed == 0));
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80083ce:	b2db      	uxtb	r3, r3
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d106      	bne.n	80083e2 <tu_edpt_claim+0x26>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	781b      	ldrb	r3, [r3, #0]
 80083d8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d001      	beq.n	80083e6 <tu_edpt_claim+0x2a>
 80083e2:	2300      	movs	r3, #0
 80083e4:	e01e      	b.n	8008424 <tu_edpt_claim+0x68>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	781b      	ldrb	r3, [r3, #0]
 80083ea:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80083ee:	b2db      	uxtb	r3, r3
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d108      	bne.n	8008406 <tu_edpt_claim+0x4a>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	781b      	ldrb	r3, [r3, #0]
 80083f8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80083fc:	b2db      	uxtb	r3, r3
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d101      	bne.n	8008406 <tu_edpt_claim+0x4a>
 8008402:	2301      	movs	r3, #1
 8008404:	e000      	b.n	8008408 <tu_edpt_claim+0x4c>
 8008406:	2300      	movs	r3, #0
 8008408:	73fb      	strb	r3, [r7, #15]
 800840a:	7bfb      	ldrb	r3, [r7, #15]
 800840c:	f003 0301 	and.w	r3, r3, #1
 8008410:	73fb      	strb	r3, [r7, #15]
  if (available)
 8008412:	7bfb      	ldrb	r3, [r7, #15]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d004      	beq.n	8008422 <tu_edpt_claim+0x66>
  {
    ep_state->claimed = 1;
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	7813      	ldrb	r3, [r2, #0]
 800841c:	f043 0304 	orr.w	r3, r3, #4
 8008420:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);

  return available;
 8008422:	7bfb      	ldrb	r3, [r7, #15]
}
 8008424:	4618      	mov	r0, r3
 8008426:	3714      	adds	r7, #20
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr

08008430 <tu_edpt_validate>:

  return ret;
}

bool tu_edpt_validate(tusb_desc_endpoint_t const * desc_ep, tusb_speed_t speed)
{
 8008430:	b480      	push	{r7}
 8008432:	b08b      	sub	sp, #44	; 0x2c
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	460b      	mov	r3, r1
 800843a:	70fb      	strb	r3, [r7, #3]
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(num | (dir ? TUSB_DIR_IN_MASK : 0));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep)
{
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	889b      	ldrh	r3, [r3, #4]
 8008444:	b29b      	uxth	r3, r3
 8008446:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800844a:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 800844c:	84fb      	strh	r3, [r7, #38]	; 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	78db      	ldrb	r3, [r3, #3]
 8008452:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008456:	b2db      	uxtb	r3, r3
 8008458:	2b03      	cmp	r3, #3
 800845a:	d03e      	beq.n	80084da <tu_edpt_validate+0xaa>
 800845c:	2b03      	cmp	r3, #3
 800845e:	dc53      	bgt.n	8008508 <tu_edpt_validate+0xd8>
 8008460:	2b01      	cmp	r3, #1
 8008462:	d002      	beq.n	800846a <tu_edpt_validate+0x3a>
 8008464:	2b02      	cmp	r3, #2
 8008466:	d018      	beq.n	800849a <tu_edpt_validate+0x6a>
 8008468:	e04e      	b.n	8008508 <tu_edpt_validate+0xd8>
  {
    case TUSB_XFER_ISOCHRONOUS:
    {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 800846a:	78fb      	ldrb	r3, [r7, #3]
 800846c:	2b02      	cmp	r3, #2
 800846e:	d102      	bne.n	8008476 <tu_edpt_validate+0x46>
 8008470:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008474:	e001      	b.n	800847a <tu_edpt_validate+0x4a>
 8008476:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800847a:	82fb      	strh	r3, [r7, #22]
      TU_ASSERT(max_packet_size <= spec_size);
 800847c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800847e:	8afb      	ldrh	r3, [r7, #22]
 8008480:	429a      	cmp	r2, r3
 8008482:	d943      	bls.n	800850c <tu_edpt_validate+0xdc>
 8008484:	4b27      	ldr	r3, [pc, #156]	; (8008524 <tu_edpt_validate+0xf4>)
 8008486:	613b      	str	r3, [r7, #16]
 8008488:	693b      	ldr	r3, [r7, #16]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f003 0301 	and.w	r3, r3, #1
 8008490:	2b00      	cmp	r3, #0
 8008492:	d000      	beq.n	8008496 <tu_edpt_validate+0x66>
 8008494:	be00      	bkpt	0x0000
 8008496:	2300      	movs	r3, #0
 8008498:	e03e      	b.n	8008518 <tu_edpt_validate+0xe8>
    }
    break;

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH)
 800849a:	78fb      	ldrb	r3, [r7, #3]
 800849c:	2b02      	cmp	r3, #2
 800849e:	d10e      	bne.n	80084be <tu_edpt_validate+0x8e>
      {
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 80084a0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80084a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80084a6:	d033      	beq.n	8008510 <tu_edpt_validate+0xe0>
 80084a8:	4b1e      	ldr	r3, [pc, #120]	; (8008524 <tu_edpt_validate+0xf4>)
 80084aa:	61bb      	str	r3, [r7, #24]
 80084ac:	69bb      	ldr	r3, [r7, #24]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f003 0301 	and.w	r3, r3, #1
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d000      	beq.n	80084ba <tu_edpt_validate+0x8a>
 80084b8:	be00      	bkpt	0x0000
 80084ba:	2300      	movs	r3, #0
 80084bc:	e02c      	b.n	8008518 <tu_edpt_validate+0xe8>
      }else
      {
        // TODO Bulk fullspeed can only be 8, 16, 32, 64
        TU_ASSERT(max_packet_size <= 64);
 80084be:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80084c0:	2b40      	cmp	r3, #64	; 0x40
 80084c2:	d925      	bls.n	8008510 <tu_edpt_validate+0xe0>
 80084c4:	4b17      	ldr	r3, [pc, #92]	; (8008524 <tu_edpt_validate+0xf4>)
 80084c6:	61fb      	str	r3, [r7, #28]
 80084c8:	69fb      	ldr	r3, [r7, #28]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f003 0301 	and.w	r3, r3, #1
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d000      	beq.n	80084d6 <tu_edpt_validate+0xa6>
 80084d4:	be00      	bkpt	0x0000
 80084d6:	2300      	movs	r3, #0
 80084d8:	e01e      	b.n	8008518 <tu_edpt_validate+0xe8>
      }
    break;

    case TUSB_XFER_INTERRUPT:
    {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 80084da:	78fb      	ldrb	r3, [r7, #3]
 80084dc:	2b02      	cmp	r3, #2
 80084de:	d102      	bne.n	80084e6 <tu_edpt_validate+0xb6>
 80084e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084e4:	e000      	b.n	80084e8 <tu_edpt_validate+0xb8>
 80084e6:	2340      	movs	r3, #64	; 0x40
 80084e8:	84bb      	strh	r3, [r7, #36]	; 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 80084ea:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80084ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80084ee:	429a      	cmp	r2, r3
 80084f0:	d910      	bls.n	8008514 <tu_edpt_validate+0xe4>
 80084f2:	4b0c      	ldr	r3, [pc, #48]	; (8008524 <tu_edpt_validate+0xf4>)
 80084f4:	623b      	str	r3, [r7, #32]
 80084f6:	6a3b      	ldr	r3, [r7, #32]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f003 0301 	and.w	r3, r3, #1
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d000      	beq.n	8008504 <tu_edpt_validate+0xd4>
 8008502:	be00      	bkpt	0x0000
 8008504:	2300      	movs	r3, #0
 8008506:	e007      	b.n	8008518 <tu_edpt_validate+0xe8>
    }
    break;

    default: return false;
 8008508:	2300      	movs	r3, #0
 800850a:	e005      	b.n	8008518 <tu_edpt_validate+0xe8>
    break;
 800850c:	bf00      	nop
 800850e:	e002      	b.n	8008516 <tu_edpt_validate+0xe6>
    break;
 8008510:	bf00      	nop
 8008512:	e000      	b.n	8008516 <tu_edpt_validate+0xe6>
    break;
 8008514:	bf00      	nop
  }

  return true;
 8008516:	2301      	movs	r3, #1
}
 8008518:	4618      	mov	r0, r3
 800851a:	372c      	adds	r7, #44	; 0x2c
 800851c:	46bd      	mov	sp, r7
 800851e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008522:	4770      	bx	lr
 8008524:	e000edf0 	.word	0xe000edf0

08008528 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len, uint8_t driver_id)
{
 8008528:	b480      	push	{r7}
 800852a:	b08d      	sub	sp, #52	; 0x34
 800852c:	af00      	add	r7, sp, #0
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	60b9      	str	r1, [r7, #8]
 8008532:	4611      	mov	r1, r2
 8008534:	461a      	mov	r2, r3
 8008536:	460b      	mov	r3, r1
 8008538:	80fb      	strh	r3, [r7, #6]
 800853a:	4613      	mov	r3, r2
 800853c:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 8008542:	88fb      	ldrh	r3, [r7, #6]
 8008544:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008546:	4413      	add	r3, r2
 8008548:	62bb      	str	r3, [r7, #40]	; 0x28

  while( p_desc < desc_end )
 800854a:	e027      	b.n	800859c <tu_edpt_bind_driver+0x74>
 800854c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800854e:	623b      	str	r3, [r7, #32]
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc)
{
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8008550:	6a3b      	ldr	r3, [r7, #32]
 8008552:	3301      	adds	r3, #1
 8008554:	781b      	ldrb	r3, [r3, #0]
  {
    if ( TUSB_DESC_ENDPOINT == tu_desc_type(p_desc) )
 8008556:	2b05      	cmp	r3, #5
 8008558:	d116      	bne.n	8008588 <tu_edpt_bind_driver+0x60>
    {
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 800855a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800855c:	789b      	ldrb	r3, [r3, #2]
 800855e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008562:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008566:	77bb      	strb	r3, [r7, #30]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8008568:	7fbb      	ldrb	r3, [r7, #30]
 800856a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800856e:	b2db      	uxtb	r3, r3

      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 8008570:	005b      	lsls	r3, r3, #1
 8008572:	68fa      	ldr	r2, [r7, #12]
 8008574:	4413      	add	r3, r2
 8008576:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800857a:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800857c:	7ffa      	ldrb	r2, [r7, #31]
 800857e:	09d2      	lsrs	r2, r2, #7
 8008580:	b2d2      	uxtb	r2, r2
 8008582:	4611      	mov	r1, r2
 8008584:	797a      	ldrb	r2, [r7, #5]
 8008586:	545a      	strb	r2, [r3, r1]
 8008588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800858a:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800858c:	69bb      	ldr	r3, [r7, #24]
 800858e:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	781b      	ldrb	r3, [r3, #0]
 8008594:	461a      	mov	r2, r3
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 800859a:	62fb      	str	r3, [r7, #44]	; 0x2c
  while( p_desc < desc_end )
 800859c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800859e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085a0:	429a      	cmp	r2, r3
 80085a2:	d3d3      	bcc.n	800854c <tu_edpt_bind_driver+0x24>
  }
}
 80085a4:	bf00      	nop
 80085a6:	bf00      	nop
 80085a8:	3734      	adds	r7, #52	; 0x34
 80085aa:	46bd      	mov	sp, r7
 80085ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b0:	4770      	bx	lr

080085b2 <memset>:
 80085b2:	4402      	add	r2, r0
 80085b4:	4603      	mov	r3, r0
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d100      	bne.n	80085bc <memset+0xa>
 80085ba:	4770      	bx	lr
 80085bc:	f803 1b01 	strb.w	r1, [r3], #1
 80085c0:	e7f9      	b.n	80085b6 <memset+0x4>
	...

080085c4 <__libc_init_array>:
 80085c4:	b570      	push	{r4, r5, r6, lr}
 80085c6:	4d0d      	ldr	r5, [pc, #52]	; (80085fc <__libc_init_array+0x38>)
 80085c8:	4c0d      	ldr	r4, [pc, #52]	; (8008600 <__libc_init_array+0x3c>)
 80085ca:	1b64      	subs	r4, r4, r5
 80085cc:	10a4      	asrs	r4, r4, #2
 80085ce:	2600      	movs	r6, #0
 80085d0:	42a6      	cmp	r6, r4
 80085d2:	d109      	bne.n	80085e8 <__libc_init_array+0x24>
 80085d4:	4d0b      	ldr	r5, [pc, #44]	; (8008604 <__libc_init_array+0x40>)
 80085d6:	4c0c      	ldr	r4, [pc, #48]	; (8008608 <__libc_init_array+0x44>)
 80085d8:	f000 f826 	bl	8008628 <_init>
 80085dc:	1b64      	subs	r4, r4, r5
 80085de:	10a4      	asrs	r4, r4, #2
 80085e0:	2600      	movs	r6, #0
 80085e2:	42a6      	cmp	r6, r4
 80085e4:	d105      	bne.n	80085f2 <__libc_init_array+0x2e>
 80085e6:	bd70      	pop	{r4, r5, r6, pc}
 80085e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80085ec:	4798      	blx	r3
 80085ee:	3601      	adds	r6, #1
 80085f0:	e7ee      	b.n	80085d0 <__libc_init_array+0xc>
 80085f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80085f6:	4798      	blx	r3
 80085f8:	3601      	adds	r6, #1
 80085fa:	e7f2      	b.n	80085e2 <__libc_init_array+0x1e>
 80085fc:	080088fc 	.word	0x080088fc
 8008600:	080088fc 	.word	0x080088fc
 8008604:	080088fc 	.word	0x080088fc
 8008608:	08008900 	.word	0x08008900

0800860c <memcpy>:
 800860c:	440a      	add	r2, r1
 800860e:	4291      	cmp	r1, r2
 8008610:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008614:	d100      	bne.n	8008618 <memcpy+0xc>
 8008616:	4770      	bx	lr
 8008618:	b510      	push	{r4, lr}
 800861a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800861e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008622:	4291      	cmp	r1, r2
 8008624:	d1f9      	bne.n	800861a <memcpy+0xe>
 8008626:	bd10      	pop	{r4, pc}

08008628 <_init>:
 8008628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800862a:	bf00      	nop
 800862c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800862e:	bc08      	pop	{r3}
 8008630:	469e      	mov	lr, r3
 8008632:	4770      	bx	lr

08008634 <_fini>:
 8008634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008636:	bf00      	nop
 8008638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800863a:	bc08      	pop	{r3}
 800863c:	469e      	mov	lr, r3
 800863e:	4770      	bx	lr
