--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml xilin_one_port_ram_sync.twx xilin_one_port_ram_sync.ncd -o
xilin_one_port_ram_sync.twr xilin_one_port_ram_sync.pcf

Design file:              xilin_one_port_ram_sync.ncd
Physical constraint file: xilin_one_port_ram_sync.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
addr<0>     |    1.385(R)|    1.065(R)|clk_BUFGP         |   0.000|
addr<1>     |    1.135(R)|    0.755(R)|clk_BUFGP         |   0.000|
addr<2>     |    1.140(R)|    0.853(R)|clk_BUFGP         |   0.000|
addr<3>     |    1.076(R)|    0.599(R)|clk_BUFGP         |   0.000|
addr<4>     |    1.692(R)|    0.106(R)|clk_BUFGP         |   0.000|
addr<5>     |    1.832(R)|    0.492(R)|clk_BUFGP         |   0.000|
addr<6>     |    1.163(R)|    0.733(R)|clk_BUFGP         |   0.000|
addr<7>     |    1.505(R)|    0.459(R)|clk_BUFGP         |   0.000|
addr<8>     |    1.909(R)|    0.012(R)|clk_BUFGP         |   0.000|
addr<9>     |    1.960(R)|    0.114(R)|clk_BUFGP         |   0.000|
addr<10>    |    2.471(R)|   -0.109(R)|clk_BUFGP         |   0.000|
addr<11>    |    2.496(R)|   -0.128(R)|clk_BUFGP         |   0.000|
din<0>      |    1.002(R)|    0.531(R)|clk_BUFGP         |   0.000|
din<1>      |    0.256(R)|    1.127(R)|clk_BUFGP         |   0.000|
din<2>      |    1.085(R)|    0.464(R)|clk_BUFGP         |   0.000|
din<3>      |    0.736(R)|    0.743(R)|clk_BUFGP         |   0.000|
din<4>      |    1.101(R)|    0.450(R)|clk_BUFGP         |   0.000|
din<5>      |    1.145(R)|    0.414(R)|clk_BUFGP         |   0.000|
din<6>      |    0.854(R)|    0.647(R)|clk_BUFGP         |   0.000|
din<7>      |    0.203(R)|    1.168(R)|clk_BUFGP         |   0.000|
we          |    1.289(R)|    0.598(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dout<0>     |    9.766(R)|clk_BUFGP         |   0.000|
dout<1>     |   10.150(R)|clk_BUFGP         |   0.000|
dout<2>     |   10.567(R)|clk_BUFGP         |   0.000|
dout<3>     |   10.148(R)|clk_BUFGP         |   0.000|
dout<4>     |    9.488(R)|clk_BUFGP         |   0.000|
dout<5>     |    9.720(R)|clk_BUFGP         |   0.000|
dout<6>     |   10.074(R)|clk_BUFGP         |   0.000|
dout<7>     |    9.871(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Fri Jul 10 06:52:05 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 117 MB



