# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2022.06
# platform  : Linux 3.10.0-1160.114.2.el7.x86_64
# version   : 2022.06 FCS 64 bits
# build date: 2022.06.22 13:46:24 UTC
# ----------------------------------------
# started   : 2025-04-28 13:16:15 PKT
# hostname  : pc4.(none)
# pid       : 5935
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:45141' '-style' 'windows' '-data' 'AAAAonicY2RgYLCp////PwMYMFcBCQEGHwZfhiAGVyDpzxAGpBkYvBhMGYwYLBgMGBwYkhkSGVIYUhnygKxUhmIgLmIoA5NWRKkCA8YHEJrBhhHEA2IhoKIcoCaQIj2GEqC2HJA8AHxUGME=' '-proj' '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/jgproject/.tmp/.initCmds.tcl' 'slave.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2022 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_pint" and "jasper_papp".
INFO: reading configuration file "/home/ee5214s1m4/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
[<embedded>] % 
[<embedded>] % clock HCLK
ERROR (ECK025): Invalid clock declaration: "HCLK". Clock definition must be on an input or environmental stopat.
ERROR: problem encountered at line 5 in file slave.tcl

[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock -infer HCLK
ERROR at line 5 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo
ERROR (ECD018): Command does not accept argument "HCLK".


[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock <clk> HCLK
ERROR at line 5 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo
ERROR (ENL063): Syntax error near "<" in expression "<clk>".


[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock clk HCLK
ERROR at line 5 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo
ERROR (ENL002): Unable to find signal "clk".


[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock -none
INFO (ICK008): Enabling clock-free environment.
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
ERROR (EAS003): Assumptions are inconsistent with the reset condition and/or reset assumptions. Error detected during constant propagation.
Conflict detected on ::RESET::~HRESETn. The following commands may help debug this issue: get_needed_assumptions, check_assumptions.
ERROR (EAS003): Assumptions are inconsistent with the reset condition and/or reset assumptions. Error detected during constant propagation.
Conflict detected on <embedded>::RESET::~HRESETn. The following commands may help debug this issue: get_needed_assumptions, check_assumptions.
ERROR (EPF002): Unable to perform the analysis. Try using the "reset" command.
    For message help, type "help -message epf002".
undetermined
undetermined
[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK
ERROR (ECK025): Invalid clock declaration: "HCLK". Clock definition must be on an input or environmental stopat.
ERROR at line 5 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo

[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock create -period 10 -name HCLK
ERROR at line 5 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo
ERROR (ENL002): Unable to find signal "create".


[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock -name HCLK -period 10 -edge {1} 
ERROR at line 5 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo
ERROR (ESW087): No such switch "-name".


[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK -period 10 -edge {1} 
ERROR at line 5 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo
ERROR (ESW087): No such switch "-period".


[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock -period 10 HCLK            
ERROR at line 5 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo
ERROR (ESW087): No such switch "-period".


[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%%            
%% reset -async ~HRESETn
ERROR at line 6 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo
ERROR (ESW087): No such switch "-async".


[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock -period 10 HCLK            
ERROR at line 5 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo
ERROR (ESW087): No such switch "-period".


[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
ERROR (ECK025): Invalid clock declaration: "HCLK". Clock definition must be on an input or environmental stopat.
ERROR at line 5 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo

[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock tb_ahb3liten.HCLK            
ERROR at line 5 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo
ERROR (ENL002): Unable to find signal "tb_ahb3liten.HCLK".


[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% # 1. First analyze and elaborate the design
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% # 2. Debugging: List all available signals in top module
%% puts "Available signals in top module:"
Available signals in top module:
%% list_signals -module tb_ahb3liten
ERROR at line 9 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo
invalid command name "list_signals"

[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% # 1. First analyze and elaborate the design
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% 
%% 
%% # 3. Proper clock declaration (use exact signal name from list)
%% # Typically needs to be either:
%% # a) A primary input port, or
%% # b) A clock net driven by a clock generator
%% clock HCLK 
ERROR (ECK025): Invalid clock declaration: "HCLK". Clock definition must be on an input or environmental stopat.
ERROR at line 13 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo

[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock -env HCLK            
ERROR at line 5 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo
ERROR (ESW087): No such switch "-env".


[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
ERROR (ECK025): Invalid clock declaration: "HCLK". Clock definition must be on an input or environmental stopat.
ERROR at line 5 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo

[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% 
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
ERROR (ECK025): Invalid clock declaration: "HCLK". Clock definition must be on an input or environmental stopat.
ERROR at line 6 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo

[<embedded>] % include /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(55): Disabling old hierarchical reference handler
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(9): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(17): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/tb_ahb3liten.sv(53): 'initial' construct is ignored
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/sim/ahb3lite_test.sv(69): 'initial' construct is ignored
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
ERROR (ECK025): Invalid clock declaration: "HCLK". Clock definition must be on an input or environmental stopat.
ERROR at line 5 in file /home/ee5214s1m4/VeriFi-LUMS-AHB-Project-main/slave.tcl, more info in Tcl-variable errorInfo

INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL018): The peak resident set memory use for this session was 0.375 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
