## âœ¨ What is this?
This is my homework for class **"Computer Organization"ã€Œè®¡ç®—æœºç»„æˆåŸç†ã€ of Tsinghua University**ã€‚I finished it with RISC-V ISA, instead of MIPS ISA. The code here are human friendly, especially in branch `dual-mem`.

## ğŸ¤” How can I run this code?
Unfortunately, `master` and `dev` branches are incomplete. We marked branch `dual-mem` as our final work to submit homework. The board we use is `xc7a100tfgg676-2L`, platform is `vivado 2018.3`.

If you are interested, you may checkout to branch `dual-mem`, put the `main.bin` and `eram.bin` to `BASE_RAM_INIT_FILE` and `EXT_RAM_INIT_FILE` parameter in `thinpad_top.srcs\sim_1\new\tb.sv`, then start behaviour simulation. In the first 3500ns, `tb.sv` will put char to Tcl console, then release `system_rst` signal if correctly. CPU will reads instruction from base_ram and ext_ram after init, but I can't promise it may work well. Be relax to contact me if you need troubleshooting.

## ğŸ˜ Milestone

- [ ] RV32I: 
  - [x] Support normal instruction -- e.g., `add`, `addi`
  - [x] Support load/store instruction -- e.g., `lw`, `lb`, `sw`, `sb`
  - [x] Support jump & branch instruction -- e.g., `jal`, `jalr`, `beq`
  - [x] Bus Interface Unit(BIU) -- Control memory and uart
  - [ ] Support CSR -- See priviledged spec for detail
- [ ] RV32M: Multiplication & Division -- e.g., `mul`, `div`
- [ ] RV32A: AMO instruction -- e.g., `amoadd`. We can treat them as `nop + (add)` with one hart CPU.

## ğŸ‘€ Instruction sets do we need to run linux
See this [issue](https://github.com/riscv/riscv-linux/issues/150).
- Linux kernel: only requires I and A (check makefiles)
- Linux distributions: RV64GC as described in [here](https://github.com/riscv/riscv-platform-specs/blob/master/riscv-unix.md).

Note that linux support risc-v which only implement m-mode and nommu after [commit 2019/11/17](https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/?h=next-20191202&id=6bd33e1ece528f67646db33bf97406b747dafda0) (during we make this project). See [nommu changlog list](https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/log/?h=next-20191202&qt=grep&q=nommu) and [this keynote](https://linuxplumbersconf.org/event/4/contributions/386/attachments/298/502/RISC-V-NOMMU-Linux-Plumbers-2019.pdf) if you are interested.

## ğŸ“š See also
- [riscv-spec](https://riscv.org/specifications/) å®˜æ–¹æŒ‡ä»¤é›†è§„èŒƒï¼Œä¸€å®šè¦ç ”è¯»ã€‚`docs/` ç›®å½•ä¸‹æœ‰ä¸€ä»½
- [riscv-privileged](https://riscv.org/specifications/privileged-isa/) å®˜æ–¹ç‰¹æƒæŒ‡ä»¤é›†æ¶æ„è§„èŒƒï¼Œå¦‚æœè¦åšä¸­æ–­ï¼Œå¼‚å¸¸ï¼Œæ”¯æŒ Supervisor å’Œ User æ¨¡å¼ï¼Œé¡µè¡¨ï¼Œé‚£ä¹ˆä½ ä¸€å®šè¦ä»”ç»†ç ”è¯»ã€‚`docs/` ç›®å½•ä¸‹æœ‰ä¸€ä»½
- [riscv-tools](https://github.com/riscv/riscv-tools) å®˜æ–¹çš„ tools ä»“åº“
- [riscv-gnu-toolchain](https://github.com/riscv/riscv-gnu-toolchain) ç”ŸæˆriscvæŒ‡ä»¤é›†çš„gccï¼Œä½¿ç”¨ `--with-arch` å‚æ•°å¯ä»¥ç”Ÿæˆæ”¯æŒä¸åŒæŒ‡ä»¤å­é›†çš„æ±‡ç¼–æŒ‡ä»¤ï¼Œä¾‹å¦‚ä¸æƒ³è¦ c æ‹“å±•å°±ä¸è¦å¸¦ c
- [riscv-tests](https://github.com/riscv/riscv-tests) å®˜æ–¹æä¾›çš„æŒ‡ä»¤æµ‹è¯•é›†ï¼Œ`isa/rv64ui` ä¸‹æ˜¯æ™®é€šç®—æœ¯æŒ‡ä»¤ã€‚ä½¿ç”¨ riscv-unknown-elf-gcc ç¼–è¯‘ä¸€ä¸‹å°±å¯ä»¥ä½¿ç”¨äº†ã€‚ç›¸å…³æŒ‡ä»¤ï¼š`riscv32-unknown-elf-objcopy -j .text -j '.text.*' -O binary -v xx.elf xx.bin`
- [riscv-meta](https://github.com/csail-csg/riscv-meta) åˆ«äººæ•´ç†çš„æœ‰å…³ riscv çš„å¾ˆå¤šä¸œè¥¿ï¼ŒåŒ…æ‹¬æŒ‡ä»¤å‡ºç°é¢‘ç‡å’Œå¯„å­˜å™¨å‡ºç°é¢‘ç‡ã€‚çœ‹addiæŒ‡ä»¤è¿™ä¹ˆå¤šï¼Œä¼°è®¡æ˜¯liä¼ªæŒ‡ä»¤ç”¨çš„æœ€å¤š

*æ‰¾æ—¶é—´ç»§ç»­åšå§ã€‚æ¯•ç«Ÿçœ‹äº†é‚£ä¹ˆå¤šçš„ç‰¹æƒæ¶æ„ï¼Œä¸‹ä¸ªå­¦æœŸè¿˜å¯ä»¥é€‰æ“ä½œç³»ç»Ÿåœ¨è‡ªå·±çš„CPUä¸Šè·‘ç³»ç»Ÿ*