Timing Analyzer report for riptide_PVP
Thu Jul 07 16:51:13 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'mem_clk'
 15. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'mem_clk'
 19. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Setup: 'mem_clk'
 32. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'mem_clk'
 36. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Setup: 'mem_clk'
 48. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Hold: 'mem_clk'
 52. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; riptide_PVP                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.70        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.4%      ;
;     Processor 3            ;   8.1%      ;
;     Processor 4            ;   4.9%      ;
;     Processors 5-16        ;   3.6%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Thu Jul 07 16:51:11 2022 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                               ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                      ;                                                        ; { clk }                                                  ;
; mem_clk                                              ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]   ; { sdram_clk }                                            ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 74.42 MHz  ; 74.42 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 142.27 MHz ; 142.27 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.804  ; 0.000         ;
; mem_clk                                              ; 8.766  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.194 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
; mem_clk                                              ; 2.769 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 12.969 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 33.047 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.856 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.941 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.236  ; 0.000         ;
; mem_clk                                              ; 8.236  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.716  ; 0.000         ;
; clk                                                  ; 9.858  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.717 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.804 ; sdram_dq[1]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[1]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.327     ; 3.780      ;
; 5.878 ; sdram_dq[6]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[6]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.327     ; 3.706      ;
; 5.962 ; sdram_dq[3]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[3]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.327     ; 3.622      ;
; 6.006 ; sdram_dq[0]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[0]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.327     ; 3.578      ;
; 6.024 ; sdram_dq[5]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[5]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.327     ; 3.560      ;
; 6.036 ; sdram_dq[7]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[7]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.327     ; 3.548      ;
; 6.072 ; sdram_dq[4]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[4]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.320     ; 3.519      ;
; 6.257 ; sdram_dq[2]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[2]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.327     ; 3.327      ;
; 6.562 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.509     ; 12.930     ;
; 6.562 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.509     ; 12.930     ;
; 6.631 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.858     ;
; 6.631 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.858     ;
; 6.631 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.858     ;
; 6.631 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.858     ;
; 6.631 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.858     ;
; 6.631 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.858     ;
; 6.631 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.858     ;
; 6.631 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.858     ;
; 6.631 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.858     ;
; 6.631 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.858     ;
; 6.733 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.756     ;
; 6.733 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.756     ;
; 6.733 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.756     ;
; 6.733 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.756     ;
; 6.733 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.512     ; 12.756     ;
; 6.799 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.514     ; 12.688     ;
; 6.823 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 13.097     ;
; 6.891 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.481     ; 12.629     ;
; 6.998 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 12.922     ;
; 7.076 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 12.844     ;
; 7.088 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.821     ;
; 7.088 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.821     ;
; 7.088 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.821     ;
; 7.184 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.492     ; 12.325     ;
; 7.184 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.492     ; 12.325     ;
; 7.184 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.492     ; 12.325     ;
; 7.215 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.269     ;
; 7.215 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.269     ;
; 7.215 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.269     ;
; 7.215 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.269     ;
; 7.215 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.269     ;
; 7.215 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.269     ;
; 7.263 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.646     ;
; 7.263 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.646     ;
; 7.263 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.646     ;
; 7.270 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.214     ;
; 7.270 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.214     ;
; 7.270 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.214     ;
; 7.270 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.214     ;
; 7.270 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.214     ;
; 7.270 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.214     ;
; 7.270 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.214     ;
; 7.270 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.214     ;
; 7.270 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[14]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.214     ;
; 7.270 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[15]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.517     ; 12.214     ;
; 7.292 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.485     ; 12.224     ;
; 7.292 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.485     ; 12.224     ;
; 7.292 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.485     ; 12.224     ;
; 7.292 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.485     ; 12.224     ;
; 7.341 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.568     ;
; 7.341 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.568     ;
; 7.341 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.568     ;
; 7.379 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 12.536     ;
; 7.385 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 12.532     ;
; 7.391 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|prev_a_address[3]                                                                      ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 12.529     ;
; 7.393 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 12.519     ;
; 7.397 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|prev_w_address[2]                                                                      ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 12.523     ;
; 7.398 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 12.494     ;
; 7.398 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.109     ; 12.494     ;
; 7.401 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 12.514     ;
; 7.402 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 12.487     ;
; 7.402 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 12.487     ;
; 7.402 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 12.487     ;
; 7.402 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 12.487     ;
; 7.402 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 12.487     ;
; 7.445 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.038     ;
; 7.445 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.038     ;
; 7.445 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.038     ;
; 7.445 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.038     ;
; 7.445 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 12.038     ;
; 7.467 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 12.422     ;
; 7.467 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 12.422     ;
; 7.467 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 12.422     ;
; 7.467 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 12.422     ;
; 7.467 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 12.422     ;
; 7.467 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 12.422     ;
; 7.467 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 12.422     ;
; 7.467 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 12.422     ;
; 7.467 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 12.422     ;
; 7.467 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.112     ; 12.422     ;
; 7.512 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.971     ;
; 7.512 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.971     ;
; 7.512 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[12]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.971     ;
; 7.512 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.971     ;
; 7.512 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[13]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.971     ;
; 7.512 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.971     ;
; 7.512 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.971     ;
; 7.512 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.971     ;
; 7.512 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[15]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.518     ; 11.971     ;
; 7.524 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.489     ; 11.988     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mem_clk'                                                                                                                                             ;
+--------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 8.766  ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.899      ; 11.023     ;
; 9.275  ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.904      ; 10.519     ;
; 9.904  ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.902      ; 9.888      ;
; 10.048 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.904      ; 9.746      ;
; 10.048 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.904      ; 9.746      ;
; 10.048 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.904      ; 9.746      ;
; 10.303 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.902      ; 9.489      ;
; 10.490 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.904      ; 9.304      ;
; 10.490 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.904      ; 9.304      ;
; 11.216 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.904      ; 8.578      ;
; 11.216 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.904      ; 8.578      ;
; 11.346 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.902      ; 8.446      ;
; 11.416 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.902      ; 8.376      ;
; 11.457 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.903      ; 8.336      ;
; 11.461 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.902      ; 8.331      ;
; 11.520 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.903      ; 8.273      ;
; 11.546 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.899      ; 8.243      ;
; 11.581 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.905      ; 8.214      ;
; 11.582 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.902      ; 8.210      ;
; 11.588 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.902      ; 8.204      ;
; 11.588 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.899      ; 8.201      ;
; 11.602 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.903      ; 8.191      ;
; 11.604 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.899      ; 8.185      ;
; 11.605 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.899      ; 8.184      ;
; 11.610 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.899      ; 8.179      ;
; 11.620 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.902      ; 8.172      ;
; 11.644 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.899      ; 8.145      ;
; 11.656 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.899      ; 8.133      ;
; 11.659 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.902      ; 8.133      ;
; 11.660 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.902      ; 8.132      ;
; 11.683 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.902      ; 8.109      ;
; 11.749 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.903      ; 8.044      ;
+--------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.194 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.579     ; 5.228      ;
; 14.206 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.582     ; 5.213      ;
; 14.240 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.579     ; 5.182      ;
; 14.244 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.582     ; 5.175      ;
; 14.250 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.579     ; 5.172      ;
; 14.255 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[7]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.579     ; 5.167      ;
; 14.318 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[6]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 5.092      ;
; 14.442 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 4.968      ;
; 14.953 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 4.908      ;
; 15.315 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 4.549      ;
; 15.339 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 4.513      ;
; 15.355 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 4.509      ;
; 15.810 ; led_indicators[4]                                                                                                           ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 3.996      ;
; 15.851 ; led_indicators[6]                                                                                                           ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 3.955      ;
; 15.886 ; led_indicators[0]                                                                                                           ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 3.920      ;
; 15.888 ; led_indicators[9]                                                                                                           ; led_reg[1]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 3.916      ;
; 15.901 ; led_indicators[11]                                                                                                          ; led_reg[3]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 3.903      ;
; 15.926 ; led_indicators[2]                                                                                                           ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 3.880      ;
; 16.378 ; led_indicators[15]                                                                                                          ; led_reg[3]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 3.426      ;
; 16.472 ; led_indicators[1]                                                                                                           ; led_reg[1]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 3.334      ;
; 16.495 ; led_indicators[3]                                                                                                           ; led_reg[3]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 3.311      ;
; 16.636 ; led_indicators[13]                                                                                                          ; led_reg[1]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 3.168      ;
; 16.853 ; VGA:VGA_inst|VGA_mode                                                                                                       ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 2.937      ;
; 17.162 ; led_indicators[14]                                                                                                          ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 2.642      ;
; 17.205 ; led_indicators[12]                                                                                                          ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 2.599      ;
; 17.234 ; led_indicators[5]                                                                                                           ; led_reg[1]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 2.572      ;
; 17.240 ; led_indicators[10]                                                                                                          ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 2.564      ;
; 17.255 ; led_indicators[7]                                                                                                           ; led_reg[3]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 2.551      ;
; 17.284 ; led_indicators[8]                                                                                                           ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 2.520      ;
; 32.971 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.929      ;
; 32.971 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.929      ;
; 32.971 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.929      ;
; 32.971 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.929      ;
; 32.971 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.929      ;
; 32.971 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.929      ;
; 32.971 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.929      ;
; 32.971 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.929      ;
; 33.071 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.829      ;
; 33.071 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.829      ;
; 33.071 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.829      ;
; 33.071 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.829      ;
; 33.071 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.829      ;
; 33.071 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.829      ;
; 33.071 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.829      ;
; 33.071 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.829      ;
; 33.071 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.829      ;
; 33.071 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.829      ;
; 33.172 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.728      ;
; 33.172 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.728      ;
; 33.172 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.728      ;
; 33.172 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.728      ;
; 33.210 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.712      ;
; 33.295 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.627      ;
; 33.346 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.554      ;
; 33.348 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.552      ;
; 33.348 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.552      ;
; 33.348 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.552      ;
; 33.348 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.552      ;
; 33.348 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.552      ;
; 33.348 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.552      ;
; 33.348 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.552      ;
; 33.348 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.552      ;
; 33.348 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.552      ;
; 33.348 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.552      ;
; 33.359 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.541      ;
; 33.464 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.436      ;
; 33.464 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.436      ;
; 33.464 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.436      ;
; 33.464 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.436      ;
; 33.464 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.436      ;
; 33.464 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.436      ;
; 33.464 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.436      ;
; 33.464 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 6.436      ;
; 33.601 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 6.321      ;
; 33.902 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 5.998      ;
; 33.902 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 5.998      ;
; 33.902 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 5.998      ;
; 33.925 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 5.975      ;
; 33.925 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 5.975      ;
; 33.995 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 5.906      ;
; 34.099 ; indicator_select[0]                                                                                                         ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.821      ;
; 34.141 ; indicator_select[0]                                                                                                         ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.779      ;
; 34.192 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.100     ; 5.709      ;
; 34.339 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 5.583      ;
; 34.518 ; indicator_select[1]                                                                                                         ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.402      ;
; 34.526 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 5.374      ;
; 34.526 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 5.374      ;
; 34.526 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.101     ; 5.374      ;
; 34.541 ; indicator_select[1]                                                                                                         ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.379      ;
; 34.541 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.379      ;
; 34.609 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.311      ;
; 34.609 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.311      ;
; 34.609 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.311      ;
; 34.609 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.311      ;
; 34.609 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.311      ;
; 34.609 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.311      ;
; 34.609 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.311      ;
; 34.609 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.311      ;
; 34.609 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.311      ;
; 34.609 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 5.311      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; memory_arbiter:arbiter_inst|port1_from_mem[4][5]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a5~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.143      ;
; 0.404 ; memory_arbiter:arbiter_inst|port2_from_mem[5][0]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.139      ;
; 0.405 ; memory_arbiter:arbiter_inst|port2_from_mem[6][5]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.140      ;
; 0.405 ; memory_arbiter:arbiter_inst|port1_from_mem[7][6]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.146      ;
; 0.406 ; memory_arbiter:arbiter_inst|port2_from_mem[6][0]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.141      ;
; 0.406 ; memory_arbiter:arbiter_inst|port2_from_mem[4][5]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.141      ;
; 0.406 ; memory_arbiter:arbiter_inst|port1_from_mem[0][6]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a5~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.147      ;
; 0.407 ; memory_arbiter:arbiter_inst|port1_from_mem[3][1]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a1~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.148      ;
; 0.409 ; memory_arbiter:arbiter_inst|port2_from_mem[6][4]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.144      ;
; 0.410 ; memory_arbiter:arbiter_inst|port1_from_mem[4][4]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.149      ;
; 0.411 ; memory_arbiter:arbiter_inst|port2_from_mem[6][1]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.146      ;
; 0.411 ; memory_arbiter:arbiter_inst|port2_from_mem[4][4]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.146      ;
; 0.412 ; memory_arbiter:arbiter_inst|port1_from_mem[6][1]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a1~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.153      ;
; 0.412 ; memory_arbiter:arbiter_inst|port1_from_mem[1][4]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.153      ;
; 0.413 ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[1] ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ram_block1a1~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.147      ;
; 0.413 ; memory_arbiter:arbiter_inst|port1_from_mem[1][5]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.154      ;
; 0.417 ; memory_arbiter:arbiter_inst|port1_from_mem[1][2]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.158      ;
; 0.417 ; memory_arbiter:arbiter_inst|port1_from_mem[7][2]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.158      ;
; 0.418 ; memory_arbiter:arbiter_inst|port1_from_mem[4][7]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a5~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.159      ;
; 0.427 ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[3] ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ram_block1a6~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.159      ;
; 0.431 ; memory_arbiter:arbiter_inst|port1_from_mem[0][7]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a5~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.172      ;
; 0.434 ; memory_arbiter:arbiter_inst|port1_from_mem[1][6]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.175      ;
; 0.436 ; memory_arbiter:arbiter_inst|port1_from_mem[5][4]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.177      ;
; 0.439 ; memory_arbiter:arbiter_inst|port1_from_mem[4][6]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a5~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.180      ;
; 0.440 ; memory_arbiter:arbiter_inst|port2_from_mem[5][1]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.175      ;
; 0.440 ; memory_arbiter:arbiter_inst|port1_from_mem[2][3]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.489      ; 1.183      ;
; 0.441 ; memory_arbiter:arbiter_inst|port1_from_mem[7][3]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.182      ;
; 0.443 ; memory_arbiter:arbiter_inst|port1_from_mem[3][0]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a1~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.184      ;
; 0.444 ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[0] ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ram_block1a3~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.178      ;
; 0.444 ; memory_arbiter:arbiter_inst|port1_from_mem[7][5]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.185      ;
; 0.449 ; memory_arbiter:arbiter_inst|port1_from_mem[6][2]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a1~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.190      ;
; 0.451 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                           ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                           ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                           ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                           ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                           ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[3] ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ram_block1a1~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.185      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                           ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_frame[3]                           ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_frame[1]                           ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_frame[2]                           ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_active                             ; serial:serial_inst|UART:UART_inst|tx_active                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                      ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                      ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|tx_active                                            ; serial:serial_inst|tx_active                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[3]                      ; serial:serial_inst|queue_8_8:tx_queue|read_addr[3]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[3]                     ; serial:serial_inst|queue_8_8:tx_queue|write_addr[3]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|status[4]                              ; interrupt_controller:intcon_inst|status[4]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM8_SP8_B8_I:SDRAM_controller|refresh_flag                           ; SDRAM8_SP8_B8_I:SDRAM_controller|refresh_flag                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM8_SP8_B8_I:SDRAM_controller|init_refresh_count[2]                  ; SDRAM8_SP8_B8_I:SDRAM_controller|init_refresh_count[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM8_SP8_B8_I:SDRAM_controller|init_refresh_count[1]                  ; SDRAM8_SP8_B8_I:SDRAM_controller|init_refresh_count[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM8_SP8_B8_I:SDRAM_controller|init_refresh_count[0]                  ; SDRAM8_SP8_B8_I:SDRAM_controller|init_refresh_count[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|status[3]                              ; interrupt_controller:intcon_inst|status[3]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|status[5]                              ; interrupt_controller:intcon_inst|status[5]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                     ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                     ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|status[6]                              ; interrupt_controller:intcon_inst|status[6]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|status[0]                              ; interrupt_controller:intcon_inst|status[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|status[1]                              ; interrupt_controller:intcon_inst|status[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; interrupt_controller:intcon_inst|status[2]                              ; interrupt_controller:intcon_inst|status[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                      ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                      ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[3]                      ; serial:serial_inst|queue_8_8:rx_queue|read_addr[3]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|rx_active                       ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|rx_active                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|clk_i2c                         ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|clk_i2c                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_active                       ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_active                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|stop_req_flag                   ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|stop_req_flag                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|start_req_flag                  ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|start_req_flag                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; VGA:VGA_inst|VGA_mode                                                   ; VGA:VGA_inst|VGA_mode                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[9]           ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[9]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|rx_active                             ; serial:serial_inst|UART:UART_inst|rx_active                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; memory_arbiter:arbiter_inst|burst_offset[2]                             ; memory_arbiter:arbiter_inst|burst_offset[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; memory_arbiter:arbiter_inst|burst_offset[1]                             ; memory_arbiter:arbiter_inst|burst_offset[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; memory_arbiter:arbiter_inst|burst_offset[0]                             ; memory_arbiter:arbiter_inst|burst_offset[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                                   ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_wren_reg            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_wren_reg                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|prev_hazard               ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|SC_reg                    ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|SC_reg                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|regf_wren_reg             ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                                 ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; d_cache:d_cache_inst|CPU_wren_hold                                      ; d_cache:d_cache_inst|CPU_wren_hold                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; d_cache:d_cache_inst|d_miss_hold                                        ; d_cache:d_cache_inst|d_miss_hold                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; serial:serial_inst|tx_overwrite                                         ; serial:serial_inst|tx_overwrite                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memory_arbiter:arbiter_inst|arbiter_p1_ready                            ; memory_arbiter:arbiter_inst|arbiter_p1_ready                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; interrupt_controller:intcon_inst|status[7]                              ; interrupt_controller:intcon_inst|status[7]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serial:serial_inst|rx_overwrite                                         ; serial:serial_inst|rx_overwrite                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; I2C_ri:i2c_ri_inst|ready_flag                                           ; I2C_ri:i2c_ri_inst|ready_flag                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                  ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                  ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[3]                  ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[3]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; I2C_ri:i2c_ri_inst|master_ack                                           ; I2C_ri:i2c_ri_inst|master_ack                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|tx_active                                        ; keyboard:keyboard_inst|tx_active                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                   ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                  ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                  ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[3]                  ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[3]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memory_arbiter:arbiter_inst|arbiter_p2_ready                            ; memory_arbiter:arbiter_inst|arbiter_p2_ready                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM8_SP8_B8_I:SDRAM_controller|init_address[7]                        ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ram_block1a1~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.187      ;
; 0.453 ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[2] ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[2]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.452 ; button_debounce:debounce_inst|button_0_count[0] ; button_debounce:debounce_inst|button_0_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; button_debounce:debounce_inst|button_out[2]     ; button_debounce:debounce_inst|button_out[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; button_debounce:debounce_inst|button_2_count[0] ; button_debounce:debounce_inst|button_2_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; button_debounce:debounce_inst|button_out[3]     ; button_debounce:debounce_inst|button_out[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; indicator_select[1]                             ; indicator_select[1]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; indicator_select[0]                             ; indicator_select[0]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_debounce:debounce_inst|button_out[0]     ; button_debounce:debounce_inst|button_out[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_debounce:debounce_inst|button_out[1]     ; button_debounce:debounce_inst|button_out[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_debounce:debounce_inst|button_1_count[0] ; button_debounce:debounce_inst|button_1_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_debounce:debounce_inst|button_3_count[0] ; button_debounce:debounce_inst|button_3_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]      ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]      ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]      ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]       ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]       ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]       ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]     ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]     ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows        ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; button_debounce:debounce_inst|clk_div[0]        ; button_debounce:debounce_inst|clk_div[0]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]      ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]       ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]     ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.501 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]     ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; rst_s                                           ; rst                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.510 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]      ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.516 ; indicator_select[1]                             ; led_reg[3]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.809      ;
; 0.518 ; indicator_select[1]                             ; led_reg[1]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.533 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s               ; VGA:VGA_inst|MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.826      ;
; 0.551 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows        ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.658 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]       ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.951      ;
; 0.658 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]       ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.951      ;
; 0.695 ; button_debounce:debounce_inst|button_2_count[3] ; button_debounce:debounce_inst|button_2_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.989      ;
; 0.708 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]       ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.710 ; indicator_select[0]                             ; indicator_select[1]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.003      ;
; 0.712 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.004      ;
; 0.714 ; indicator_select[0]                             ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.007      ;
; 0.715 ; indicator_select[0]                             ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.008      ;
; 0.720 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]     ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.013      ;
; 0.721 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]     ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.014      ;
; 0.730 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]      ; VGA:VGA_inst|MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.023      ;
; 0.733 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]       ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.460      ;
; 0.744 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; button_debounce:debounce_inst|clk_div[11]       ; button_debounce:debounce_inst|clk_div[11]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; button_debounce:debounce_inst|clk_div[10]       ; button_debounce:debounce_inst|clk_div[10]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; button_debounce:debounce_inst|clk_div[8]        ; button_debounce:debounce_inst|clk_div[8]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]       ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.474      ;
; 0.750 ; button_debounce:debounce_inst|button_2_count[2] ; button_debounce:debounce_inst|button_2_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.044      ;
; 0.751 ; button_debounce:debounce_inst|button_0_count[2] ; button_debounce:debounce_inst|button_0_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.045      ;
; 0.751 ; prev_select                                     ; indicator_select[1]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.751 ; prev_select                                     ; indicator_select[0]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.753 ; button_debounce:debounce_inst|button_1_count[2] ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.753 ; button_debounce:debounce_inst|button_3_count[2] ; button_debounce:debounce_inst|button_3_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.753 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]       ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.754 ; button_debounce:debounce_inst|button_0_count[1] ; button_debounce:debounce_inst|button_0_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.754 ; button_debounce:debounce_inst|button_2_count[1] ; button_debounce:debounce_inst|button_2_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.754 ; button_debounce:debounce_inst|button_3_count[3] ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]       ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]      ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.046      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]       ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]       ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]       ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]      ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.756 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]      ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.757 ; button_debounce:debounce_inst|button_0_count[3] ; button_debounce:debounce_inst|button_0_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.051      ;
; 0.757 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]       ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.757 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]      ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.049      ;
; 0.757 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.759 ; button_debounce:debounce_inst|button_1_count[3] ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.052      ;
; 0.762 ; button_debounce:debounce_inst|clk_div[6]        ; button_debounce:debounce_inst|clk_div[6]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; button_debounce:debounce_inst|clk_div[2]        ; button_debounce:debounce_inst|clk_div[2]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]      ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; button_debounce:debounce_inst|clk_div[14]       ; button_debounce:debounce_inst|clk_div[14]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; button_debounce:debounce_inst|clk_div[4]        ; button_debounce:debounce_inst|clk_div[4]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; button_debounce:debounce_inst|clk_div[3]        ; button_debounce:debounce_inst|clk_div[3]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]       ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]       ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; button_debounce:debounce_inst|clk_div[13]       ; button_debounce:debounce_inst|clk_div[13]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; button_debounce:debounce_inst|clk_div[12]       ; button_debounce:debounce_inst|clk_div[12]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; button_debounce:debounce_inst|clk_div[5]        ; button_debounce:debounce_inst|clk_div[5]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]       ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]       ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; button_debounce:debounce_inst|button_1_count[1] ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; button_debounce:debounce_inst|clk_div[15]       ; button_debounce:debounce_inst|clk_div[15]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; button_debounce:debounce_inst|clk_div[9]        ; button_debounce:debounce_inst|clk_div[9]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; button_debounce:debounce_inst|clk_div[7]        ; button_debounce:debounce_inst|clk_div[7]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]       ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]       ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]     ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.772 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]       ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mem_clk'                                                                                                                                             ;
+-------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.769 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.336      ; 7.215      ;
; 2.819 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.335      ; 7.264      ;
; 2.822 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.332      ; 7.264      ;
; 2.829 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.332      ; 7.271      ;
; 2.839 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.335      ; 7.284      ;
; 2.861 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.336      ; 7.307      ;
; 2.870 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.332      ; 7.312      ;
; 2.872 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.335      ; 7.317      ;
; 2.878 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.332      ; 7.320      ;
; 2.882 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.335      ; 7.327      ;
; 2.894 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.335      ; 7.339      ;
; 2.898 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.335      ; 7.343      ;
; 2.900 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.332      ; 7.342      ;
; 2.907 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.336      ; 7.353      ;
; 2.927 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.338      ; 7.375      ;
; 2.947 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.335      ; 7.392      ;
; 2.960 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.332      ; 7.402      ;
; 2.971 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.335      ; 7.416      ;
; 2.972 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.335      ; 7.417      ;
; 2.978 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.336      ; 7.424      ;
; 3.008 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.332      ; 7.450      ;
; 3.128 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.337      ; 7.575      ;
; 3.128 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.337      ; 7.575      ;
; 3.357 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.335      ; 7.802      ;
; 3.664 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.335      ; 8.109      ;
; 3.697 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.337      ; 8.144      ;
; 3.697 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.337      ; 8.144      ;
; 4.060 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.337      ; 8.507      ;
; 4.060 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.337      ; 8.507      ;
; 4.060 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.337      ; 8.507      ;
; 4.145 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.337      ; 8.592      ;
; 4.776 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.332      ; 9.218      ;
+-------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+--------+-----------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 6.848      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 6.848      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 6.848      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 6.848      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 6.848      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 6.848      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 6.848      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 6.848      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 6.848      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|burst_offset[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|burst_offset[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|burst_offset[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; serial:serial_inst|to_CPU[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.840      ;
; 12.969 ; rst       ; VGA:VGA_inst|VGA_mode                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 6.860      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 6.847      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 6.847      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 6.847      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 6.847      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 6.847      ;
; 12.969 ; rst       ; serial:serial_inst|to_CPU[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.840      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 6.847      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 6.847      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 6.847      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 6.859      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 6.847      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 6.848      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 6.848      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[5][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 6.847      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 6.848      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[1][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 6.847      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 6.848      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 6.848      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 6.848      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.184     ; 6.848      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[2][1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 6.849      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[3][1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 6.849      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[1][1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 6.849      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[0][1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 6.849      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[5][1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[7][1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[4][1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[6][1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 6.849      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[5][2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[4][2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[7][2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[3][3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.855      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[1][3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.855      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[0][3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.855      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[2][3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.855      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[6][3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.177     ; 6.855      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[3][4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[2][4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[0][4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[1][4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[7][4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[3][6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[2][6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[0][6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[1][6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[2][7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 6.856      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[3][7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 6.856      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[0][7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 6.856      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[1][7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 6.856      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[7][7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 6.856      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[5][7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 6.856      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[6][7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 6.856      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[2][0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 6.854      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[3][0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 6.854      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[0][0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 6.854      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[1][0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 6.854      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[5][0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[7][0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 6.854      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[4][0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.969 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[6][0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 6.851      ;
; 12.970 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[5][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.839      ;
; 12.970 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[5][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.839      ;
; 12.970 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[5][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 6.839      ;
; 12.970 ; rst       ; MSC:MSC_inst|prev_p1_req                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 6.825      ;
+--------+-----------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 33.047 ; rst       ; button_debounce:debounce_inst|clk_div[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 6.857      ;
; 33.047 ; rst       ; button_debounce:debounce_inst|clk_div[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 6.857      ;
; 33.047 ; rst       ; button_debounce:debounce_inst|clk_div[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 6.857      ;
; 33.047 ; rst       ; button_debounce:debounce_inst|clk_div[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 6.857      ;
; 33.047 ; rst       ; button_debounce:debounce_inst|clk_div[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 6.857      ;
; 33.047 ; rst       ; button_debounce:debounce_inst|clk_div[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 6.857      ;
; 33.047 ; rst       ; button_debounce:debounce_inst|clk_div[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 6.857      ;
; 33.047 ; rst       ; button_debounce:debounce_inst|clk_div[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 6.857      ;
; 33.047 ; rst       ; button_debounce:debounce_inst|clk_div[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 6.857      ;
; 33.047 ; rst       ; button_debounce:debounce_inst|clk_div[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 6.857      ;
; 33.047 ; rst       ; button_debounce:debounce_inst|clk_div[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 6.857      ;
; 33.047 ; rst       ; button_debounce:debounce_inst|clk_div[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 6.857      ;
; 33.047 ; rst       ; button_debounce:debounce_inst|clk_div[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 6.857      ;
; 33.047 ; rst       ; button_debounce:debounce_inst|clk_div[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 6.857      ;
; 33.047 ; rst       ; button_debounce:debounce_inst|clk_div[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.097     ; 6.857      ;
; 33.048 ; rst       ; button_debounce:debounce_inst|clk_div[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 6.857      ;
; 33.048 ; rst       ; button_debounce:debounce_inst|button_2_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 6.858      ;
; 33.048 ; rst       ; button_debounce:debounce_inst|button_2_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 6.858      ;
; 33.048 ; rst       ; button_debounce:debounce_inst|button_2_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 6.858      ;
; 33.048 ; rst       ; button_debounce:debounce_inst|button_2_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 6.858      ;
; 33.048 ; rst       ; button_debounce:debounce_inst|button_out[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 6.858      ;
; 33.048 ; rst       ; button_debounce:debounce_inst|button_0_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 6.857      ;
; 33.048 ; rst       ; button_debounce:debounce_inst|button_0_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 6.857      ;
; 33.048 ; rst       ; button_debounce:debounce_inst|button_0_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 6.857      ;
; 33.048 ; rst       ; button_debounce:debounce_inst|button_0_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 6.857      ;
; 33.049 ; rst       ; button_debounce:debounce_inst|button_out[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 6.857      ;
; 33.049 ; rst       ; button_debounce:debounce_inst|button_out[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 6.857      ;
; 33.059 ; rst       ; button_debounce:debounce_inst|button_out[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 6.848      ;
; 33.060 ; rst       ; button_debounce:debounce_inst|button_3_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.093     ; 6.848      ;
; 33.060 ; rst       ; button_debounce:debounce_inst|button_3_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.093     ; 6.848      ;
; 33.060 ; rst       ; button_debounce:debounce_inst|button_3_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.093     ; 6.848      ;
; 33.060 ; rst       ; button_debounce:debounce_inst|button_3_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.093     ; 6.848      ;
; 33.060 ; rst       ; button_debounce:debounce_inst|button_1_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.849      ;
; 33.060 ; rst       ; button_debounce:debounce_inst|button_1_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.849      ;
; 33.060 ; rst       ; button_debounce:debounce_inst|button_1_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.849      ;
; 33.060 ; rst       ; button_debounce:debounce_inst|button_1_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.849      ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source2          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.178      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.178      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.179      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.179      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.178      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.178      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.179      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.179      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.179      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.179      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.179      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.179      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.179      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL2                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.179      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.178      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source1          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.178      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.178      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.179      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.178      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.178      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.178      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.179      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.179      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.178      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.179      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.178      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.179      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.178      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL1                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.178      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.179      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.178      ;
; 3.856 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.178      ;
; 3.857 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.169      ;
; 3.857 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.169      ;
; 3.857 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.169      ;
; 3.857 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.169      ;
; 3.857 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.169      ;
; 3.857 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.169      ;
; 3.857 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 4.183      ;
; 3.857 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 4.183      ;
; 3.857 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 4.181      ;
; 3.857 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren4             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 4.181      ;
; 3.857 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.169      ;
; 3.857 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 4.169      ;
; 3.857 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC4                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 4.183      ;
; 3.857 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.114      ; 4.183      ;
; 3.858 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 4.182      ;
; 3.858 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 4.182      ;
; 3.858 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux2            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 4.182      ;
; 3.858 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 4.182      ;
; 3.858 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source3          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.181      ;
; 3.858 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC3                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 4.182      ;
; 3.858 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC4                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 4.182      ;
; 3.858 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.181      ;
; 3.858 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.181      ;
; 3.858 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.181      ;
; 3.858 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.181      ;
; 3.858 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.181      ;
; 3.858 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.181      ;
; 3.858 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.181      ;
; 3.872 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.185      ;
; 3.872 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.185      ;
; 3.872 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[13]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.185      ;
; 3.872 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.185      ;
; 3.872 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.185      ;
; 3.872 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.185      ;
; 3.872 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.185      ;
; 3.872 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.185      ;
; 3.872 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.185      ;
; 3.872 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.185      ;
; 3.872 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.185      ;
; 3.872 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.185      ;
; 3.872 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.185      ;
; 3.872 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.185      ;
; 3.872 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.185      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 4.197      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.193      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.193      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.193      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.193      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.193      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.193      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.193      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.193      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.193      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.193      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.193      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.113      ; 4.198      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.193      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.193      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.193      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 4.197      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 4.197      ;
; 3.873 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.112      ; 4.197      ;
; 3.874 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.189      ;
; 3.874 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.196      ;
; 3.874 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w2                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.194      ;
; 3.874 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.195      ;
; 3.874 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.195      ;
; 3.874 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.195      ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.941 ; rst       ; button_debounce:debounce_inst|button_3_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 6.235      ;
; 5.941 ; rst       ; button_debounce:debounce_inst|button_3_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 6.235      ;
; 5.941 ; rst       ; button_debounce:debounce_inst|button_3_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 6.235      ;
; 5.941 ; rst       ; button_debounce:debounce_inst|button_3_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 6.235      ;
; 5.941 ; rst       ; button_debounce:debounce_inst|button_out[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 6.235      ;
; 5.942 ; rst       ; button_debounce:debounce_inst|button_1_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 6.237      ;
; 5.942 ; rst       ; button_debounce:debounce_inst|button_1_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 6.237      ;
; 5.942 ; rst       ; button_debounce:debounce_inst|button_1_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 6.237      ;
; 5.942 ; rst       ; button_debounce:debounce_inst|button_1_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 6.237      ;
; 5.957 ; rst       ; button_debounce:debounce_inst|clk_div[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.249      ;
; 5.957 ; rst       ; button_debounce:debounce_inst|button_0_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.249      ;
; 5.957 ; rst       ; button_debounce:debounce_inst|button_0_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.249      ;
; 5.957 ; rst       ; button_debounce:debounce_inst|button_0_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.249      ;
; 5.957 ; rst       ; button_debounce:debounce_inst|button_0_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.249      ;
; 5.958 ; rst       ; button_debounce:debounce_inst|button_out[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.251      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|clk_div[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.249      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|clk_div[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.249      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|clk_div[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.249      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|clk_div[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.249      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|clk_div[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.249      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|clk_div[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.249      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|clk_div[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.249      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|clk_div[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.249      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|clk_div[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.249      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|clk_div[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.249      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|clk_div[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.249      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|clk_div[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.249      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|clk_div[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.249      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|clk_div[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.249      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|clk_div[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 6.249      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|button_2_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.252      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|button_2_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.252      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|button_2_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.252      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|button_2_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.252      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|button_out[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.251      ;
; 5.959 ; rst       ; button_debounce:debounce_inst|button_out[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.251      ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 50.957 ns




+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 79.87 MHz  ; 79.87 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 150.29 MHz ; 150.29 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.422  ; 0.000         ;
; mem_clk                                              ; 9.683  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.668 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.379 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; mem_clk                                              ; 2.378 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 13.441 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 33.509 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.460 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.347 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 8.236  ; 0.000         ;
; mem_clk                                              ; 8.236  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.714  ; 0.000         ;
; clk                                                  ; 9.855  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.715 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.422 ; sdram_dq[1]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[1]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.956     ; 3.534      ;
; 6.613 ; sdram_dq[0]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[0]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.956     ; 3.343      ;
; 6.648 ; sdram_dq[6]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[6]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.956     ; 3.308      ;
; 6.700 ; sdram_dq[3]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[3]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.956     ; 3.256      ;
; 6.787 ; sdram_dq[5]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[5]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.956     ; 3.169      ;
; 6.797 ; sdram_dq[7]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[7]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.956     ; 3.159      ;
; 6.804 ; sdram_dq[4]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[4]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.948     ; 3.160      ;
; 6.894 ; sdram_dq[2]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[2]                 ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.956     ; 3.062      ;
; 7.479 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 12.074     ;
; 7.479 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.449     ; 12.074     ;
; 7.551 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.001     ;
; 7.551 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.001     ;
; 7.551 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.001     ;
; 7.551 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.001     ;
; 7.551 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.001     ;
; 7.551 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.001     ;
; 7.551 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.001     ;
; 7.551 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.001     ;
; 7.551 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.001     ;
; 7.551 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 12.001     ;
; 7.654 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 12.277     ;
; 7.706 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.452     ; 11.844     ;
; 7.753 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.799     ;
; 7.753 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.799     ;
; 7.753 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.799     ;
; 7.753 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.799     ;
; 7.753 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.799     ;
; 7.772 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.421     ; 11.809     ;
; 7.772 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 12.159     ;
; 7.833 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 12.098     ;
; 7.889 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 12.030     ;
; 7.889 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 12.030     ;
; 7.889 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 12.030     ;
; 8.007 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.912     ;
; 8.007 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.912     ;
; 8.007 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.912     ;
; 8.068 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.851     ;
; 8.068 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.851     ;
; 8.068 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.851     ;
; 8.076 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.433     ; 11.493     ;
; 8.076 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.433     ; 11.493     ;
; 8.076 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.433     ; 11.493     ;
; 8.103 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 11.821     ;
; 8.108 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 11.819     ;
; 8.120 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 11.804     ;
; 8.142 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.760     ;
; 8.142 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.760     ;
; 8.142 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.760     ;
; 8.142 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.760     ;
; 8.142 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.760     ;
; 8.158 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 11.763     ;
; 8.160 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.387     ;
; 8.160 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.387     ;
; 8.160 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.387     ;
; 8.160 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.387     ;
; 8.160 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.387     ;
; 8.160 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[6]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.387     ;
; 8.160 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.387     ;
; 8.160 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.387     ;
; 8.160 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[14]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.387     ;
; 8.160 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[15]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.387     ;
; 8.185 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.362     ;
; 8.185 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.362     ;
; 8.185 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.362     ;
; 8.185 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.362     ;
; 8.185 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.362     ;
; 8.185 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.362     ;
; 8.190 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|prev_a_address[3]                                                                      ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 11.739     ;
; 8.190 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|prev_w_address[2]                                                                      ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 11.739     ;
; 8.221 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 11.703     ;
; 8.226 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 11.701     ;
; 8.229 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.099     ; 11.674     ;
; 8.229 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.099     ; 11.674     ;
; 8.238 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 11.686     ;
; 8.260 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.642     ;
; 8.260 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.642     ;
; 8.260 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.642     ;
; 8.260 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.642     ;
; 8.260 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.642     ;
; 8.274 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.427     ; 11.301     ;
; 8.274 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.427     ; 11.301     ;
; 8.274 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.427     ; 11.301     ;
; 8.274 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.427     ; 11.301     ;
; 8.276 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 11.645     ;
; 8.282 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.620     ;
; 8.282 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.620     ;
; 8.282 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.620     ;
; 8.282 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.620     ;
; 8.282 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.620     ;
; 8.282 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.620     ;
; 8.282 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.620     ;
; 8.282 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.620     ;
; 8.282 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.620     ;
; 8.282 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 11.620     ;
; 8.282 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 11.642     ;
; 8.287 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 11.640     ;
; 8.299 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 11.625     ;
; 8.309 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 11.616     ;
; 8.309 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[9] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 11.616     ;
; 8.309 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_alternate[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 11.616     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                              ;
+--------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 9.683  ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.555      ; 9.762      ;
; 10.167 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.559      ; 9.282      ;
; 10.359 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.559      ; 9.090      ;
; 10.359 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.559      ; 9.090      ;
; 10.359 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.559      ; 9.090      ;
; 10.774 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.558      ; 8.674      ;
; 10.786 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.559      ; 8.663      ;
; 10.786 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.559      ; 8.663      ;
; 11.164 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.558      ; 8.284      ;
; 11.500 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.559      ; 7.949      ;
; 11.500 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.559      ; 7.949      ;
; 11.561 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.558      ; 7.887      ;
; 11.628 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.558      ; 7.820      ;
; 11.702 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.558      ; 7.746      ;
; 11.706 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.558      ; 7.742      ;
; 11.765 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.558      ; 7.683      ;
; 11.796 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.555      ; 7.649      ;
; 11.809 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.558      ; 7.639      ;
; 11.831 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.560      ; 7.619      ;
; 11.836 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.555      ; 7.609      ;
; 11.837 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.558      ; 7.611      ;
; 11.838 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.555      ; 7.607      ;
; 11.839 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.555      ; 7.606      ;
; 11.841 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.558      ; 7.607      ;
; 11.846 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.555      ; 7.599      ;
; 11.876 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.558      ; 7.572      ;
; 11.889 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.558      ; 7.559      ;
; 11.892 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.555      ; 7.553      ;
; 11.893 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.555      ; 7.552      ;
; 11.901 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.558      ; 7.547      ;
; 11.939 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.558      ; 7.509      ;
; 11.988 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.558      ; 7.460      ;
+--------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.668 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.512     ; 4.822      ;
; 14.683 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.511     ; 4.808      ;
; 14.715 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.512     ; 4.775      ;
; 14.716 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.511     ; 4.775      ;
; 14.722 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[7]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.512     ; 4.768      ;
; 14.726 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.512     ; 4.764      ;
; 14.792 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[6]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.520     ; 4.690      ;
; 14.900 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.520     ; 4.582      ;
; 15.350 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 4.528      ;
; 15.687 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 4.190      ;
; 15.712 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 4.157      ;
; 15.728 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 4.149      ;
; 16.008 ; led_indicators[4]                                                                                                           ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 3.821      ;
; 16.055 ; led_indicators[6]                                                                                                           ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 3.774      ;
; 16.084 ; led_indicators[0]                                                                                                           ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 3.745      ;
; 16.121 ; led_indicators[9]                                                                                                           ; led_reg[1]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 3.708      ;
; 16.129 ; led_indicators[2]                                                                                                           ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 3.700      ;
; 16.145 ; led_indicators[11]                                                                                                          ; led_reg[3]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 3.684      ;
; 16.624 ; led_indicators[15]                                                                                                          ; led_reg[3]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 3.205      ;
; 16.666 ; led_indicators[1]                                                                                                           ; led_reg[1]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 3.163      ;
; 16.698 ; led_indicators[3]                                                                                                           ; led_reg[3]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 3.131      ;
; 16.839 ; led_indicators[13]                                                                                                          ; led_reg[1]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 2.990      ;
; 17.015 ; VGA:VGA_inst|VGA_mode                                                                                                       ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 2.800      ;
; 17.313 ; led_indicators[14]                                                                                                          ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 2.516      ;
; 17.352 ; led_indicators[12]                                                                                                          ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 2.477      ;
; 17.373 ; led_indicators[5]                                                                                                           ; led_reg[1]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 2.456      ;
; 17.390 ; led_indicators[10]                                                                                                          ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 2.439      ;
; 17.403 ; led_indicators[7]                                                                                                           ; led_reg[3]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 2.426      ;
; 17.430 ; led_indicators[8]                                                                                                           ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 2.399      ;
; 33.346 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.564      ;
; 33.346 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.564      ;
; 33.346 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.564      ;
; 33.346 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.564      ;
; 33.346 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.564      ;
; 33.346 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.564      ;
; 33.346 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.564      ;
; 33.346 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.564      ;
; 33.486 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.424      ;
; 33.486 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.424      ;
; 33.486 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.424      ;
; 33.486 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.424      ;
; 33.486 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.424      ;
; 33.486 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.424      ;
; 33.486 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.424      ;
; 33.486 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.424      ;
; 33.486 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.424      ;
; 33.486 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.424      ;
; 33.605 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.305      ;
; 33.605 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.305      ;
; 33.605 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.305      ;
; 33.605 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.305      ;
; 33.633 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 6.298      ;
; 33.691 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 6.240      ;
; 33.706 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.204      ;
; 33.715 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.195      ;
; 33.735 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.175      ;
; 33.735 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.175      ;
; 33.735 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.175      ;
; 33.735 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.175      ;
; 33.735 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.175      ;
; 33.735 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.175      ;
; 33.735 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.175      ;
; 33.735 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.175      ;
; 33.735 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.175      ;
; 33.735 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.175      ;
; 33.860 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.050      ;
; 33.860 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.050      ;
; 33.860 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.050      ;
; 33.860 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.050      ;
; 33.860 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.050      ;
; 33.860 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.050      ;
; 33.860 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.050      ;
; 33.860 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 6.050      ;
; 33.964 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 5.967      ;
; 34.248 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 5.662      ;
; 34.248 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 5.662      ;
; 34.248 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 5.662      ;
; 34.262 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 5.648      ;
; 34.262 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 5.648      ;
; 34.299 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 5.612      ;
; 34.305 ; indicator_select[0]                                                                                                         ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 5.623      ;
; 34.352 ; indicator_select[0]                                                                                                         ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 5.576      ;
; 34.484 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 5.427      ;
; 34.731 ; indicator_select[1]                                                                                                         ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 5.197      ;
; 34.732 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 5.199      ;
; 34.777 ; indicator_select[1]                                                                                                         ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 5.151      ;
; 34.793 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 5.117      ;
; 34.793 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 5.117      ;
; 34.793 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.092     ; 5.117      ;
; 34.847 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 5.083      ;
; 34.847 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 5.083      ;
; 34.847 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 5.083      ;
; 34.847 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 5.083      ;
; 34.847 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 5.083      ;
; 34.847 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 5.083      ;
; 34.847 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 5.083      ;
; 34.847 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 5.083      ;
; 34.847 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 5.083      ;
; 34.847 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 5.083      ;
; 34.848 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 5.082      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.379 ; memory_arbiter:arbiter_inst|port2_from_mem[5][0]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.034      ;
; 0.381 ; memory_arbiter:arbiter_inst|port2_from_mem[4][5]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.036      ;
; 0.381 ; memory_arbiter:arbiter_inst|port2_from_mem[6][5]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.036      ;
; 0.382 ; memory_arbiter:arbiter_inst|port2_from_mem[6][0]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.037      ;
; 0.385 ; memory_arbiter:arbiter_inst|port2_from_mem[6][4]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.040      ;
; 0.386 ; memory_arbiter:arbiter_inst|port2_from_mem[6][1]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.041      ;
; 0.386 ; memory_arbiter:arbiter_inst|port2_from_mem[4][4]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.041      ;
; 0.388 ; memory_arbiter:arbiter_inst|port1_from_mem[4][5]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a5~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.048      ;
; 0.390 ; memory_arbiter:arbiter_inst|port1_from_mem[7][6]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.051      ;
; 0.390 ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[1] ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ram_block1a1~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.045      ;
; 0.392 ; memory_arbiter:arbiter_inst|port1_from_mem[3][1]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a1~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.053      ;
; 0.393 ; memory_arbiter:arbiter_inst|port1_from_mem[0][6]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a5~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.053      ;
; 0.395 ; memory_arbiter:arbiter_inst|port1_from_mem[4][4]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.053      ;
; 0.396 ; memory_arbiter:arbiter_inst|port1_from_mem[6][1]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a1~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.057      ;
; 0.399 ; memory_arbiter:arbiter_inst|port1_from_mem[1][5]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.060      ;
; 0.399 ; memory_arbiter:arbiter_inst|port1_from_mem[1][4]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.059      ;
; 0.400 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_wren_reg            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_wren_reg                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|prev_hazard               ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|SC_reg                    ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|SC_reg                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|regf_wren_reg             ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                           ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                           ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                           ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                           ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                           ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|UART:UART_inst|tx_frame[3]                           ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|UART:UART_inst|tx_frame[1]                           ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|UART:UART_inst|tx_frame[2]                           ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                           ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|UART:UART_inst|tx_active                             ; serial:serial_inst|UART:UART_inst|tx_active                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                      ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                      ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|tx_active                                            ; serial:serial_inst|tx_active                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|clk_i2c                         ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|clk_i2c                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|stop_req_flag                   ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|stop_req_flag                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|start_req_flag                  ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|start_req_flag                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[9]           ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[9]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_ba                               ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_ba                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[2]                           ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[2]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[1]                           ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[0]                           ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[0]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                                   ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                                 ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; d_cache:d_cache_inst|CPU_wren_hold                                      ; d_cache:d_cache_inst|CPU_wren_hold                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; d_cache:d_cache_inst|d_miss_hold                                        ; d_cache:d_cache_inst|d_miss_hold                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; timer:timer_inst|count_active                                           ; timer:timer_inst|count_active                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM8_SP8_B8_I:SDRAM_controller|burst_count[2]                         ; SDRAM8_SP8_B8_I:SDRAM_controller|burst_count[2]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM8_SP8_B8_I:SDRAM_controller|state.S_INIT_LOAD                      ; SDRAM8_SP8_B8_I:SDRAM_controller|state.S_INIT_LOAD                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM8_SP8_B8_I:SDRAM_controller|state.S_REFRESH_NOP                    ; SDRAM8_SP8_B8_I:SDRAM_controller|state.S_REFRESH_NOP                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM8_SP8_B8_I:SDRAM_controller|state.S_READ_DATA                      ; SDRAM8_SP8_B8_I:SDRAM_controller|state.S_READ_DATA                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM8_SP8_B8_I:SDRAM_controller|burst_count[1]                         ; SDRAM8_SP8_B8_I:SDRAM_controller|burst_count[1]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM8_SP8_B8_I:SDRAM_controller|init_done                              ; SDRAM8_SP8_B8_I:SDRAM_controller|init_done                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memory_arbiter:arbiter_inst|port1_from_mem[1][2]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.062      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[3]                      ; serial:serial_inst|queue_8_8:tx_queue|read_addr[3]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[3]                     ; serial:serial_inst|queue_8_8:tx_queue|write_addr[3]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; interrupt_controller:intcon_inst|status[4]                              ; interrupt_controller:intcon_inst|status[4]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM8_SP8_B8_I:SDRAM_controller|refresh_flag                           ; SDRAM8_SP8_B8_I:SDRAM_controller|refresh_flag                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM8_SP8_B8_I:SDRAM_controller|init_refresh_count[2]                  ; SDRAM8_SP8_B8_I:SDRAM_controller|init_refresh_count[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM8_SP8_B8_I:SDRAM_controller|init_refresh_count[1]                  ; SDRAM8_SP8_B8_I:SDRAM_controller|init_refresh_count[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM8_SP8_B8_I:SDRAM_controller|init_refresh_count[0]                  ; SDRAM8_SP8_B8_I:SDRAM_controller|init_refresh_count[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memory_arbiter:arbiter_inst|arbiter_p1_ready                            ; memory_arbiter:arbiter_inst|arbiter_p1_ready                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; interrupt_controller:intcon_inst|status[3]                              ; interrupt_controller:intcon_inst|status[3]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; interrupt_controller:intcon_inst|status[5]                              ; interrupt_controller:intcon_inst|status[5]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                     ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                     ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; interrupt_controller:intcon_inst|status[6]                              ; interrupt_controller:intcon_inst|status[6]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; interrupt_controller:intcon_inst|status[0]                              ; interrupt_controller:intcon_inst|status[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; interrupt_controller:intcon_inst|status[7]                              ; interrupt_controller:intcon_inst|status[7]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; interrupt_controller:intcon_inst|status[1]                              ; interrupt_controller:intcon_inst|status[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; interrupt_controller:intcon_inst|status[2]                              ; interrupt_controller:intcon_inst|status[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2C_ri:i2c_ri_inst|ready_flag                                           ; I2C_ri:i2c_ri_inst|ready_flag                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                      ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                      ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[3]                      ; serial:serial_inst|queue_8_8:rx_queue|read_addr[3]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2C_ri:i2c_ri_inst|master_ack                                           ; I2C_ri:i2c_ri_inst|master_ack                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|rx_active                       ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|rx_active                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_active                       ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_active                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|VGA_mode                                                   ; VGA:VGA_inst|VGA_mode                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[3]                  ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[3]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|rx_active                             ; serial:serial_inst|UART:UART_inst|rx_active                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memory_arbiter:arbiter_inst|arbiter_p2_ready                            ; memory_arbiter:arbiter_inst|arbiter_p2_ready                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memory_arbiter:arbiter_inst|burst_offset[2]                             ; memory_arbiter:arbiter_inst|burst_offset[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memory_arbiter:arbiter_inst|burst_offset[1]                             ; memory_arbiter:arbiter_inst|burst_offset[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memory_arbiter:arbiter_inst|burst_offset[0]                             ; memory_arbiter:arbiter_inst|burst_offset[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[2] ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[2]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[3] ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[3]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[10]                            ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[9]                             ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[2]                             ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p2_control_enable                                          ; MSC:MSC_inst|p2_control_enable                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p1_control_enable                                          ; MSC:MSC_inst|p1_control_enable                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p1_reset_reg                                               ; MSC:MSC_inst|p1_reset_reg                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memory_arbiter:arbiter_inst|memory_p1_wren                              ; memory_arbiter:arbiter_inst|memory_p1_wren                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memory_arbiter:arbiter_inst|memory_p1_req                               ; memory_arbiter:arbiter_inst|memory_p1_req                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memory_arbiter:arbiter_inst|state.S_IDLE                                ; memory_arbiter:arbiter_inst|state.S_IDLE                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p2_active                                                  ; MSC:MSC_inst|p2_active                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p2_flush_req                                               ; MSC:MSC_inst|p2_flush_req                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; MSC:MSC_inst|p2_reset_req                                               ; MSC:MSC_inst|p2_reset_req                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RIPTIDE_III:CPU_inst|prev_int_rq                                        ; RIPTIDE_III:CPU_inst|prev_int_rq                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]               ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.400 ; indicator_select[1]                             ; indicator_select[1]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; indicator_select[0]                             ; indicator_select[0]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; button_debounce:debounce_inst|button_out[0]     ; button_debounce:debounce_inst|button_out[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_debounce:debounce_inst|button_0_count[0] ; button_debounce:debounce_inst|button_0_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_debounce:debounce_inst|button_out[1]     ; button_debounce:debounce_inst|button_out[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_debounce:debounce_inst|button_1_count[0] ; button_debounce:debounce_inst|button_1_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_debounce:debounce_inst|button_out[2]     ; button_debounce:debounce_inst|button_out[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_debounce:debounce_inst|button_2_count[0] ; button_debounce:debounce_inst|button_2_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_debounce:debounce_inst|button_out[3]     ; button_debounce:debounce_inst|button_out[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_debounce:debounce_inst|button_3_count[0] ; button_debounce:debounce_inst|button_3_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]       ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]       ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]       ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]     ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]     ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]      ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]      ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]      ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows        ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; button_debounce:debounce_inst|clk_div[0]        ; button_debounce:debounce_inst|clk_div[0]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]       ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]     ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]      ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.466 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]     ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.733      ;
; 0.469 ; rst_s                                           ; rst                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.471 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]      ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.474 ; indicator_select[1]                             ; led_reg[3]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.743      ;
; 0.476 ; indicator_select[1]                             ; led_reg[1]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
; 0.497 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s               ; VGA:VGA_inst|MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.765      ;
; 0.518 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows        ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.785      ;
; 0.616 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]       ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.883      ;
; 0.617 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]       ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.884      ;
; 0.627 ; button_debounce:debounce_inst|button_2_count[3] ; button_debounce:debounce_inst|button_2_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.895      ;
; 0.637 ; indicator_select[0]                             ; indicator_select[1]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.906      ;
; 0.641 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]       ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.909      ;
; 0.641 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]     ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.909      ;
; 0.641 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]     ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.909      ;
; 0.645 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.669 ; indicator_select[0]                             ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.938      ;
; 0.669 ; indicator_select[0]                             ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.938      ;
; 0.675 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]       ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.323      ;
; 0.683 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]      ; VGA:VGA_inst|MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.950      ;
; 0.690 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]       ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.338      ;
; 0.694 ; button_debounce:debounce_inst|clk_div[11]       ; button_debounce:debounce_inst|clk_div[11]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; button_debounce:debounce_inst|clk_div[8]        ; button_debounce:debounce_inst|clk_div[8]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; button_debounce:debounce_inst|clk_div[10]       ; button_debounce:debounce_inst|clk_div[10]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.698 ; prev_select                                     ; indicator_select[0]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.967      ;
; 0.699 ; button_debounce:debounce_inst|button_3_count[2] ; button_debounce:debounce_inst|button_3_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.699 ; prev_select                                     ; indicator_select[1]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.968      ;
; 0.700 ; button_debounce:debounce_inst|button_2_count[2] ; button_debounce:debounce_inst|button_2_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.701 ; button_debounce:debounce_inst|button_0_count[2] ; button_debounce:debounce_inst|button_0_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.701 ; button_debounce:debounce_inst|button_3_count[3] ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.701 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]      ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.702 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]      ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.703 ; button_debounce:debounce_inst|button_1_count[2] ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.703 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]       ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.703 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]       ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.703 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]       ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.703 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]       ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.704 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.704 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; button_debounce:debounce_inst|button_0_count[1] ; button_debounce:debounce_inst|button_0_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; button_debounce:debounce_inst|button_2_count[1] ; button_debounce:debounce_inst|button_2_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; button_debounce:debounce_inst|clk_div[6]        ; button_debounce:debounce_inst|clk_div[6]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]       ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]       ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; button_debounce:debounce_inst|button_0_count[3] ; button_debounce:debounce_inst|button_0_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; button_debounce:debounce_inst|clk_div[13]       ; button_debounce:debounce_inst|clk_div[13]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; button_debounce:debounce_inst|clk_div[5]        ; button_debounce:debounce_inst|clk_div[5]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; button_debounce:debounce_inst|clk_div[3]        ; button_debounce:debounce_inst|clk_div[3]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; button_debounce:debounce_inst|clk_div[2]        ; button_debounce:debounce_inst|clk_div[2]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]       ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]      ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; button_debounce:debounce_inst|button_1_count[3] ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; button_debounce:debounce_inst|button_1_count[1] ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; button_debounce:debounce_inst|clk_div[14]       ; button_debounce:debounce_inst|clk_div[14]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; button_debounce:debounce_inst|clk_div[12]       ; button_debounce:debounce_inst|clk_div[12]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; button_debounce:debounce_inst|clk_div[4]        ; button_debounce:debounce_inst|clk_div[4]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]       ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]      ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; button_debounce:debounce_inst|clk_div[15]       ; button_debounce:debounce_inst|clk_div[15]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]       ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.711 ; button_debounce:debounce_inst|clk_div[9]        ; button_debounce:debounce_inst|clk_div[9]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; button_debounce:debounce_inst|clk_div[7]        ; button_debounce:debounce_inst|clk_div[7]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]       ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]       ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]      ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]       ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.361      ;
; 0.715 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]      ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]       ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                              ;
+-------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.378 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.963      ; 6.451      ;
; 2.416 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.962      ; 6.488      ;
; 2.426 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.959      ; 6.495      ;
; 2.431 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.959      ; 6.500      ;
; 2.435 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.962      ; 6.507      ;
; 2.462 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.963      ; 6.535      ;
; 2.464 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.962      ; 6.536      ;
; 2.470 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.959      ; 6.539      ;
; 2.471 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.962      ; 6.543      ;
; 2.476 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.962      ; 6.548      ;
; 2.478 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.959      ; 6.547      ;
; 2.489 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.962      ; 6.561      ;
; 2.500 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.963      ; 6.573      ;
; 2.501 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.959      ; 6.570      ;
; 2.519 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.962      ; 6.591      ;
; 2.519 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.964      ; 6.593      ;
; 2.530 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.962      ; 6.602      ;
; 2.546 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.963      ; 6.619      ;
; 2.552 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.962      ; 6.624      ;
; 2.558 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.959      ; 6.627      ;
; 2.582 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.959      ; 6.651      ;
; 2.676 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.963      ; 6.749      ;
; 2.676 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.963      ; 6.749      ;
; 2.700 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.962      ; 6.772      ;
; 2.972 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.962      ; 7.044      ;
; 3.180 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.963      ; 7.253      ;
; 3.180 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.963      ; 7.253      ;
; 3.388 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.963      ; 7.461      ;
; 3.506 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.963      ; 7.579      ;
; 3.506 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.963      ; 7.579      ;
; 3.506 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.963      ; 7.579      ;
; 3.972 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.959      ; 8.041      ;
+-------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+-----------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.441 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.156     ; 6.405      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 6.395      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 6.395      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 6.395      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 6.395      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 6.395      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 6.395      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 6.395      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 6.395      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 6.395      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|burst_offset[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 6.398      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|burst_offset[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 6.398      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|burst_offset[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 6.398      ;
; 13.442 ; rst       ; VGA:VGA_inst|VGA_mode                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.152     ; 6.408      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[7][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.397      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[7][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.397      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 6.396      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 6.396      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[2][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.397      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[2][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.397      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[1][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 6.399      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[1][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 6.399      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[0][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 6.399      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[0][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 6.399      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[7][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.397      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[7][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.397      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 6.396      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 6.396      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 6.396      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[2][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.397      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[2][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.397      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[1][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 6.399      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[1][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 6.399      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[0][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 6.399      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[0][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 6.399      ;
; 13.442 ; rst       ; keyboard:keyboard_inst|tx_overwrite              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 6.381      ;
; 13.442 ; rst       ; keyboard:keyboard_inst|to_CPU[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 6.388      ;
; 13.442 ; rst       ; keyboard:keyboard_inst|rx_overwrite              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 6.388      ;
; 13.442 ; rst       ; keyboard:keyboard_inst|to_CPU[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 6.388      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[7][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.397      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[7][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.397      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 6.396      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 6.396      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 6.396      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[2][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.397      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[2][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.397      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[1][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 6.399      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[1][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 6.399      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[1][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 6.399      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[0][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 6.399      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[0][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 6.399      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[0][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 6.399      ;
; 13.442 ; rst       ; keyboard:keyboard_inst|to_CPU[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 6.388      ;
; 13.442 ; rst       ; keyboard:keyboard_inst|to_CPU[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 6.388      ;
; 13.442 ; rst       ; keyboard:keyboard_inst|to_CPU[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.172     ; 6.388      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[7][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.397      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[7][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.397      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.164     ; 6.396      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[2][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.397      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[2][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.163     ; 6.397      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[1][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 6.399      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[0][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 6.399      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 6.395      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 6.395      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 6.395      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 6.395      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 6.395      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 6.395      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.165     ; 6.395      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[2][1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 6.398      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[3][1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 6.398      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[1][1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 6.398      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[0][1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 6.398      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[5][1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 6.398      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[7][1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 6.398      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[4][1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 6.398      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[6][1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.162     ; 6.398      ;
; 13.442 ; rst       ; memory_arbiter:arbiter_inst|memory_p1_to_mem[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 6.381      ;
+--------+-----------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 33.509 ; rst       ; button_debounce:debounce_inst|button_out[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.407      ;
; 33.509 ; rst       ; button_debounce:debounce_inst|button_out[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.407      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|clk_div[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|clk_div[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|clk_div[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|clk_div[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|clk_div[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|clk_div[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|clk_div[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|clk_div[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|clk_div[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|clk_div[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|clk_div[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|clk_div[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|clk_div[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|clk_div[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|clk_div[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|clk_div[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|button_2_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 6.407      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|button_2_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 6.407      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|button_2_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 6.407      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|button_2_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 6.407      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|button_out[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 6.407      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|button_0_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|button_0_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|button_0_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.510 ; rst       ; button_debounce:debounce_inst|button_0_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 6.406      ;
; 33.521 ; rst       ; button_debounce:debounce_inst|button_3_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 6.397      ;
; 33.521 ; rst       ; button_debounce:debounce_inst|button_3_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 6.397      ;
; 33.521 ; rst       ; button_debounce:debounce_inst|button_3_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 6.397      ;
; 33.521 ; rst       ; button_debounce:debounce_inst|button_3_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 6.397      ;
; 33.521 ; rst       ; button_debounce:debounce_inst|button_out[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 6.397      ;
; 33.521 ; rst       ; button_debounce:debounce_inst|button_1_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 6.399      ;
; 33.521 ; rst       ; button_debounce:debounce_inst|button_1_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 6.399      ;
; 33.521 ; rst       ; button_debounce:debounce_inst|button_1_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 6.399      ;
; 33.521 ; rst       ; button_debounce:debounce_inst|button_1_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 6.399      ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.460 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.756      ;
; 3.460 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.756      ;
; 3.460 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.756      ;
; 3.460 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.756      ;
; 3.460 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.756      ;
; 3.460 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.756      ;
; 3.460 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.756      ;
; 3.460 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.756      ;
; 3.460 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.756      ;
; 3.460 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL2                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.756      ;
; 3.460 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.756      ;
; 3.460 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.756      ;
; 3.460 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.756      ;
; 3.460 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.756      ;
; 3.460 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.756      ;
; 3.460 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.756      ;
; 3.460 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren4             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 3.757      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 3.758      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 3.758      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux2            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 3.758      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 3.758      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source3          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.757      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC3                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 3.758      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC4                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 3.758      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.759      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.759      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.757      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.757      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 3.758      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.757      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.757      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.757      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.757      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.757      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC4                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.759      ;
; 3.461 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.759      ;
; 3.462 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.746      ;
; 3.462 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.746      ;
; 3.462 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.746      ;
; 3.462 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.746      ;
; 3.462 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.746      ;
; 3.462 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.746      ;
; 3.462 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.746      ;
; 3.462 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.746      ;
; 3.464 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source2          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.756      ;
; 3.464 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.756      ;
; 3.464 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.756      ;
; 3.464 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.756      ;
; 3.464 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.756      ;
; 3.464 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source1          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.756      ;
; 3.464 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.756      ;
; 3.464 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.756      ;
; 3.464 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.756      ;
; 3.464 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.756      ;
; 3.464 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.756      ;
; 3.464 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.756      ;
; 3.464 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.756      ;
; 3.464 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL1                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.756      ;
; 3.464 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.756      ;
; 3.464 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 3.756      ;
; 3.474 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 3.771      ;
; 3.474 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.772      ;
; 3.474 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 3.771      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.761      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[9]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.760      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.760      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[13]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.760      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.760      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.760      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.760      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.760      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.760      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.760      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.760      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.760      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.760      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.760      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.760      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 3.760      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.761      ;
; 3.475 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.761      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC2                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.769      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.769      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.769      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.769      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source2          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.769      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.772      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC1                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.772      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.772      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.772      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.772      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.772      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 3.772      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w3                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.769      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w4                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.769      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC5                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.769      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC6                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.769      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.769      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.769      ;
; 3.476 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.769      ;
+-------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.347 ; rst       ; button_debounce:debounce_inst|button_out[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.615      ;
; 5.348 ; rst       ; button_debounce:debounce_inst|button_3_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.616      ;
; 5.348 ; rst       ; button_debounce:debounce_inst|button_3_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.616      ;
; 5.348 ; rst       ; button_debounce:debounce_inst|button_3_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.616      ;
; 5.348 ; rst       ; button_debounce:debounce_inst|button_3_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.616      ;
; 5.348 ; rst       ; button_debounce:debounce_inst|button_1_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 5.618      ;
; 5.348 ; rst       ; button_debounce:debounce_inst|button_1_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 5.618      ;
; 5.348 ; rst       ; button_debounce:debounce_inst|button_1_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 5.618      ;
; 5.348 ; rst       ; button_debounce:debounce_inst|button_1_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 5.618      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|clk_div[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|clk_div[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|clk_div[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|clk_div[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|clk_div[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|clk_div[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|clk_div[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|clk_div[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|clk_div[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|clk_div[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|clk_div[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|clk_div[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|clk_div[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|clk_div[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|clk_div[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|clk_div[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|button_2_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 5.629      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|button_2_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 5.629      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|button_2_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 5.629      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|button_2_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 5.629      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|button_out[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 5.629      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|button_out[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|button_0_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|button_0_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|button_0_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|button_0_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
; 5.362 ; rst       ; button_debounce:debounce_inst|button_out[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.628      ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 51.484 ns




+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.920  ; 0.000         ;
; mem_clk                                              ; 12.445 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.701 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.132 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; mem_clk                                              ; 0.793 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16.605 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.642 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.715 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.725 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; 9.423  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.732  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.898  ; 0.000         ;
; mem_clk                                              ; 12.157 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.734 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 8.920  ; sdram_dq[1]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[1]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.785     ; 2.192      ;
; 8.944  ; sdram_dq[6]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[6]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.785     ; 2.168      ;
; 8.985  ; sdram_dq[3]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[3]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.785     ; 2.127      ;
; 8.997  ; sdram_dq[5]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[5]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.785     ; 2.115      ;
; 9.000  ; sdram_dq[0]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[0]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.785     ; 2.112      ;
; 9.002  ; sdram_dq[7]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[7]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.785     ; 2.110      ;
; 9.012  ; sdram_dq[4]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[4]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.782     ; 2.103      ;
; 9.121  ; sdram_dq[2]                                                                                                                    ; SDRAM8_SP8_B8_I:SDRAM_controller|from_mem[2]            ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.785     ; 1.991      ;
; 14.245 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 5.706      ;
; 14.270 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 5.478      ;
; 14.270 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.239     ; 5.478      ;
; 14.299 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.448      ;
; 14.299 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.448      ;
; 14.299 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.448      ;
; 14.299 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.448      ;
; 14.299 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.448      ;
; 14.299 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.448      ;
; 14.299 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.448      ;
; 14.299 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.448      ;
; 14.299 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.448      ;
; 14.299 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.448      ;
; 14.318 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 5.633      ;
; 14.347 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.243     ; 5.397      ;
; 14.351 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.396      ;
; 14.351 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.396      ;
; 14.351 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.396      ;
; 14.351 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.396      ;
; 14.351 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.240     ; 5.396      ;
; 14.353 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 5.586      ;
; 14.353 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 5.586      ;
; 14.353 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 5.586      ;
; 14.381 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 5.570      ;
; 14.414 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.221     ; 5.352      ;
; 14.426 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 5.513      ;
; 14.426 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 5.513      ;
; 14.426 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 5.513      ;
; 14.453 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.479      ;
; 14.453 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.479      ;
; 14.453 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.479      ;
; 14.453 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.479      ;
; 14.453 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.479      ;
; 14.462 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 5.471      ;
; 14.462 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 5.471      ;
; 14.466 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.483      ;
; 14.476 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 5.470      ;
; 14.489 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 5.450      ;
; 14.489 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 5.450      ;
; 14.489 ; RIPTIDE_III:CPU_inst|dest_waddr4[0]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 5.450      ;
; 14.491 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.441      ;
; 14.491 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.441      ;
; 14.491 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.441      ;
; 14.491 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.441      ;
; 14.491 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.441      ;
; 14.491 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.441      ;
; 14.491 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.441      ;
; 14.491 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.441      ;
; 14.491 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.441      ;
; 14.491 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.441      ;
; 14.492 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 5.454      ;
; 14.496 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.445      ;
; 14.505 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|prev_a_address[3]                                                                      ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 5.447      ;
; 14.518 ; RIPTIDE_III:CPU_inst|reg_file:reg_file0|prev_w_address[2]                                                                      ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 5.434      ;
; 14.526 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.406      ;
; 14.526 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.406      ;
; 14.526 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.406      ;
; 14.526 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.406      ;
; 14.526 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.406      ;
; 14.535 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 5.398      ;
; 14.535 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 5.398      ;
; 14.539 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.390      ;
; 14.539 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 5.410      ;
; 14.543 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.211      ;
; 14.543 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.211      ;
; 14.543 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.233     ; 5.211      ;
; 14.549 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 5.397      ;
; 14.564 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[0]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.368      ;
; 14.564 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[0]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.368      ;
; 14.564 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.368      ;
; 14.564 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.368      ;
; 14.564 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[7]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.368      ;
; 14.564 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[7]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.368      ;
; 14.564 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[8]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.368      ;
; 14.564 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[8]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.368      ;
; 14.564 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.368      ;
; 14.564 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.055     ; 5.368      ;
; 14.565 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 5.381      ;
; 14.569 ; RIPTIDE_III:CPU_inst|dest_waddr4[3]                                                                                            ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.372      ;
; 14.575 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.167      ;
; 14.575 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.167      ;
; 14.575 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.167      ;
; 14.575 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.167      ;
; 14.575 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[11]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.167      ;
; 14.575 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[13]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.167      ;
; 14.575 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.372      ;
; 14.575 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.372      ;
; 14.576 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.371      ;
; 14.579 ; RIPTIDE_III:CPU_inst|dest_waddr4[2]                                                                                            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|I_reg[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 5.368      ;
; 14.584 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.158      ;
; 14.584 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.158      ;
; 14.584 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.245     ; 5.158      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                              ;
+--------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 12.445 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.590      ; 6.035      ;
; 12.549 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.589      ; 5.930      ;
; 12.961 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.587      ; 5.516      ;
; 13.093 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.587      ; 5.384      ;
; 13.716 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.589      ; 4.763      ;
; 13.716 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.589      ; 4.763      ;
; 13.716 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.589      ; 4.763      ;
; 13.913 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.589      ; 4.566      ;
; 13.913 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.589      ; 4.566      ;
; 14.199 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.589      ; 4.280      ;
; 14.199 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.589      ; 4.280      ;
; 14.449 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.590      ; 4.031      ;
; 14.453 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.590      ; 4.027      ;
; 14.483 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.590      ; 3.997      ;
; 14.485 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.587      ; 3.992      ;
; 14.492 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.588      ; 3.986      ;
; 14.495 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.587      ; 3.982      ;
; 14.498 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.587      ; 3.979      ;
; 14.502 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.591      ; 3.979      ;
; 14.513 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.587      ; 3.964      ;
; 14.520 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.588      ; 3.958      ;
; 14.520 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.590      ; 3.960      ;
; 14.522 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.587      ; 3.955      ;
; 14.523 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.590      ; 3.957      ;
; 14.524 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.587      ; 3.953      ;
; 14.536 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.588      ; 3.942      ;
; 14.545 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.587      ; 3.932      ;
; 14.550 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.590      ; 3.930      ;
; 14.551 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.587      ; 3.926      ;
; 14.552 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.587      ; 3.925      ;
; 14.558 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.590      ; 3.922      ;
; 14.576 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.588      ; 3.902      ;
+--------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.701 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 2.011      ;
; 17.706 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 2.006      ;
; 17.717 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.995      ;
; 17.727 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.985      ;
; 17.727 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.985      ;
; 17.731 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[7]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.275     ; 1.981      ;
; 17.769 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[6]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.278     ; 1.940      ;
; 17.804 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.278     ; 1.905      ;
; 17.971 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 1.937      ;
; 18.142 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 1.766      ;
; 18.158 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 1.750      ;
; 18.167 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 1.738      ;
; 18.192 ; led_indicators[0]                                                                                                           ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 1.704      ;
; 18.205 ; led_indicators[2]                                                                                                           ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 1.691      ;
; 18.210 ; led_indicators[9]                                                                                                           ; led_reg[1]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 1.686      ;
; 18.213 ; led_indicators[4]                                                                                                           ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 1.683      ;
; 18.224 ; led_indicators[11]                                                                                                          ; led_reg[3]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 1.672      ;
; 18.226 ; led_indicators[6]                                                                                                           ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 1.670      ;
; 18.441 ; led_indicators[1]                                                                                                           ; led_reg[1]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 1.455      ;
; 18.448 ; led_indicators[3]                                                                                                           ; led_reg[3]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 1.448      ;
; 18.461 ; led_indicators[15]                                                                                                          ; led_reg[3]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 1.435      ;
; 18.566 ; led_indicators[13]                                                                                                          ; led_reg[1]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 1.330      ;
; 18.596 ; VGA:VGA_inst|VGA_mode                                                                                                       ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 1.291      ;
; 18.772 ; led_indicators[5]                                                                                                           ; led_reg[1]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 1.124      ;
; 18.786 ; led_indicators[10]                                                                                                          ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 1.110      ;
; 18.788 ; led_indicators[7]                                                                                                           ; led_reg[3]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 1.108      ;
; 18.792 ; led_indicators[8]                                                                                                           ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 1.104      ;
; 18.805 ; led_indicators[14]                                                                                                          ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 1.091      ;
; 18.811 ; led_indicators[12]                                                                                                          ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 1.085      ;
; 36.696 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 3.245      ;
; 36.696 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 3.245      ;
; 36.696 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 3.245      ;
; 36.696 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 3.245      ;
; 36.696 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 3.245      ;
; 36.696 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 3.245      ;
; 36.696 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 3.245      ;
; 36.696 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 3.245      ;
; 36.759 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.181      ;
; 36.759 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.181      ;
; 36.759 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.181      ;
; 36.759 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.181      ;
; 36.759 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.181      ;
; 36.759 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.181      ;
; 36.759 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.181      ;
; 36.759 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.181      ;
; 36.759 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.181      ;
; 36.759 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.181      ;
; 36.768 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.172      ;
; 36.768 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.172      ;
; 36.768 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.172      ;
; 36.768 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.172      ;
; 36.798 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 3.143      ;
; 36.803 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 3.138      ;
; 36.852 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.088      ;
; 36.852 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.088      ;
; 36.852 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.088      ;
; 36.852 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.088      ;
; 36.852 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.088      ;
; 36.852 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.088      ;
; 36.852 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.088      ;
; 36.852 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.088      ;
; 36.852 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.088      ;
; 36.852 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 3.088      ;
; 36.941 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.999      ;
; 36.941 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.999      ;
; 36.941 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.999      ;
; 36.941 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.999      ;
; 36.941 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.999      ;
; 36.941 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.999      ;
; 36.941 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.999      ;
; 36.941 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.999      ;
; 36.944 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 3.009      ;
; 36.980 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.973      ;
; 37.095 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.846      ;
; 37.095 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.846      ;
; 37.095 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.846      ;
; 37.119 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.834      ;
; 37.126 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.815      ;
; 37.139 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.802      ;
; 37.139 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.802      ;
; 37.219 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.722      ;
; 37.340 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.600      ;
; 37.340 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.600      ;
; 37.340 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 2.600      ;
; 37.389 ; indicator_select[0]                                                                                                         ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.561      ;
; 37.404 ; indicator_select[0]                                                                                                         ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.546      ;
; 37.461 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.034     ; 2.492      ;
; 37.557 ; indicator_select[1]                                                                                                         ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.393      ;
; 37.571 ; indicator_select[1]                                                                                                         ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.379      ;
; 37.584 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.367      ;
; 37.620 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.331      ;
; 37.633 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.321      ;
; 37.633 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.321      ;
; 37.633 ; button_debounce:debounce_inst|clk_div[7]                                                                                    ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.321      ;
; 37.639 ; button_debounce:debounce_inst|clk_div[12]                                                                                   ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.315      ;
; 37.639 ; button_debounce:debounce_inst|clk_div[12]                                                                                   ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.315      ;
; 37.639 ; button_debounce:debounce_inst|clk_div[12]                                                                                   ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.315      ;
; 37.665 ; indicator_select[0]                                                                                                         ; led_reg[1]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.285      ;
; 37.665 ; button_debounce:debounce_inst|clk_div[13]                                                                                   ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.289      ;
; 37.665 ; button_debounce:debounce_inst|clk_div[13]                                                                                   ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.289      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.132 ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[1] ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ram_block1a1~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.462      ;
; 0.136 ; memory_arbiter:arbiter_inst|port1_from_mem[4][4]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.466      ;
; 0.137 ; memory_arbiter:arbiter_inst|port1_from_mem[4][5]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a5~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.469      ;
; 0.137 ; memory_arbiter:arbiter_inst|port1_from_mem[1][5]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.469      ;
; 0.138 ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[3] ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ram_block1a6~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.469      ;
; 0.138 ; memory_arbiter:arbiter_inst|port1_from_mem[6][1]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a1~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.470      ;
; 0.139 ; memory_arbiter:arbiter_inst|port1_from_mem[0][6]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a5~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.471      ;
; 0.139 ; memory_arbiter:arbiter_inst|port1_from_mem[4][7]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a5~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.471      ;
; 0.139 ; memory_arbiter:arbiter_inst|port1_from_mem[1][2]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.471      ;
; 0.139 ; memory_arbiter:arbiter_inst|port1_from_mem[7][6]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.471      ;
; 0.140 ; memory_arbiter:arbiter_inst|port1_from_mem[3][1]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a1~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.472      ;
; 0.142 ; memory_arbiter:arbiter_inst|port1_from_mem[0][7]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a5~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.474      ;
; 0.142 ; memory_arbiter:arbiter_inst|port1_from_mem[1][6]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.474      ;
; 0.142 ; memory_arbiter:arbiter_inst|port1_from_mem[1][4]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.474      ;
; 0.144 ; memory_arbiter:arbiter_inst|port2_from_mem[5][0]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.469      ;
; 0.144 ; memory_arbiter:arbiter_inst|port1_from_mem[7][2]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.476      ;
; 0.144 ; memory_arbiter:arbiter_inst|port1_from_mem[5][4]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.476      ;
; 0.145 ; memory_arbiter:arbiter_inst|port2_from_mem[6][0]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.470      ;
; 0.145 ; memory_arbiter:arbiter_inst|port2_from_mem[4][5]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.470      ;
; 0.145 ; memory_arbiter:arbiter_inst|port2_from_mem[6][5]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.470      ;
; 0.145 ; memory_arbiter:arbiter_inst|port1_from_mem[4][6]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a5~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.477      ;
; 0.147 ; memory_arbiter:arbiter_inst|port2_from_mem[6][1]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; memory_arbiter:arbiter_inst|port2_from_mem[4][4]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; memory_arbiter:arbiter_inst|port2_from_mem[6][4]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a4~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; memory_arbiter:arbiter_inst|port1_from_mem[7][3]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.479      ;
; 0.148 ; memory_arbiter:arbiter_inst|port1_from_mem[2][3]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.481      ;
; 0.148 ; memory_arbiter:arbiter_inst|port1_from_mem[7][5]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.480      ;
; 0.148 ; memory_arbiter:arbiter_inst|port1_from_mem[3][0]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a1~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.480      ;
; 0.150 ; memory_arbiter:arbiter_inst|port1_from_mem[6][2]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a1~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.482      ;
; 0.151 ; memory_arbiter:arbiter_inst|port1_from_mem[0][5]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a5~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.483      ;
; 0.157 ; memory_arbiter:arbiter_inst|port2_from_mem[5][1]                        ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; SDRAM8_SP8_B8_I:SDRAM_controller|init_address[7]                        ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ram_block1a1~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.487      ;
; 0.158 ; memory_arbiter:arbiter_inst|port1_from_mem[3][3]                        ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a1~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.490      ;
; 0.159 ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[0] ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ram_block1a3~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.489      ;
; 0.167 ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[3] ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ram_block1a1~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.497      ;
; 0.170 ; SDRAM8_SP8_B8_I:SDRAM_controller|init_address[4]                        ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ram_block1a1~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.500      ;
; 0.173 ; SDRAM8_SP8_B8_I:SDRAM_controller|init_address[9]                        ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_vha1:auto_generated|ram_block1a1~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.503      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[8]                           ; serial:serial_inst|UART:UART_inst|tx_frame[8]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                           ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                           ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                           ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                           ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[3]                           ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[1]                           ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[2]                           ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[9]                           ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_active                             ; serial:serial_inst|UART:UART_inst|tx_active                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                      ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                      ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|tx_active                                            ; serial:serial_inst|tx_active                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[3]                      ; serial:serial_inst|queue_8_8:tx_queue|read_addr[3]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[3]                     ; serial:serial_inst|queue_8_8:tx_queue|write_addr[3]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|status[4]                              ; interrupt_controller:intcon_inst|status[4]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|status[5]                              ; interrupt_controller:intcon_inst|status[5]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                     ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                     ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|status[6]                              ; interrupt_controller:intcon_inst|status[6]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|status[0]                              ; interrupt_controller:intcon_inst|status[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|status[7]                              ; interrupt_controller:intcon_inst|status[7]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_ri:i2c_ri_inst|ready_flag                                           ; I2C_ri:i2c_ri_inst|ready_flag                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                      ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                      ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[3]                      ; serial:serial_inst|queue_8_8:rx_queue|read_addr[3]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_ri:i2c_ri_inst|master_ack                                           ; I2C_ri:i2c_ri_inst|master_ack                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|rx_active                       ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|rx_active                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|clk_i2c                         ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|clk_i2c                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_active                       ; I2C_ri:i2c_ri_inst|I2C_phy:i2c_phy_inst|tx_active                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|VGA_mode                                                   ; VGA:VGA_inst|VGA_mode                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[9]           ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[9]                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                  ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                  ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|rx_active                             ; serial:serial_inst|UART:UART_inst|rx_active                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[2] ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[2]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[3] ; SDRAM8_SP8_B8_I:SDRAM_controller|queue_8_8:init_fifo_inst|write_addr[3]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_ba                               ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_ba                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[10]                            ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[10]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[9]                             ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[9]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[2]                             ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[2]                           ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[2]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[1]                           ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[0]                           ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[0]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                                   ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_wren_reg            ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|latch_wren_reg                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|prev_hazard               ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|SC_reg                    ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|SC_reg                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|regf_wren_reg             ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                                 ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memory_arbiter:arbiter_inst|memory_p1_wren                              ; memory_arbiter:arbiter_inst|memory_p1_wren                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memory_arbiter:arbiter_inst|state.S_IDLE                                ; memory_arbiter:arbiter_inst|state.S_IDLE                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]               ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM8_SP8_B8_I:SDRAM_controller|state.S_INIT_LOAD                      ; SDRAM8_SP8_B8_I:SDRAM_controller|state.S_INIT_LOAD                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM8_SP8_B8_I:SDRAM_controller|state.S_REFRESH_NOP                    ; SDRAM8_SP8_B8_I:SDRAM_controller|state.S_REFRESH_NOP                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM8_SP8_B8_I:SDRAM_controller|state.S_READ_DATA                      ; SDRAM8_SP8_B8_I:SDRAM_controller|state.S_READ_DATA                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM8_SP8_B8_I:SDRAM_controller|wren                                   ; SDRAM8_SP8_B8_I:SDRAM_controller|wren                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM8_SP8_B8_I:SDRAM_controller|init_done                              ; SDRAM8_SP8_B8_I:SDRAM_controller|init_done                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; p_cache:p_cache_inst|p_miss_hold                                        ; p_cache:p_cache_inst|p_miss_hold                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; serial:serial_inst|tx_overwrite                                         ; serial:serial_inst|tx_overwrite                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM8_SP8_B8_I:SDRAM_controller|state.S_ACTIVATE                       ; SDRAM8_SP8_B8_I:SDRAM_controller|state.S_ACTIVATE                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM8_SP8_B8_I:SDRAM_controller|req_flag                               ; SDRAM8_SP8_B8_I:SDRAM_controller|req_flag                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM8_SP8_B8_I:SDRAM_controller|refresh_flag                           ; SDRAM8_SP8_B8_I:SDRAM_controller|refresh_flag                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; indicator_select[1]                             ; indicator_select[1]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; indicator_select[0]                             ; indicator_select[0]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; button_debounce:debounce_inst|button_0_count[0] ; button_debounce:debounce_inst|button_0_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; button_debounce:debounce_inst|button_1_count[0] ; button_debounce:debounce_inst|button_1_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; button_debounce:debounce_inst|button_out[2]     ; button_debounce:debounce_inst|button_out[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; button_debounce:debounce_inst|button_2_count[0] ; button_debounce:debounce_inst|button_2_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; button_debounce:debounce_inst|button_out[3]     ; button_debounce:debounce_inst|button_out[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]      ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]      ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]      ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows        ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; button_debounce:debounce_inst|button_out[0]     ; button_debounce:debounce_inst|button_out[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_debounce:debounce_inst|button_out[1]     ; button_debounce:debounce_inst|button_out[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_debounce:debounce_inst|button_3_count[0] ; button_debounce:debounce_inst|button_3_count[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]       ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]       ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]       ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]     ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]     ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; button_debounce:debounce_inst|clk_div[0]        ; button_debounce:debounce_inst|clk_div[0]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]      ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rst_s                                           ; rst                                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]       ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]     ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]      ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]     ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.209 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s               ; VGA:VGA_inst|MC6847_gen3:VDG|R[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; indicator_select[1]                             ; led_reg[3]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.332      ;
; 0.213 ; indicator_select[1]                             ; led_reg[1]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.218 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows        ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.339      ;
; 0.263 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]       ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]       ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.266 ; button_debounce:debounce_inst|button_2_count[3] ; button_debounce:debounce_inst|button_2_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.269 ; indicator_select[0]                             ; indicator_select[1]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.273 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]       ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.276 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]       ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.598      ;
; 0.277 ; indicator_select[0]                             ; led_reg[0]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]     ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; indicator_select[0]                             ; led_reg[2]                                                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]     ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.286 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]      ; VGA:VGA_inst|MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.407      ;
; 0.293 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]       ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.615      ;
; 0.297 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; button_debounce:debounce_inst|clk_div[11]       ; button_debounce:debounce_inst|clk_div[11]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; button_debounce:debounce_inst|clk_div[8]        ; button_debounce:debounce_inst|clk_div[8]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; button_debounce:debounce_inst|clk_div[10]       ; button_debounce:debounce_inst|clk_div[10]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.301 ; button_debounce:debounce_inst|button_3_count[2] ; button_debounce:debounce_inst|button_3_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; prev_select                                     ; indicator_select[1]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; prev_select                                     ; indicator_select[0]                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]       ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.623      ;
; 0.301 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]       ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.623      ;
; 0.302 ; button_debounce:debounce_inst|button_2_count[2] ; button_debounce:debounce_inst|button_2_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; button_debounce:debounce_inst|button_3_count[3] ; button_debounce:debounce_inst|button_3_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]       ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; button_debounce:debounce_inst|button_0_count[2] ; button_debounce:debounce_inst|button_0_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; button_debounce:debounce_inst|button_1_count[2] ; button_debounce:debounce_inst|button_1_count[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]       ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]       ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]       ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]       ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]      ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; button_debounce:debounce_inst|button_0_count[1] ; button_debounce:debounce_inst|button_0_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; button_debounce:debounce_inst|button_1_count[3] ; button_debounce:debounce_inst|button_1_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; button_debounce:debounce_inst|button_2_count[1] ; button_debounce:debounce_inst|button_2_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; button_debounce:debounce_inst|clk_div[15]       ; button_debounce:debounce_inst|clk_div[15]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; button_debounce:debounce_inst|clk_div[6]        ; button_debounce:debounce_inst|clk_div[6]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]       ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]      ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; button_debounce:debounce_inst|button_0_count[3] ; button_debounce:debounce_inst|button_0_count[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; button_debounce:debounce_inst|button_1_count[1] ; button_debounce:debounce_inst|button_1_count[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; button_debounce:debounce_inst|clk_div[14]       ; button_debounce:debounce_inst|clk_div[14]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; button_debounce:debounce_inst|clk_div[13]       ; button_debounce:debounce_inst|clk_div[13]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; button_debounce:debounce_inst|clk_div[5]        ; button_debounce:debounce_inst|clk_div[5]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; button_debounce:debounce_inst|clk_div[4]        ; button_debounce:debounce_inst|clk_div[4]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; button_debounce:debounce_inst|clk_div[3]        ; button_debounce:debounce_inst|clk_div[3]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; button_debounce:debounce_inst|clk_div[2]        ; button_debounce:debounce_inst|clk_div[2]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]       ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]       ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]      ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]      ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; button_debounce:debounce_inst|clk_div[12]       ; button_debounce:debounce_inst|clk_div[12]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; button_debounce:debounce_inst|clk_div[9]        ; button_debounce:debounce_inst|clk_div[9]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; button_debounce:debounce_inst|clk_div[7]        ; button_debounce:debounce_inst|clk_div[7]                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]       ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]       ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]       ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]       ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]      ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]      ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]     ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                              ;
+-------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.793 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.787      ; 3.690      ;
; 0.798 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.788      ; 3.696      ;
; 0.808 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.788      ; 3.706      ;
; 0.808 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.788      ; 3.706      ;
; 0.809 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.789      ; 3.708      ;
; 0.814 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.787      ; 3.711      ;
; 0.817 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.787      ; 3.714      ;
; 0.823 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.787      ; 3.720      ;
; 0.824 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.789      ; 3.723      ;
; 0.827 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.789      ; 3.726      ;
; 0.828 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.787      ; 3.725      ;
; 0.830 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.788      ; 3.728      ;
; 0.833 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.789      ; 3.732      ;
; 0.835 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.788      ; 3.733      ;
; 0.841 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.790      ; 3.741      ;
; 0.844 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.787      ; 3.741      ;
; 0.847 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.789      ; 3.746      ;
; 0.848 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.787      ; 3.745      ;
; 0.849 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.788      ; 3.747      ;
; 0.854 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.787      ; 3.751      ;
; 0.857 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.787      ; 3.754      ;
; 0.862 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.789      ; 3.761      ;
; 0.885 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.789      ; 3.784      ;
; 1.072 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.788      ; 3.970      ;
; 1.072 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.788      ; 3.970      ;
; 1.241 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.788      ; 4.139      ;
; 1.241 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.788      ; 4.139      ;
; 1.241 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.788      ; 4.139      ;
; 1.849 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.787      ; 4.746      ;
; 1.988 ; SDRAM8_SP8_B8_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.787      ; 4.885      ;
; 2.156 ; SDRAM8_SP8_B8_I:SDRAM_controller|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.788      ; 5.054      ;
; 2.568 ; SDRAM8_SP8_B8_I:SDRAM_controller|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.789      ; 5.467      ;
+-------+-----------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+-----------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.290      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.290      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.290      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.290      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.290      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.290      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.290      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.290      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.290      ;
; 16.605 ; rst       ; keyboard:keyboard_inst|to_CPU[6]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.286      ;
; 16.605 ; rst       ; VGA:VGA_inst|VGA_mode                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.301      ;
; 16.605 ; rst       ; keyboard:keyboard_inst|to_CPU[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 3.286      ;
; 16.605 ; rst       ; keyboard:keyboard_inst|to_CPU[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.099     ; 3.283      ;
; 16.605 ; rst       ; serial:serial_inst|to_CPU[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.099     ; 3.283      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.290      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.290      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[5][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.289      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.290      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[1][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.289      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.290      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.290      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[6][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.290      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port1_from_mem[3][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 3.290      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|mem_address_base[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 3.284      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|memory_p1_to_mem[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.282      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[2][2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.292      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[3][2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.292      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[1][2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.292      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[0][2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.292      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[6][2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.292      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|memory_p1_to_mem[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.282      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|memory_p1_to_mem[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.282      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[3][4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.292      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[2][4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.292      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[0][4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.292      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[1][4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.292      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[5][4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.282      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|port2_to_mem[7][4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.292      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|memory_p1_to_mem[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.282      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|memory_p1_to_mem[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.282      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|memory_p1_to_mem[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.282      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|memory_p1_to_mem[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.282      ;
; 16.605 ; rst       ; memory_arbiter:arbiter_inst|memory_p1_to_mem[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.282      ;
; 16.606 ; rst       ; MSC:MSC_inst|prev_p1_req                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 3.280      ;
; 16.606 ; rst       ; MSC:MSC_inst|p1_active                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 3.280      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|burst_offset[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 3.292      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|burst_offset[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 3.292      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|burst_offset[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 3.292      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|arbiter_p2_ready     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.098     ; 3.283      ;
; 16.606 ; rst       ; MSC:MSC_inst|prev_p2_req                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 3.280      ;
; 16.606 ; rst       ; MSC:MSC_inst|p2_active                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 3.280      ;
; 16.606 ; rst       ; serial:serial_inst|to_CPU[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.288      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[7][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 3.292      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[7][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 3.292      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.299      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.299      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.299      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.299      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.299      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.291      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.291      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[2][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 3.292      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[2][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 3.292      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[1][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 3.293      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[1][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 3.293      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[0][7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 3.293      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[0][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 3.293      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[7][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 3.292      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[7][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 3.292      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.299      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.299      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.299      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.299      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.299      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.299      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.299      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.291      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.291      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.291      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[2][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 3.292      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[2][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 3.292      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[1][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 3.293      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[1][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 3.293      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[0][5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 3.293      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[0][4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 3.293      ;
; 16.606 ; rst       ; keyboard:keyboard_inst|tx_overwrite              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 3.281      ;
; 16.606 ; rst       ; serial:serial_inst|tx_overwrite                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.286      ;
; 16.606 ; rst       ; serial:serial_inst|to_CPU[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.286      ;
; 16.606 ; rst       ; serial:serial_inst|to_CPU[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 3.288      ;
; 16.606 ; rst       ; serial:serial_inst|rx_overwrite                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.286      ;
; 16.606 ; rst       ; serial:serial_inst|to_CPU[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 3.286      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[7][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 3.292      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[7][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 3.292      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.299      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[6][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.299      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.299      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[5][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.299      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.299      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[4][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.291      ;
; 16.606 ; rst       ; memory_arbiter:arbiter_inst|port2_from_mem[3][2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 3.291      ;
+--------+-----------+--------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 36.642 ; rst       ; button_debounce:debounce_inst|clk_div[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|clk_div[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|clk_div[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|clk_div[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|clk_div[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|clk_div[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|clk_div[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|clk_div[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|clk_div[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|clk_div[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|clk_div[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|clk_div[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|clk_div[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|clk_div[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|clk_div[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|clk_div[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|button_2_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.302      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|button_2_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.302      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|button_2_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.302      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|button_2_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.302      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|button_out[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.302      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|button_0_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|button_0_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|button_0_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.642 ; rst       ; button_debounce:debounce_inst|button_0_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.301      ;
; 36.643 ; rst       ; button_debounce:debounce_inst|button_out[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.301      ;
; 36.643 ; rst       ; button_debounce:debounce_inst|button_out[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.301      ;
; 36.649 ; rst       ; button_debounce:debounce_inst|button_out[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 3.296      ;
; 36.649 ; rst       ; button_debounce:debounce_inst|button_1_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.298      ;
; 36.649 ; rst       ; button_debounce:debounce_inst|button_1_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.298      ;
; 36.649 ; rst       ; button_debounce:debounce_inst|button_1_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.298      ;
; 36.649 ; rst       ; button_debounce:debounce_inst|button_1_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.298      ;
; 36.650 ; rst       ; button_debounce:debounce_inst|button_3_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 3.296      ;
; 36.650 ; rst       ; button_debounce:debounce_inst|button_3_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 3.296      ;
; 36.650 ; rst       ; button_debounce:debounce_inst|button_3_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 3.296      ;
; 36.650 ; rst       ; button_debounce:debounce_inst|button_3_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 3.296      ;
+--------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+-------+--------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.715 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.859      ;
; 1.715 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.859      ;
; 1.715 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC4                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.859      ;
; 1.715 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 1.859      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.846      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.846      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.846      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source2         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.856      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.856      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.857      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.857      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.856      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.856      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.857      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.857      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.857      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.857      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.857      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.857      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.857      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL2                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.857      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.856      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source1         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.856      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.856      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.857      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.856      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.856      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.856      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.857      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.857      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.856      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.857      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.856      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.857      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.856      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL1                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.856      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.857      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.846      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.846      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.846      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source3         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.858      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.858      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.858      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.858      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.856      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.856      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.858      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.858      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.858      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.858      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren4            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.858      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.858      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.846      ;
; 1.716 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.846      ;
; 1.717 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.859      ;
; 1.717 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.859      ;
; 1.717 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux2           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.859      ;
; 1.717 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.859      ;
; 1.717 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC3                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.859      ;
; 1.717 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|SC4                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.859      ;
; 1.721 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.864      ;
; 1.721 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.863      ;
; 1.721 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC2                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.861      ;
; 1.721 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.861      ;
; 1.721 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.861      ;
; 1.721 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC1                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.861      ;
; 1.721 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w3               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.863      ;
; 1.721 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w4               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.863      ;
; 1.721 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC5                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.863      ;
; 1.721 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC6                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.863      ;
; 1.721 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.863      ;
; 1.721 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.863      ;
; 1.721 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren3            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.862      ;
; 1.721 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[8] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.864      ;
; 1.721 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|WC3                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 1.863      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.855      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.854      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.854      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.854      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.854      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.854      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.854      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.854      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.854      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.854      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.854      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|n_LB_w2               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.861      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.860      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.861      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.860      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.860      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.860      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.861      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.861      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.860      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.861      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source2         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.861      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren2            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.861      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 1.854      ;
; 1.722 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT2                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.860      ;
+-------+--------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.725 ; rst       ; button_debounce:debounce_inst|button_3_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 2.849      ;
; 2.725 ; rst       ; button_debounce:debounce_inst|button_3_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 2.849      ;
; 2.725 ; rst       ; button_debounce:debounce_inst|button_3_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 2.849      ;
; 2.725 ; rst       ; button_debounce:debounce_inst|button_3_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 2.849      ;
; 2.725 ; rst       ; button_debounce:debounce_inst|button_out[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 2.849      ;
; 2.725 ; rst       ; button_debounce:debounce_inst|button_1_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.851      ;
; 2.725 ; rst       ; button_debounce:debounce_inst|button_1_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.851      ;
; 2.725 ; rst       ; button_debounce:debounce_inst|button_1_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.851      ;
; 2.725 ; rst       ; button_debounce:debounce_inst|button_1_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 2.851      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|clk_div[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.852      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|clk_div[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.852      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|clk_div[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.852      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|clk_div[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.852      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|clk_div[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.852      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|clk_div[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.852      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|clk_div[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.852      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|clk_div[8]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.852      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|clk_div[9]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.852      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|clk_div[10]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.852      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|clk_div[11]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.852      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|clk_div[12]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.852      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|clk_div[13]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.852      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|clk_div[14]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.852      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|clk_div[15]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.852      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|button_2_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 2.853      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|button_2_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 2.853      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|button_2_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 2.853      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|button_2_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 2.853      ;
; 2.730 ; rst       ; button_debounce:debounce_inst|button_out[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 2.853      ;
; 2.731 ; rst       ; button_debounce:debounce_inst|clk_div[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.853      ;
; 2.731 ; rst       ; button_debounce:debounce_inst|button_out[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.853      ;
; 2.731 ; rst       ; button_debounce:debounce_inst|button_0_count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.853      ;
; 2.731 ; rst       ; button_debounce:debounce_inst|button_0_count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.853      ;
; 2.731 ; rst       ; button_debounce:debounce_inst|button_0_count[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.853      ;
; 2.731 ; rst       ; button_debounce:debounce_inst|button_0_count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.853      ;
; 2.731 ; rst       ; button_debounce:debounce_inst|button_out[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 2.853      ;
+-------+-----------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 55.837 ns




+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 5.804  ; 0.132 ; 12.969   ; 1.715   ; 8.236               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.194 ; 0.186 ; 33.047   ; 2.725   ; 19.715              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.804  ; 0.132 ; 12.969   ; 1.715   ; 9.714               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 8.236               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  mem_clk                                              ; 8.766  ; 0.793 ; N/A      ; N/A     ; 8.236               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_clk                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TXD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wre_n   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VSYNC         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i2c_sda                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i2c_scl                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_clk_d               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; button[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2_data_d              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; button[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; button[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RXD                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; button[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TXD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.08 V              ; -0.0017 V           ; 0.062 V                              ; 0.237 V                              ; 9.93e-09 s                  ; 6.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.08 V             ; -0.0017 V          ; 0.062 V                             ; 0.237 V                             ; 9.93e-09 s                 ; 6.46e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.08 V              ; -0.00147 V          ; 0.064 V                              ; 0.242 V                              ; 9.98e-09 s                  ; 6.49e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.08 V             ; -0.00147 V         ; 0.064 V                             ; 0.242 V                             ; 9.98e-09 s                 ; 6.49e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.08 V              ; -0.00147 V          ; 0.064 V                              ; 0.242 V                              ; 9.98e-09 s                  ; 6.49e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.08 V             ; -0.00147 V         ; 0.064 V                             ; 0.242 V                             ; 9.98e-09 s                 ; 6.49e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TXD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; 9.01e-07 V          ; 0.149 V                              ; 0.15 V                               ; 1.21e-08 s                  ; 8.04e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; 9.01e-07 V         ; 0.149 V                             ; 0.15 V                              ; 1.21e-08 s                 ; 8.04e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; 1.34e-06 V          ; 0.153 V                              ; 0.125 V                              ; 1.21e-08 s                  ; 8.11e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; 1.34e-06 V         ; 0.153 V                             ; 0.125 V                             ; 1.21e-08 s                 ; 8.11e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dqm     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; HSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; 1.34e-06 V          ; 0.153 V                              ; 0.125 V                              ; 1.21e-08 s                  ; 8.11e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; 1.34e-06 V         ; 0.153 V                             ; 0.125 V                             ; 1.21e-08 s                 ; 8.11e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TXD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ps2_clk_q     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ps2_data_q    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_cke     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.46 V              ; -0.00649 V          ; 0.334 V                              ; 0.31 V                               ; 7.87e-09 s                  ; 5.6e-09 s                   ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.46 V             ; -0.00649 V         ; 0.334 V                             ; 0.31 V                              ; 7.87e-09 s                 ; 5.6e-09 s                  ; No                        ; No                        ;
; sdram_a[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.46 V              ; -0.00608 V          ; 0.311 V                              ; 0.314 V                              ; 7.88e-09 s                  ; 5.61e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.31e-07 V                  ; 3.46 V             ; -0.00608 V         ; 0.311 V                             ; 0.314 V                             ; 7.88e-09 s                 ; 5.61e-09 s                 ; Yes                       ; No                        ;
; sdram_a[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.46 V              ; -0.00608 V          ; 0.311 V                              ; 0.314 V                              ; 7.88e-09 s                  ; 5.61e-09 s                  ; Yes                        ; No                         ; 3.46 V                      ; 3.31e-07 V                  ; 3.46 V             ; -0.00608 V         ; 0.311 V                             ; 0.314 V                             ; 7.88e-09 s                 ; 5.61e-09 s                 ; Yes                       ; No                        ;
; sdram_dq[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 32       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2124     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 31       ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 982      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 159440   ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 32       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2124     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 31       ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 982      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 159440   ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 278      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 236      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 36       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 278      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 236      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
; sdram_clk                                            ; mem_clk                                              ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Jul 07 16:51:10 2022
Info: Command: quartus_sta RIPTIDE-III_DragonBoard -c riptide_PVP
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.804
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.804               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     8.766               0.000 mem_clk 
    Info (332119):    14.194               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.452               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.769               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 12.969
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.969               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    33.047               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.856
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.856               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.941               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 8.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.236               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.236               0.000 mem_clk 
    Info (332119):     9.716               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.858               0.000 clk 
    Info (332119):    19.717               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 50.957 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.422
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.422               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.683               0.000 mem_clk 
    Info (332119):    14.668               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.379               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.400               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.378               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 13.441
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.441               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    33.509               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.460
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.460               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.347               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 8.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.236               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.236               0.000 mem_clk 
    Info (332119):     9.714               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.855               0.000 clk 
    Info (332119):    19.715               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 51.484 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.920
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.920               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.445               0.000 mem_clk 
    Info (332119):    17.701               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.793               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 16.605
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.605               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    36.642               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.715               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.725               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.732               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.898               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    12.157               0.000 mem_clk 
    Info (332119):    19.734               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 55.837 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4946 megabytes
    Info: Processing ended: Thu Jul 07 16:51:13 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


