--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

P:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Skifte_reg_til_Parallel.twx Skifte_reg_til_Parallel.ncd -o
Skifte_reg_til_Parallel.twr Skifte_reg_til_Parallel.pcf -ucf Top_counter.ucf

Design file:              Skifte_reg_til_Parallel.ncd
Physical constraint file: Skifte_reg_til_Parallel.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SCK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
MOSI        |    0.968(R)|    1.667(R)|SCK_BUFGP         |   0.000|
SSnot       |    0.896(R)|    1.761(R)|SCK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock SCK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |    8.757(R)|SCK_BUFGP         |   0.000|
LED<1>      |    9.462(R)|SCK_BUFGP         |   0.000|
LED<2>      |    8.881(R)|SCK_BUFGP         |   0.000|
LED<3>      |    9.385(R)|SCK_BUFGP         |   0.000|
LED<4>      |    8.820(R)|SCK_BUFGP         |   0.000|
LED<5>      |    9.596(R)|SCK_BUFGP         |   0.000|
LED<6>      |    9.408(R)|SCK_BUFGP         |   0.000|
LED<7>      |    7.189(R)|SCK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock SCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SCK            |    1.865|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SSnot          |LED<0>         |    6.627|
SSnot          |LED<1>         |    6.597|
SSnot          |LED<2>         |    6.607|
SSnot          |LED<3>         |    6.905|
SSnot          |LED<4>         |    6.898|
SSnot          |LED<5>         |    6.882|
SSnot          |LED<6>         |    6.306|
SSnot          |LED<7>         |    6.296|
---------------+---------------+---------+


Analysis completed Fri Jun 06 10:07:35 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4487 MB



