<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml TL.twx TL.ncd -o TL.twr TL.pcf -ucf
pong_contoller_nexys_II.ucf

</twCmdLine><twDesign>TL.ncd</twDesign><twDesignPath>TL.ncd</twDesignPath><twPCF>TL.pcf</twPCF><twPcfPath>TL.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-12-04</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_CLK_50M_I = PERIOD &quot;CLK_50M_I&quot; 20 ns HIGH 50%;" ScopeName="">TS_CLK_50M_I = PERIOD TIMEGRP &quot;CLK_50M_I&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_50M_I = PERIOD TIMEGRP &quot;CLK_50M_I&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="Inst_dcm/DCM_SP_INST/CLKIN" logResource="Inst_dcm/DCM_SP_INST/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="Inst_dcm/CLKIN_IBUFG"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="Inst_dcm/DCM_SP_INST/CLKIN" logResource="Inst_dcm/DCM_SP_INST/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="Inst_dcm/CLKIN_IBUFG"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmpc" slack="15.834" period="20.000" constraintValue="20.000" deviceLimit="4.166" freqLimit="240.038" physResource="Inst_dcm/DCM_SP_INST/CLKIN" logResource="Inst_dcm/DCM_SP_INST/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="Inst_dcm/CLKIN_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLK_50M_I = PERIOD &quot;CLK_50M_I&quot; 20 ns HIGH 50%;" ScopeName="">TS_Inst_dcm_CLK0_BUF = PERIOD TIMEGRP &quot;Inst_dcm_CLK0_BUF&quot; TS_CLK_50M_I HIGH         50%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti (SLICE_X32Y61.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.893</twSlack><twSrc BELType="FF">Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twSrc><twDest BELType="FF">Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twDest><twTotPathDel>2.087</twTotPathDel><twClkSkew dest = "0.085" src = "0.105">0.020</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twSrc><twDest BELType='FF'>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_dcm_50M</twSrcClk><twPathDel><twSite>SLICE_X32Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp><twBEL>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y61.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twComp><twBEL>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twBEL></twPathDel><twLogDel>1.034</twLogDel><twRouteDel>1.053</twRouteDel><twTotDel>2.087</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_dcm_50M</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (SLICE_X32Y73.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.533</twSlack><twSrc BELType="FF">Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twSrc><twDest BELType="FF">Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twDest><twTotPathDel>1.467</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twSrc><twDest BELType='FF'>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_dcm_50M</twSrcClk><twPathDel><twSite>SLICE_X32Y73.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp><twBEL>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y73.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y73.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp><twBEL>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twBEL></twPathDel><twLogDel>1.012</twLogDel><twRouteDel>0.455</twRouteDel><twTotDel>1.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_dcm_50M</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (SLICE_X32Y72.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.552</twSlack><twSrc BELType="FF">Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twSrc><twDest BELType="FF">Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twDest><twTotPathDel>1.448</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twSrc><twDest BELType='FF'>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_dcm_50M</twSrcClk><twPathDel><twSite>SLICE_X32Y73.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp><twBEL>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y72.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y72.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp><twBEL>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>0.474</twRouteDel><twTotDel>1.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_dcm_50M</twDestClk><twPctLog>67.3</twPctLog><twPctRoute>32.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_dcm_CLK0_BUF = PERIOD TIMEGRP &quot;Inst_dcm_CLK0_BUF&quot; TS_CLK_50M_I HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2 (SLICE_X32Y72.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.005</twSlack><twSrc BELType="FF">Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twSrc><twDest BELType="FF">Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twDest><twTotPathDel>1.005</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twSrc><twDest BELType='FF'>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_dcm_50M</twSrcClk><twPathDel><twSite>SLICE_X32Y73.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp><twBEL>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y72.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.379</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp><twBEL>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twBEL></twPathDel><twLogDel>0.626</twLogDel><twRouteDel>0.379</twRouteDel><twTotDel>1.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_dcm_50M</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1 (SLICE_X32Y73.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.020</twSlack><twSrc BELType="FF">Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twSrc><twDest BELType="FF">Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twDest><twTotPathDel>1.020</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twSrc><twDest BELType='FF'>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_dcm_50M</twSrcClk><twPathDel><twSite>SLICE_X32Y73.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp><twBEL>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y73.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y73.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;1&gt;</twComp><twBEL>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1</twBEL></twPathDel><twLogDel>0.656</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>1.020</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_dcm_50M</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti (SLICE_X32Y61.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.536</twSlack><twSrc BELType="FF">Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twSrc><twDest BELType="FF">Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twDest><twTotPathDel>1.516</twTotPathDel><twClkSkew dest = "0.085" src = "0.105">0.020</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twSrc><twDest BELType='FF'>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_dcm_50M</twSrcClk><twPathDel><twSite>SLICE_X32Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp><twBEL>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y61.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.842</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rst_delay&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twComp><twBEL>Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/rsti</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>0.842</twRouteDel><twTotDel>1.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_dcm_50M</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="25"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_dcm_CLK0_BUF = PERIOD TIMEGRP &quot;Inst_dcm_CLK0_BUF&quot; TS_CLK_50M_I HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="26" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN" logResource="Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="clk_dcm_50M"/><twPinLimit anchorID="27" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN" logResource="Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="clk_dcm_50M"/><twPinLimit anchorID="28" type="MINPERIOD" name="Tdcmpc" slack="15.834" period="20.000" constraintValue="20.000" deviceLimit="4.166" freqLimit="240.038" physResource="Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN" logResource="Inst_mb/clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="clk_dcm_50M"/></twPinLimitRpt></twConst><twConst anchorID="29" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CLK_50M_I = PERIOD &quot;CLK_50M_I&quot; 20 ns HIGH 50%;" ScopeName="">TS_Inst_dcm_CLKFX_BUF = PERIOD TIMEGRP &quot;Inst_dcm_CLKFX_BUF&quot; TS_CLK_50M_I / 0.5         HIGH 50%;</twConstName><twItemCnt>297</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>188</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.944</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Filter_3x3/Mshreg_h_sync_next_44/SRLC16E (SLICE_X36Y33.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.056</twSlack><twSrc BELType="FF">Inst_Filter_3x3/Mshreg_h_sync_next_43/SRLC16E</twSrc><twDest BELType="FF">Inst_Filter_3x3/Mshreg_h_sync_next_44/SRLC16E</twDest><twTotPathDel>5.934</twTotPathDel><twClkSkew dest = "0.042" src = "0.052">0.010</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Filter_3x3/Mshreg_h_sync_next_43/SRLC16E</twSrc><twDest BELType='FF'>Inst_Filter_3x3/Mshreg_h_sync_next_44/SRLC16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_3_CLK_O_OBUF</twSrcClk><twPathDel><twSite>SLICE_X38Y44.XB</twSite><twDelType>Tregxb</twDelType><twDelInfo twEdge="twRising">3.583</twDelInfo><twComp>Inst_Filter_3x3/Mshreg_h_sync_next_43</twComp><twBEL>Inst_Filter_3x3/Mshreg_h_sync_next_43/SRLC16E.CE</twBEL><twBEL>Inst_Filter_3x3/Mshreg_h_sync_next_43/SRLC16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y33.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.909</twDelInfo><twComp>Inst_Filter_3x3/Mshreg_h_sync_next_43</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y33.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_Filter_3x3/Mshreg_h_sync_next_45</twComp><twBEL>Inst_Filter_3x3/Mshreg_h_sync_next_44/SRLC16E</twBEL></twPathDel><twLogDel>4.025</twLogDel><twRouteDel>1.909</twRouteDel><twTotDel>5.934</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ADC_3_CLK_O_OBUF</twDestClk><twPctLog>67.8</twPctLog><twPctRoute>32.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Filter_3x3/Mshreg_v_sync_next_4/SRLC16E (SLICE_X46Y35.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.412</twSlack><twSrc BELType="FF">Inst_Filter_3x3/Mshreg_v_sync_next_3/SRLC16E</twSrc><twDest BELType="FF">Inst_Filter_3x3/Mshreg_v_sync_next_4/SRLC16E</twDest><twTotPathDel>5.577</twTotPathDel><twClkSkew dest = "0.020" src = "0.031">0.011</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Filter_3x3/Mshreg_v_sync_next_3/SRLC16E</twSrc><twDest BELType='FF'>Inst_Filter_3x3/Mshreg_v_sync_next_4/SRLC16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_3_CLK_O_OBUF</twSrcClk><twPathDel><twSite>SLICE_X40Y28.XB</twSite><twDelType>Tregxb</twDelType><twDelInfo twEdge="twRising">3.583</twDelInfo><twComp>Inst_Filter_3x3/Mshreg_v_sync_next_3</twComp><twBEL>Inst_Filter_3x3/Mshreg_v_sync_next_3/SRLC16E.CE</twBEL><twBEL>Inst_Filter_3x3/Mshreg_v_sync_next_3/SRLC16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y35.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.552</twDelInfo><twComp>Inst_Filter_3x3/Mshreg_v_sync_next_3</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y35.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_Filter_3x3/Mshreg_v_sync_next_5</twComp><twBEL>Inst_Filter_3x3/Mshreg_v_sync_next_4/SRLC16E</twBEL></twPathDel><twLogDel>4.025</twLogDel><twRouteDel>1.552</twRouteDel><twTotDel>5.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ADC_3_CLK_O_OBUF</twDestClk><twPctLog>72.2</twPctLog><twPctRoute>27.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Filter_3x3/Mshreg_v_sync_next_44/SRLC16E (SLICE_X42Y33.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.712</twSlack><twSrc BELType="FF">Inst_Filter_3x3/Mshreg_v_sync_next_43/SRLC16E</twSrc><twDest BELType="FF">Inst_Filter_3x3/Mshreg_v_sync_next_44/SRLC16E</twDest><twTotPathDel>5.288</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Filter_3x3/Mshreg_v_sync_next_43/SRLC16E</twSrc><twDest BELType='FF'>Inst_Filter_3x3/Mshreg_v_sync_next_44/SRLC16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ADC_3_CLK_O_OBUF</twSrcClk><twPathDel><twSite>SLICE_X48Y42.XB</twSite><twDelType>Tregxb</twDelType><twDelInfo twEdge="twRising">3.583</twDelInfo><twComp>Inst_Filter_3x3/Mshreg_v_sync_next_43</twComp><twBEL>Inst_Filter_3x3/Mshreg_v_sync_next_43/SRLC16E.CE</twBEL><twBEL>Inst_Filter_3x3/Mshreg_v_sync_next_43/SRLC16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y33.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>Inst_Filter_3x3/Mshreg_v_sync_next_43</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y33.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>Inst_Filter_3x3/Mshreg_v_sync_next_45</twComp><twBEL>Inst_Filter_3x3/Mshreg_v_sync_next_44/SRLC16E</twBEL></twPathDel><twLogDel>4.025</twLogDel><twRouteDel>1.263</twRouteDel><twTotDel>5.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ADC_3_CLK_O_OBUF</twDestClk><twPctLog>76.1</twPctLog><twPctRoute>23.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_dcm_CLKFX_BUF = PERIOD TIMEGRP &quot;Inst_dcm_CLKFX_BUF&quot; TS_CLK_50M_I / 0.5
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_pixel_pointer/h_sync_0 (SLICE_X38Y21.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.045</twSlack><twSrc BELType="FF">Inst_Filter_3x3/h_sync_next</twSrc><twDest BELType="FF">Inst_pixel_pointer/h_sync_0</twDest><twTotPathDel>1.043</twTotPathDel><twClkSkew dest = "0.039" src = "0.041">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Filter_3x3/h_sync_next</twSrc><twDest BELType='FF'>Inst_pixel_pointer/h_sync_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">ADC_3_CLK_O_OBUF</twSrcClk><twPathDel><twSite>SLICE_X36Y20.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>Inst_Filter_3x3/h_sync_next</twComp><twBEL>Inst_Filter_3x3/h_sync_next</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y21.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.417</twDelInfo><twComp>Inst_Filter_3x3/h_sync_next</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>Inst_pixel_pointer/h_sync&lt;1&gt;</twComp><twBEL>Inst_pixel_pointer/h_sync_0</twBEL></twPathDel><twLogDel>0.626</twLogDel><twRouteDel>0.417</twRouteDel><twTotDel>1.043</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ADC_3_CLK_O_OBUF</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Filter_3x3/front_2 (SLICE_X42Y78.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.048</twSlack><twSrc BELType="FF">Inst_Filter_3x3/front_1</twSrc><twDest BELType="FF">Inst_Filter_3x3/front_2</twDest><twTotPathDel>1.048</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_Filter_3x3/front_1</twSrc><twDest BELType='FF'>Inst_Filter_3x3/front_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">ADC_3_CLK_O_OBUF</twSrcClk><twPathDel><twSite>SLICE_X42Y78.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>Inst_Filter_3x3/front&lt;2&gt;</twComp><twBEL>Inst_Filter_3x3/front_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y78.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.392</twDelInfo><twComp>Inst_Filter_3x3/front&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y78.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>Inst_Filter_3x3/front&lt;2&gt;</twComp><twBEL>Inst_Filter_3x3/front_2</twBEL></twPathDel><twLogDel>0.656</twLogDel><twRouteDel>0.392</twRouteDel><twTotDel>1.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ADC_3_CLK_O_OBUF</twDestClk><twPctLog>62.6</twPctLog><twPctRoute>37.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_pixel_pointer/v_sync_1 (SLICE_X40Y20.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.048</twSlack><twSrc BELType="FF">Inst_pixel_pointer/v_sync_0</twSrc><twDest BELType="FF">Inst_pixel_pointer/v_sync_1</twDest><twTotPathDel>1.048</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_pixel_pointer/v_sync_0</twSrc><twDest BELType='FF'>Inst_pixel_pointer/v_sync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">ADC_3_CLK_O_OBUF</twSrcClk><twPathDel><twSite>SLICE_X40Y20.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>Inst_pixel_pointer/v_sync&lt;1&gt;</twComp><twBEL>Inst_pixel_pointer/v_sync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y20.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.392</twDelInfo><twComp>Inst_pixel_pointer/v_sync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y20.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>Inst_pixel_pointer/v_sync&lt;1&gt;</twComp><twBEL>Inst_pixel_pointer/v_sync_1</twBEL></twPathDel><twLogDel>0.656</twLogDel><twRouteDel>0.392</twRouteDel><twTotDel>1.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">ADC_3_CLK_O_OBUF</twDestClk><twPctLog>62.6</twPctLog><twPctRoute>37.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="42"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_dcm_CLKFX_BUF = PERIOD TIMEGRP &quot;Inst_dcm_CLKFX_BUF&quot; TS_CLK_50M_I / 0.5
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="43" type="MINLOWPULSE" name="Twpl" slack="37.986" period="40.000" constraintValue="20.000" deviceLimit="1.007" physResource="Inst_Filter_3x3/Mshreg_v_sync_next_3/CLK" logResource="Inst_Filter_3x3/Mshreg_v_sync_next_3/SRLC16E/WS" locationPin="SLICE_X40Y28.CLK" clockNet="ADC_3_CLK_O_OBUF"/><twPinLimit anchorID="44" type="MINHIGHPULSE" name="Twph" slack="37.986" period="40.000" constraintValue="20.000" deviceLimit="1.007" physResource="Inst_Filter_3x3/Mshreg_v_sync_next_3/CLK" logResource="Inst_Filter_3x3/Mshreg_v_sync_next_3/SRLC16E/WS" locationPin="SLICE_X40Y28.CLK" clockNet="ADC_3_CLK_O_OBUF"/><twPinLimit anchorID="45" type="MINPERIOD" name="Tcp" slack="37.986" period="40.000" constraintValue="40.000" deviceLimit="2.014" freqLimit="496.524" physResource="Inst_Filter_3x3/Mshreg_v_sync_next_3/CLK" logResource="Inst_Filter_3x3/Mshreg_v_sync_next_3/SRLC16E/WS" locationPin="SLICE_X40Y28.CLK" clockNet="ADC_3_CLK_O_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="46" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_Inst_mb_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP         &quot;Inst_mb_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot;         TS_Inst_dcm_CLK0_BUF HIGH 50%;</twConstName><twItemCnt>145880</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6404</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>15.674</twMinPer></twConstHead><twPathRptBanner iPaths="38" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF (SLICE_X19Y25.G4), 38 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.326</twSlack><twSrc BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I</twSrc><twDest BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF</twDest><twTotPathDel>15.632</twTotPathDel><twClkSkew dest = "0.078" src = "0.120">0.042</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I</twSrc><twDest BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X31Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_mb/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X31Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;2&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.G2</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.094</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF&lt;10&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y0.F1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">6.518</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/reg1_Addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/reg1_Data_Low</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/reg1_Data_Low</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data&lt;15&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.Reg1_Mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i&lt;15&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Using_LUT4_1.Op1_Mux2_1</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Using_LUT4_1.Op1_MUXF5</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF</twBEL></twPathDel><twLogDel>3.971</twLogDel><twRouteDel>11.661</twRouteDel><twTotDel>15.632</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_mb/clk_50_0000MHz</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.404</twSlack><twSrc BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I</twSrc><twDest BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF</twDest><twTotPathDel>15.554</twTotPathDel><twClkSkew dest = "0.078" src = "0.120">0.042</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I</twSrc><twDest BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X31Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_mb/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X31Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;2&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.G2</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.094</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF&lt;10&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y1.F1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">6.518</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/reg1_Addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y1.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/reg1_Data_High</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/reg1_Data_High</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data&lt;15&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.Reg1_Mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i&lt;15&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Using_LUT4_1.Op1_Mux2_1</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Using_LUT4_1.Op1_MUXF5</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF</twBEL></twPathDel><twLogDel>3.971</twLogDel><twRouteDel>11.583</twRouteDel><twTotDel>15.554</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_mb/clk_50_0000MHz</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.572</twSlack><twSrc BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I</twSrc><twDest BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF</twDest><twTotPathDel>15.386</twTotPathDel><twClkSkew dest = "0.078" src = "0.120">0.042</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I</twSrc><twDest BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X31Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_mb/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X31Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;3&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">2.852</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF&lt;10&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y0.F1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">6.518</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/reg1_Addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/reg1_Data_Low</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y2.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/reg1_Data_Low</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data&lt;15&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT4.Reg1_Mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y25.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y25.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i&lt;15&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Using_LUT4_1.Op1_Mux2_1</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Using_LUT4_1.Op1_MUXF5</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_DFF</twBEL></twPathDel><twLogDel>3.967</twLogDel><twRouteDel>11.419</twRouteDel><twTotDel>15.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_mb/clk_50_0000MHz</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="36" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF (SLICE_X24Y34.G3), 36 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.520</twSlack><twSrc BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I</twSrc><twDest BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF</twDest><twTotPathDel>15.462</twTotPathDel><twClkSkew dest = "0.102" src = "0.120">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I</twSrc><twDest BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X31Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_mb/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X31Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;3&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.G1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">4.402</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value&lt;2&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.986</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_2</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y34.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.957</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y34.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i&lt;7&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Intr_Addr_bit_is_0.Op2_Mux2_1</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF</twBEL></twPathDel><twLogDel>4.094</twLogDel><twRouteDel>11.368</twRouteDel><twTotDel>15.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_mb/clk_50_0000MHz</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.568</twSlack><twSrc BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I</twSrc><twDest BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF</twDest><twTotPathDel>15.414</twTotPathDel><twClkSkew dest = "0.102" src = "0.120">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I</twSrc><twDest BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X31Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_mb/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X31Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;3&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.F1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">4.397</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value&lt;2&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.F4</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.943</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_2</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y34.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.957</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y34.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i&lt;7&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Intr_Addr_bit_is_0.Op2_Mux2_1</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF</twBEL></twPathDel><twLogDel>4.094</twLogDel><twRouteDel>11.320</twRouteDel><twTotDel>15.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_mb/clk_50_0000MHz</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.580</twSlack><twSrc BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I</twSrc><twDest BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF</twDest><twTotPathDel>15.402</twTotPathDel><twClkSkew dest = "0.102" src = "0.120">0.018</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I</twSrc><twDest BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X31Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_mb/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X31Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;2&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.G2</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">4.338</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value&lt;2&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">2.986</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/imm_Value&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_2</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/res_forward2_2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y34.G3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.957</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/res_Forward2</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y34.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op2_i&lt;7&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Intr_Addr_bit_is_0.Op2_Mux2_1</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Using_LUT4_2.Op2_MUXF5</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF</twBEL></twPathDel><twLogDel>4.098</twLogDel><twRouteDel>11.304</twRouteDel><twTotDel>15.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_mb/clk_50_0000MHz</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="38" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF (SLICE_X15Y27.G4), 38 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.539</twSlack><twSrc BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I</twSrc><twDest BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF</twDest><twTotPathDel>15.425</twTotPathDel><twClkSkew dest = "0.084" src = "0.120">0.036</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I</twSrc><twDest BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X31Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_mb/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X31Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;2&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.G2</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.094</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF&lt;10&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">6.925</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/reg1_Addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/reg1_Data_High</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y3.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/reg1_Data_High</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data&lt;13&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.Reg1_Mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i&lt;12&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Using_LUT4_1.Op1_Mux2_1</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Using_LUT4_1.Op1_MUXF5</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF</twBEL></twPathDel><twLogDel>3.971</twLogDel><twRouteDel>11.454</twRouteDel><twTotDel>15.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_mb/clk_50_0000MHz</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.785</twSlack><twSrc BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I</twSrc><twDest BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF</twDest><twTotPathDel>15.179</twTotPathDel><twClkSkew dest = "0.084" src = "0.120">0.036</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I</twSrc><twDest BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X31Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_mb/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X31Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;3&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[3].FDS_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.G1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">2.852</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF&lt;10&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">6.925</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/reg1_Addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/reg1_Data_High</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_High.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y3.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/reg1_Data_High</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data&lt;13&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.Reg1_Mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i&lt;12&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Using_LUT4_1.Op1_Mux2_1</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Using_LUT4_1.Op1_MUXF5</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF</twBEL></twPathDel><twLogDel>3.967</twLogDel><twRouteDel>11.212</twRouteDel><twTotDel>15.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_mb/clk_50_0000MHz</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.014</twSlack><twSrc BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I</twSrc><twDest BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF</twDest><twTotPathDel>14.950</twTotPathDel><twClkSkew dest = "0.084" src = "0.120">0.036</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I</twSrc><twDest BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X31Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_mb/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X31Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;2&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[2].FDS_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y55.G2</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">3.094</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/buffer_Addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/instr_OF&lt;10&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y2.F1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">6.825</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/reg1_Addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/reg1_Data_Low</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.RAM16x1D_Reg1_Low.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y3.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.024</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/reg1_Data_Low</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y3.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data&lt;13&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT4.Reg1_Mux</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y27.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/reg1_Data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y27.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i&lt;12&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Using_LUT4_1.Op1_Mux2_1</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Using_LUT4_1.Op1_MUXF5</twBEL><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[12].Operand_Select_Bit_I/Op1_DFF</twBEL></twPathDel><twLogDel>3.971</twLogDel><twRouteDel>10.979</twRouteDel><twTotDel>14.950</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_mb/clk_50_0000MHz</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_mb_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP
        &quot;Inst_mb_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot;
        TS_Inst_dcm_CLK0_BUF HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0 (SLICE_X42Y23.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.704</twSlack><twSrc BELType="FF">Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5</twSrc><twDest BELType="FF">Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0</twDest><twTotPathDel>0.704</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5</twSrc><twDest BELType='FF'>Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Inst_mb/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X43Y22.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din&lt;6&gt;</twComp><twBEL>Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y23.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.383</twDelInfo><twComp>Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y23.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.149</twDelInfo><twComp>Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/rx_Data&lt;4&gt;</twComp><twBEL>Inst_mb/RS232_PORT/RS232_PORT/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.383</twRouteDel><twTotDel>0.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_mb/clk_50_0000MHz</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X26Y43.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.726</twSlack><twSrc BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/Set_DFF.PC_IF_DFF</twSrc><twDest BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1</twDest><twTotPathDel>0.726</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/Set_DFF.PC_IF_DFF</twSrc><twDest BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Inst_mb/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X27Y42.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/pc_I</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/Set_DFF.PC_IF_DFF</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/pc_I</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y43.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.149</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/PC_EX_i&lt;9&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[9].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_mb/clk_50_0000MHz</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X24Y50.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.733</twSlack><twSrc BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/Set_DFF.PC_IF_DFF</twSrc><twDest BELType="FF">Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1</twDest><twTotPathDel>0.727</twTotPathDel><twClkSkew dest = "0.043" src = "0.049">0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/Set_DFF.PC_IF_DFF</twSrc><twDest BELType='FF'>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">Inst_mb/clk_50_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X27Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/pc_I</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/Set_DFF.PC_IF_DFF</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y50.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.406</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/pc_I</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y50.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.149</twDelInfo><twComp>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/PC_EX_i&lt;1&gt;</twComp><twBEL>Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.All_Bits.PC_GEN[1].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>0.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">Inst_mb/clk_50_0000MHz</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="71"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_mb_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP
        &quot;Inst_mb_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot;
        TS_Inst_dcm_CLK0_BUF HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="72" type="MINPERIOD" name="Tmsper_P" slack="15.833" period="20.000" constraintValue="20.000" deviceLimit="4.167" freqLimit="239.981" physResource="Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD/CLK" logResource="Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD/CLK" locationPin="MULT18X18_X0Y3.CLK" clockNet="Inst_mb/clk_50_0000MHz"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tmsper_P" slack="15.833" period="20.000" constraintValue="20.000" deviceLimit="4.167" freqLimit="239.981" physResource="Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC/CLK" logResource="Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC/CLK" locationPin="MULT18X18_X0Y4.CLK" clockNet="Inst_mb/clk_50_0000MHz"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tmsper_P" slack="15.833" period="20.000" constraintValue="20.000" deviceLimit="4.167" freqLimit="239.981" physResource="Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BD/CLK" logResource="Inst_mb/microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BD/CLK" locationPin="MULT18X18_X0Y5.CLK" clockNet="Inst_mb/clk_50_0000MHz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="75"><twConstRollup name="TS_CLK_50M_I" fullName="TS_CLK_50M_I = PERIOD TIMEGRP &quot;CLK_50M_I&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="6.000" actualRollup="15.674" errors="0" errorRollup="0" items="0" itemsRollup="146180"/><twConstRollup name="TS_Inst_dcm_CLK0_BUF" fullName="TS_Inst_dcm_CLK0_BUF = PERIOD TIMEGRP &quot;Inst_dcm_CLK0_BUF&quot; TS_CLK_50M_I HIGH         50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="6.000" actualRollup="15.674" errors="0" errorRollup="0" items="3" itemsRollup="145880"/><twConstRollup name="TS_Inst_mb_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" fullName="TS_Inst_mb_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP         &quot;Inst_mb_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0&quot;         TS_Inst_dcm_CLK0_BUF HIGH 50%;" type="child" depth="2" requirement="20.000" prefType="period" actual="15.674" actualRollup="N/A" errors="0" errorRollup="0" items="145880" itemsRollup="0"/><twConstRollup name="TS_Inst_dcm_CLKFX_BUF" fullName="TS_Inst_dcm_CLKFX_BUF = PERIOD TIMEGRP &quot;Inst_dcm_CLKFX_BUF&quot; TS_CLK_50M_I / 0.5         HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="5.944" actualRollup="N/A" errors="0" errorRollup="0" items="297" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="76">0</twUnmetConstCnt><twDataSheet anchorID="77" twNameLen="15"><twClk2SUList anchorID="78" twDestWidth="9"><twDest>CLK_50M_I</twDest><twClk2SU><twSrc>CLK_50M_I</twSrc><twRiseRise>15.674</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="79"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>146180</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>10975</twConnCnt></twConstCov><twStats anchorID="80"><twMinPer>15.674</twMinPer><twFootnote number="1" /><twMaxFreq>63.800</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu May 16 21:12:09 2013 </twTimestamp></twFoot><twClientInfo anchorID="81"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 213 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
