Checking license file </opt/Conpro2/license/license.dat> for host with hostid=<83f2ea7a> and feature <CONPRO2>...
Global block constraints:
  <default>
  >> Expression type: flat
  >> ALU data width threshold: 8
  >> Temporary register: shared
  Include paths: 
    Source:  /home/sbosse/proj/conpro2/demo/parity_calculator/src/cp
    Source:  /home/sbosse/proj/conpro2/demo/parity_calculator/src/vhdl
    Source:  /opt/Conpro2/incl
    Library: /opt/Conpro2/lib
TDI: Opening tools file <tools>...
  Searching tools file <tools.def>...
  Opening tools file </opt/Conpro2/toolset/tools.def>...
  Opening tool library file </opt/Conpro2/toolset/generic.lib>...
  Info [line 7]: Added synthesis tool defintion <generic>, version 1.05.
  Opening tool library file </opt/Conpro2/toolset/xilinx6.lib>...
  Info [line 27]: Added synthesis tool defintion <xilinx6>, version 1.05.
  Opening tool library file </opt/Conpro2/toolset/xilinx9.lib>...
  Info [line 173]: Added synthesis tool defintion <xilinx9>, version 1.05.
  Opening tool library file </opt/Conpro2/toolset/alliance.lib>...
  Info [line 318]: Added synthesis tool defintion <alliance>, version 1.05.
  Opening tool library file </opt/Conpro2/toolset/leonardo.lib>...
  Info [line 341]: Added synthesis tool defintion <leonardo>, version 1.05.
  Opening tool library file </opt/Conpro2/toolset/actel.lib>...
  Info [line 365]: Added synthesis tool defintion <actel>, version 1.05.
  Opening tool library file </opt/Conpro2/toolset/synplicity89.lib>...
  Info [line 388]: Added synthesis tool defintion <synplicity89>, version 1.05.
  Opening tool library file </opt/Conpro2/toolset/synplicity89_xilinx6.lib>...
  Info [line 411]: Added synthesis tool defintion <synplicity89_xilinx6>, version 1.05.
TDI: Opening tool <leonardo>...
  Searching tool file <leonardo.tool>...
  Opening tool file </opt/Conpro2/toolset/leonardo.tool>...
Searching Conpro file <par.cp>...
Opening file <par.cp>...
Compiling module <par>...
  Searching toplevel objects and expanding toplevel loops and evaluating conditionals...
    Added module <Core>.
    Added module <Process>.
    Opening module <Mutex>...
      Searching module file <mutex.mod>...
      Opening module file </opt/Conpro2/lib/mutex.mod>...
      EMI [Object Mutex.mutex.root]#init: Initializing module ...
      EMI <Object Mutex.mutex.root>: creating rules for module...
      Added module <Mutex>.
        EMI <Mutex>: adding object type <mutex>...
    parity1
    Found shared function block <parity1> with 1 parameter(s).
    EMI <Object Mutex.mutex.root>: creating object <LOCK_FUN_parity1>...
      EMI [Object Mutex.mutex.LOCK_FUN_parity1]: added method <init>.
      EMI [Object Mutex.mutex.LOCK_FUN_parity1]: added method <lock>.
      EMI [Object Mutex.mutex.LOCK_FUN_parity1]: added method <unlock>.
    EMI <Object Mutex.mutex.LOCK_FUN_parity1>: creating rules for module...
    parity2
    Found shared function block <parity2> with 1 parameter(s).
    EMI <Object Mutex.mutex.root>: creating object <LOCK_FUN_parity2>...
      EMI [Object Mutex.mutex.LOCK_FUN_parity2]: added method <init>.
      EMI [Object Mutex.mutex.LOCK_FUN_parity2]: added method <lock>.
      EMI [Object Mutex.mutex.LOCK_FUN_parity2]: added method <unlock>.
    EMI <Object Mutex.mutex.LOCK_FUN_parity2>: creating rules for module...
    parity3
    Found shared function block <parity3> with 1 parameter(s).
    EMI <Object Mutex.mutex.root>: creating object <LOCK_FUN_parity3>...
      EMI [Object Mutex.mutex.LOCK_FUN_parity3]: added method <init>.
      EMI [Object Mutex.mutex.LOCK_FUN_parity3]: added method <lock>.
      EMI [Object Mutex.mutex.LOCK_FUN_parity3]: added method <unlock>.
    EMI <Object Mutex.mutex.LOCK_FUN_parity3>: creating rules for module...
    parity4
    Found shared function block <parity4> with 1 parameter(s).
    EMI <Object Mutex.mutex.root>: creating object <LOCK_FUN_parity4>...
      EMI [Object Mutex.mutex.LOCK_FUN_parity4]: added method <init>.
      EMI [Object Mutex.mutex.LOCK_FUN_parity4]: added method <lock>.
      EMI [Object Mutex.mutex.LOCK_FUN_parity4]: added method <unlock>.
    EMI <Object Mutex.mutex.LOCK_FUN_parity4>: creating rules for module...
    parity5
    Found shared function block <parity5> with 1 parameter(s).
    EMI <Object Mutex.mutex.root>: creating object <LOCK_FUN_parity5>...
      EMI [Object Mutex.mutex.LOCK_FUN_parity5]: added method <init>.
      EMI [Object Mutex.mutex.LOCK_FUN_parity5]: added method <lock>.
      EMI [Object Mutex.mutex.LOCK_FUN_parity5]: added method <unlock>.
    EMI <Object Mutex.mutex.LOCK_FUN_parity5>: creating rules for module...
    parity6
    Found shared function block <parity6> with 1 parameter(s).
    EMI <Object Mutex.mutex.root>: creating object <LOCK_FUN_parity6>...
      EMI [Object Mutex.mutex.LOCK_FUN_parity6]: added method <init>.
      EMI [Object Mutex.mutex.LOCK_FUN_parity6]: added method <lock>.
      EMI [Object Mutex.mutex.LOCK_FUN_parity6]: added method <unlock>.
    EMI <Object Mutex.mutex.LOCK_FUN_parity6>: creating rules for module...
  Analyzing function blocks...
    function <parity1>...
    Info [line 10]: Analyzing process <FUN_parity1>...
      Analyzing process <FUN_parity1>...
    function <parity2>...
    Info [line 24]: Analyzing process <FUN_parity2>...
      Analyzing process <FUN_parity2>...
    function <parity3>...
    Info [line 38]: Analyzing process <FUN_parity3>...
      Analyzing process <FUN_parity3>...
        Unrolling loop for <i> = {0,63}
        Extracted 64 instructions in unrolled process block.
    function <parity4>...
    Info [line 52]: Analyzing process <FUN_parity4>...
      Analyzing process <FUN_parity4>...
        Unrolling loop for <i> = {0,63}
        Extracted 64 instructions in unrolled process block.
    function <parity5>...
    Info [line 66]: Analyzing process <FUN_parity5>...
      Analyzing process <FUN_parity5>...
        Unrolling loop for <i> = {0,63}
        Extracted 64 instructions in unrolled process block.
    function <parity6>...
    Info [line 80]: Analyzing process <FUN_parity6>...
      Analyzing process <FUN_parity6>...
        Unrolling loop for <i> = {0,63}
        Extracted 64 instructions in unrolled process block.
  Analyzing processes...
    Info [line 94]: Analyzing process <main>...
      Analyzing process <main>...
  Performing program graph transformations and optimization for module <Par>...
    in process <FUN_parity1>...
      Performing program transformations for process <FUN_parity1>...
      Resolving object dependencies for process <FUN_parity1>...
    in process <FUN_parity2>...
      Performing program transformations for process <FUN_parity2>...
      Resolving object dependencies for process <FUN_parity2>...
    in process <FUN_parity3>...
      Performing program transformations for process <FUN_parity3>...
      Resolving object dependencies for process <FUN_parity3>...
    in process <FUN_parity4>...
      Performing program transformations for process <FUN_parity4>...
      Resolving object dependencies for process <FUN_parity4>...
    in process <FUN_parity5>...
      Performing program transformations for process <FUN_parity5>...
      Resolving object dependencies for process <FUN_parity5>...
    in process <FUN_parity6>...
      Performing program transformations for process <FUN_parity6>...
      Resolving object dependencies for process <FUN_parity6>...
    in process <main>...
      Performing program transformations for process <main>...
      Resolving object dependencies for process <main>...
  Resolving object dependencies for process <MOD_Par>...
  Found 50 primary toplevel symbols.
  Found 7 processes.
  Found 6 shared function blocks.
Synthesizing main module <Par>...
  Optimizing and pre-scheduling, pass 1...
    Reference Stack Scheduler: Performing expression expansions...
      in process <Par.FUN_parity1>
        Removed 0 instructions(s).
      in process <Par.FUN_parity2>
        Removed 0 instructions(s).
      in process <Par.FUN_parity3>
        Removed 0 instructions(s).
      in process <Par.FUN_parity4>
        Expanding block instructions...
        Removed 64 instructions(s).
      in process <Par.FUN_parity5>
        Removed 0 instructions(s).
      in process <Par.FUN_parity6>
        Expanding block instructions...
        Removed 64 instructions(s).
      in process <Par.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      [Par.MOD_Par]: Removing Register <Par.PRO_FUN_parity4_EXCEPTION> with 0 reader(s) and 0 writer(s).
      [Par.MOD_Par]: Removing Register <Par.PRO_FUN_parity1_EXCEPTION> with 0 reader(s) and 0 writer(s).
      [Par.MOD_Par]: Removing Register <Par.PRO_FUN_parity6_EXCEPTION> with 0 reader(s) and 0 writer(s).
      [Par.MOD_Par]: Removing Register <Par.PRO_FUN_parity3_EXCEPTION> with 0 reader(s) and 0 writer(s).
      ... in process <main> ...
      [Par.MOD_Par]: Removing Register <Par.PRO_FUN_parity5_EXCEPTION> with 0 reader(s) and 0 writer(s).
      [Par.MOD_Par]: Removing Register <Par.PRO_main_EXCEPTION> with 0 reader(s) and 0 writer(s).
      [Par.MOD_Par]: Removing Register <Par.PRO_FUN_parity2_EXCEPTION> with 0 reader(s) and 0 writer(s).
      ... in process <FUN_parity1> ...
      ... in process <FUN_parity2> ...
      ... in process <FUN_parity3> ...
      ... in process <FUN_parity4> ...
      ... in process <FUN_parity5> ...
      ... in process <FUN_parity6> ...
      Removed 7 object(s).
    Optimizer: folding constants in expressions...
      in process <Par.FUN_parity1>
        Removed 0 operand(s).
      in process <Par.FUN_parity2>
        Removed 0 operand(s).
      in process <Par.FUN_parity3>
        Removed 0 operand(s).
      in process <Par.FUN_parity4>
        Removed 0 operand(s).
      in process <Par.FUN_parity5>
        Removed 0 operand(s).
      in process <Par.FUN_parity6>
        Removed 0 operand(s).
      in process <Par.main>
        Removed 0 operand(s).
    ... Progress of pass 1: 135.
  Optimizing and pre-scheduling, pass 2...
    Reference Stack Scheduler: Performing expression expansions...
      in process <Par.FUN_parity1>
        Removed 0 instructions(s).
      in process <Par.FUN_parity2>
        Removed 0 instructions(s).
      in process <Par.FUN_parity3>
        Removed 0 instructions(s).
      in process <Par.FUN_parity4>
        Expanding block instructions...
        Removed 0 instructions(s).
      in process <Par.FUN_parity5>
        Removed 0 instructions(s).
      in process <Par.FUN_parity6>
        Expanding block instructions...
        Removed 0 instructions(s).
      in process <Par.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      ... in process <main> ...
      ... in process <FUN_parity1> ...
      ... in process <FUN_parity2> ...
      ... in process <FUN_parity3> ...
      ... in process <FUN_parity4> ...
      ... in process <FUN_parity5> ...
      ... in process <FUN_parity6> ...
      Removed 0 object(s).
    Optimizer: folding constants in expressions...
      in process <Par.FUN_parity1>
        Removed 0 operand(s).
      in process <Par.FUN_parity2>
        Removed 0 operand(s).
      in process <Par.FUN_parity3>
        Removed 0 operand(s).
      in process <Par.FUN_parity4>
        Removed 0 operand(s).
      in process <Par.FUN_parity5>
        Removed 0 operand(s).
      in process <Par.FUN_parity6>
        Removed 0 operand(s).
      in process <Par.main>
        Removed 0 operand(s).
    ... Progress of pass 2: 0.
  Resolving object guards...
    Found 0 guard(s).
  Resolving RAM blocks...
    Found 0 RAM block(s).
    Performing post-analysis transformations for process <FUN_parity1>...
    Performing post-analysis transformations for process <FUN_parity2>...
    Performing post-analysis transformations for process <FUN_parity3>...
    Performing post-analysis transformations for process <FUN_parity4>...
    Performing post-analysis transformations for process <FUN_parity5>...
    Performing post-analysis transformations for process <FUN_parity6>...
    Performing post-analysis transformations for process <main>...
  EMI [Object Mutex.mutex.LOCK_FUN_parity1]: compiling external module interface...
  EMI [Object Mutex.mutex.LOCK_FUN_parity1]: Environment is:
    scheduler(s)=["static"],
    arch001(i)=[1],
    model(s)=["owner"],
    O(s)=["LOCK_FUN_parity1"],
    P(s)=["main"],
    P.init(s)=["main"],
    P.lock(s)=["main"],
    P.unlock(s)=["main"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  EMI [Object Mutex.mutex.LOCK_FUN_parity2]: compiling external module interface...
  EMI [Object Mutex.mutex.LOCK_FUN_parity2]: Environment is:
    scheduler(s)=["static"],
    arch001(i)=[1],
    model(s)=["owner"],
    O(s)=["LOCK_FUN_parity2"],
    P(s)=["main"],
    P.init(s)=["main"],
    P.lock(s)=["main"],
    P.unlock(s)=["main"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  EMI [Object Mutex.mutex.LOCK_FUN_parity3]: compiling external module interface...
  EMI [Object Mutex.mutex.LOCK_FUN_parity3]: Environment is:
    scheduler(s)=["static"],
    arch001(i)=[1],
    model(s)=["owner"],
    O(s)=["LOCK_FUN_parity3"],
    P(s)=["main"],
    P.init(s)=["main"],
    P.lock(s)=["main"],
    P.unlock(s)=["main"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  EMI [Object Mutex.mutex.LOCK_FUN_parity4]: compiling external module interface...
  EMI [Object Mutex.mutex.LOCK_FUN_parity4]: Environment is:
    scheduler(s)=["static"],
    arch001(i)=[1],
    model(s)=["owner"],
    O(s)=["LOCK_FUN_parity4"],
    P(s)=["main"],
    P.init(s)=["main"],
    P.lock(s)=["main"],
    P.unlock(s)=["main"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  EMI [Object Mutex.mutex.LOCK_FUN_parity5]: compiling external module interface...
  EMI [Object Mutex.mutex.LOCK_FUN_parity5]: Environment is:
    scheduler(s)=["static"],
    arch001(i)=[1],
    model(s)=["owner"],
    O(s)=["LOCK_FUN_parity5"],
    P(s)=["main"],
    P.init(s)=["main"],
    P.lock(s)=["main"],
    P.unlock(s)=["main"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  EMI [Object Mutex.mutex.LOCK_FUN_parity6]: compiling external module interface...
  EMI [Object Mutex.mutex.LOCK_FUN_parity6]: Environment is:
    scheduler(s)=["static"],
    arch001(i)=[1],
    model(s)=["owner"],
    O(s)=["LOCK_FUN_parity6"],
    P(s)=["main"],
    P.init(s)=["main"],
    P.lock(s)=["main"],
    P.unlock(s)=["main"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]
  Synthesizing process instructions...
    in process <Par.FUN_parity1>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <FUN_parity1>...
      Binding MicroCode instructions...
      Extracting ALU for process <FUN_parity1>...
      Post type alignment of expressions for process <FUN_parity1>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <FUN_parity1>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <FUN_parity1>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <FUN_parity1>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 2 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <FUN_parity1>...
        9 states created.
      Calculating block frame time estimations for process <FUN_parity1>...
    in process <Par.FUN_parity2>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <FUN_parity2>...
      Binding MicroCode instructions...
      Extracting ALU for process <FUN_parity2>...
      Post type alignment of expressions for process <FUN_parity2>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <FUN_parity2>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <FUN_parity2>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <FUN_parity2>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 4 major (2 splitted, CDF=1,3,0) and 7 minor block(s) with 2 jump(s).
        Created 3 bounded block(s).
        Relocating jumps to new bounded blocks...
        1 jump(s) relocated.
      Translating MicroCode to RTL in process <FUN_parity2>...
        6 states created.
      Calculating block frame time estimations for process <FUN_parity2>...
    in process <Par.FUN_parity3>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <FUN_parity3>...
      Binding MicroCode instructions...
      Extracting ALU for process <FUN_parity3>...
      Post type alignment of expressions for process <FUN_parity3>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <FUN_parity3>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <FUN_parity3>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <FUN_parity3>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 0 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <FUN_parity3>...
        69 states created.
      Calculating block frame time estimations for process <FUN_parity3>...
    in process <Par.FUN_parity4>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <FUN_parity4>...
      Binding MicroCode instructions...
      Extracting ALU for process <FUN_parity4>...
      Post type alignment of expressions for process <FUN_parity4>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <FUN_parity4>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <FUN_parity4>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <FUN_parity4>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 0 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <FUN_parity4>...
        5 states created.
      Calculating block frame time estimations for process <FUN_parity4>...
    in process <Par.FUN_parity5>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <FUN_parity5>...
      Binding MicroCode instructions...
      Extracting ALU for process <FUN_parity5>...
      Post type alignment of expressions for process <FUN_parity5>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <FUN_parity5>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <FUN_parity5>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <FUN_parity5>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (1 splitted, CDF=0,1,0) and 67 minor block(s) with 0 jump(s).
        Created 66 bounded block(s).
        Relocating jumps to new bounded blocks...
        0 jump(s) relocated.
      Translating MicroCode to RTL in process <FUN_parity5>...
        68 states created.
      Calculating block frame time estimations for process <FUN_parity5>...
    in process <Par.FUN_parity6>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <FUN_parity6>...
      Binding MicroCode instructions...
      Extracting ALU for process <FUN_parity6>...
      Post type alignment of expressions for process <FUN_parity6>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <FUN_parity6>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <FUN_parity6>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <FUN_parity6>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (1 splitted, CDF=0,1,0) and 3 minor block(s) with 0 jump(s).
        Created 2 bounded block(s).
        Relocating jumps to new bounded blocks...
        0 jump(s) relocated.
      Translating MicroCode to RTL in process <FUN_parity6>...
        4 states created.
      Calculating block frame time estimations for process <FUN_parity6>...
    in process <Par.main>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <main>...
      Binding MicroCode instructions...
      Extracting ALU for process <main>...
      Post type alignment of expressions for process <main>...
        0 object references aligned.
      Expression Scheduler: Performing ASAP time constrained scheduling for process <main>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <main>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <main>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 0 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <main>...
        39 states created.
      Calculating block frame time estimations for process <main>...
  Creating entity <par_FUN_parity1>...
    Emitting state list for process <FUN_parity1>...
    Emitting state machine for process <FUN_parity1>...
    Port width: 69 bits
  Creating entity <par_FUN_parity2>...
    Emitting state list for process <FUN_parity2>...
    Emitting state machine for process <FUN_parity2>...
    Port width: 69 bits
  Creating entity <par_FUN_parity3>...
    Emitting state list for process <FUN_parity3>...
    Emitting state machine for process <FUN_parity3>...
    Port width: 69 bits
  Creating entity <par_FUN_parity4>...
    Emitting state list for process <FUN_parity4>...
    Emitting state machine for process <FUN_parity4>...
    Port width: 69 bits
  Creating entity <par_FUN_parity5>...
    Emitting state list for process <FUN_parity5>...
    Emitting state machine for process <FUN_parity5>...
    Port width: 69 bits
  Creating entity <par_FUN_parity6>...
    Emitting state list for process <FUN_parity6>...
    Emitting state machine for process <FUN_parity6>...
    Port width: 69 bits
  Creating entity <par_main>...
    Emitting state list for process <main>...
    Emitting state machine for process <main>...
    Port width: 566 bits
  Creating entity <par>...
    Creating global register <ARG_FUN_parity5_x> [DT_logic 64, scheduler=PRIOstat #rd=1 #wr=1]...
    Creating global register <d> [DT_logic 64, scheduler=PRIOstat #rd=1 #wr=1]...
    Creating global register <RET_FUN_parity3_p> [DT_logic 1, scheduler=PRIOstat #rd=1 #wr=1]...
    Creating global register <p> [DT_logic 1, scheduler=PRIOstat #rd=0 #wr=1]...
    Creating global register <ARG_FUN_parity2_x> [DT_logic 64, scheduler=PRIOstat #rd=1 #wr=1]...
    Creating global register <RET_FUN_parity5_p> [DT_logic 1, scheduler=PRIOstat #rd=1 #wr=1]...
    Creating global register <ARG_FUN_parity4_x> [DT_logic 64, scheduler=PRIOstat #rd=1 #wr=1]...
    Creating global register <RET_FUN_parity2_p> [DT_logic 1, scheduler=PRIOstat #rd=1 #wr=1]...
    Creating global register <ARG_FUN_parity1_x> [DT_logic 64, scheduler=PRIOstat #rd=1 #wr=1]...
    Creating global register <ARG_FUN_parity6_x> [DT_logic 64, scheduler=PRIOstat #rd=1 #wr=1]...
    Creating global register <RET_FUN_parity4_p> [DT_logic 1, scheduler=PRIOstat #rd=1 #wr=1]...
    Creating global register <ARG_FUN_parity3_x> [DT_logic 64, scheduler=PRIOstat #rd=1 #wr=1]...
    Creating global register <RET_FUN_parity1_p> [DT_logic 1, scheduler=PRIOstat #rd=1 #wr=1]...
    EMI [Object Mutex.mutex.LOCK_FUN_parity1]: compiling process <MUTEX_LOCK_FUN_parity1_SCHED> ...
    EMI [Object Mutex.mutex.LOCK_FUN_parity1]: compiling #assert section [scheduler(s)=["static"],
    arch001(i)=[1],
    model(s)=["owner"],
    O(s)=["LOCK_FUN_parity1"],
    P(s)=["main"],
    P.init(s)=["main"],
    P.lock(s)=["main"],
    P.unlock(s)=["main"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]] with 3 conditions...
    EMI [Object Mutex.mutex.LOCK_FUN_parity2]: compiling process <MUTEX_LOCK_FUN_parity2_SCHED> ...
    EMI [Object Mutex.mutex.LOCK_FUN_parity2]: compiling #assert section [scheduler(s)=["static"],
    arch001(i)=[1],
    model(s)=["owner"],
    O(s)=["LOCK_FUN_parity2"],
    P(s)=["main"],
    P.init(s)=["main"],
    P.lock(s)=["main"],
    P.unlock(s)=["main"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]] with 3 conditions...
    EMI [Object Mutex.mutex.LOCK_FUN_parity3]: compiling process <MUTEX_LOCK_FUN_parity3_SCHED> ...
    EMI [Object Mutex.mutex.LOCK_FUN_parity3]: compiling #assert section [scheduler(s)=["static"],
    arch001(i)=[1],
    model(s)=["owner"],
    O(s)=["LOCK_FUN_parity3"],
    P(s)=["main"],
    P.init(s)=["main"],
    P.lock(s)=["main"],
    P.unlock(s)=["main"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]] with 3 conditions...
    EMI [Object Mutex.mutex.LOCK_FUN_parity4]: compiling process <MUTEX_LOCK_FUN_parity4_SCHED> ...
    EMI [Object Mutex.mutex.LOCK_FUN_parity4]: compiling #assert section [scheduler(s)=["static"],
    arch001(i)=[1],
    model(s)=["owner"],
    O(s)=["LOCK_FUN_parity4"],
    P(s)=["main"],
    P.init(s)=["main"],
    P.lock(s)=["main"],
    P.unlock(s)=["main"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]] with 3 conditions...
    Creating global register <RET_FUN_parity6_p> [DT_logic 1, scheduler=PRIOstat #rd=1 #wr=1]...
    EMI [Object Mutex.mutex.LOCK_FUN_parity5]: compiling process <MUTEX_LOCK_FUN_parity5_SCHED> ...
    EMI [Object Mutex.mutex.LOCK_FUN_parity5]: compiling #assert section [scheduler(s)=["static"],
    arch001(i)=[1],
    model(s)=["owner"],
    O(s)=["LOCK_FUN_parity5"],
    P(s)=["main"],
    P.init(s)=["main"],
    P.lock(s)=["main"],
    P.unlock(s)=["main"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]] with 3 conditions...
    EMI [Object Mutex.mutex.LOCK_FUN_parity6]: compiling process <MUTEX_LOCK_FUN_parity6_SCHED> ...
    EMI [Object Mutex.mutex.LOCK_FUN_parity6]: compiling #assert section [scheduler(s)=["static"],
    arch001(i)=[1],
    model(s)=["owner"],
    O(s)=["LOCK_FUN_parity6"],
    P(s)=["main"],
    P.init(s)=["main"],
    P.lock(s)=["main"],
    P.unlock(s)=["main"],
    CLK(b)=[(§conpro_system_clk'event) and ((§conpro_system_clk) = (0b1))],
    RES(b)=[(§conpro_system_reset) = (0b1)],
    ACC(b)=[true],
    clock(i)=[10000000],
    clock_level(i)=[1],
    reset_level(i)=[1],
    reset_internal(i)=[0],
    state_enc(s)=["binary"],
    targets(?)=[],
    simu_cycles(i)=[50],
    simu_res(i)=[0],
    expr_type(s)=["flat"],
    synth_tool(?)=[],
    logic_type(s)=["std_logic"],
    alu_top_expr(i)=[1],
    alu_thres(i)=[8]] with 3 conditions...
  Emitting MicroCode for module Par...
  Emitting object file for module Par...
  Emitting MicroCode for process FUN_parity1...
  Emitting MicroCode for process FUN_parity2...
  Emitting MicroCode for process FUN_parity3...
  Emitting MicroCode for process FUN_parity4...
  Emitting MicroCode for process FUN_parity5...
  Emitting MicroCode for process FUN_parity6...
  Emitting MicroCode for process main...
  UCI <ucode.uci_out.FUN_parity1>: emitting MicroCode for process <FUN_parity1>.
  UCI <ucode.uci_out.FUN_parity2>: emitting MicroCode for process <FUN_parity2>.
  UCI <ucode.uci_out.FUN_parity3>: emitting MicroCode for process <FUN_parity3>.
  UCI <ucode.uci_out.FUN_parity4>: emitting MicroCode for process <FUN_parity4>.
  UCI <ucode.uci_out.FUN_parity5>: emitting MicroCode for process <FUN_parity5>.
  UCI <ucode.uci_out.FUN_parity6>: emitting MicroCode for process <FUN_parity6>.
  UCI <ucode.uci_out.main>: emitting MicroCode for process <main>.
Info : Emitting block frame informations in file <par.ft>...
TDI [Tool leonardo.root]#new_obj: creating object <par>...
TDI [Tool leonardo.par]#compile_all: Initializing tool ...
  TDI [Tool leonardo.par]: found #version 2.05...
  TDI [Tool leonardo.par]: compiling #parameter section...
    TDI [Tool leonardo.par]: Parameter <encoding> not found. Using default value.
    TDI [Tool leonardo.par]: Parameter <simu_period> not found. Using default value.
    TDI [Tool leonardo.par]: Parameter <simu_res> not found. Using default value.
    TDI [Tool leonardo.par]: Parameter <clock_edge> not found. Using default value.
    TDI [Tool leonardo.par]: Parameter <clock_edge> not found. Using default value.
    TDI [Tool leonardo.par]: Parameter <reset_state> not found. Using default value.
    TDI [Tool leonardo.par]: Parameter <reset_state> not found. Using default value.
  TDI [Tool leonardo.par]: compiling #parameter section...
  TDI [Tool leonardo.par]: compiling function <check>...
  TDI [Tool leonardo.par]: compiling function <init>...
  TDI [Tool leonardo.par]: compiling function <finish>...
  TDI [Tool leonardo.par]: compiling function <do_patc>...
    TDI [Tool leonardo.par]: Parameter <simu_period> not found. Using default value.
    TDI [Tool leonardo.par]: Parameter <simu_res> not found. Using default value.
    TDI [Tool leonardo.par]: Parameter <clock_edge> not found. Using default value.
    TDI [Tool leonardo.par]: Parameter <reset_state> not found. Using default value.
  TDI [Tool leonardo.par]: compiling function <do_scram>...
  TDI [Tool leonardo.par]: compiling function <do_synth>...
    TDI [Tool leonardo.par]: Parameter <encoding> not found. Using default value.
  TDI [Tool leonardo.par]: compiling function <do_vst>...
  TDI [Tool leonardo.par]: compiling function <do_pat>...
  TDI [Tool leonardo.par]: compiling function <do_asimut>...
  TDI [Tool leonardo.par]: compiling function <do_xpat>...
  TDI [Tool leonardo.par]: compiling target <init>...
  TDI [Tool leonardo.par]: compiling target <vhdl>...
  TDI [Tool leonardo.par]: compiling target <synth>...
  TDI [Tool leonardo.par]: compiling target <simu>...
  TDI [Tool leonardo.par]: compiling target <xpat>...
  TDI [Tool leonardo.par]: compiling target <patc>...
TDI [Tool leonardo.par]#compiler_all: Compiling tool ...
  TDI [Tool leonardo.par]#emit: Creating build script <par.leonardo.tool.sh>...
    TDI [Tool leonardo.par]: Environment is:
      PWD=[$],
      TOP=[$proj],
      VHD2=[$],
      LOG=[($TOP) + (".log")],
      SRCDIR=["."],
      SCRAM=[$],
      clock=["10000000"],
      vhdl=[|"par",
             "par_FUN_parity1",
             "par_FUN_parity2",
             "par_FUN_parity3",
             "par_FUN_parity4",
             "par_FUN_parity5",
             "par_FUN_parity6",
             "par_main"|],
      LEONARDO_TOP=[$],
      MBK_CATA_LIB=[$],
      CLOCK_EDGE_NEG=[$],
      CLOCK_EDGE=[get_opt()],
      VHDL=[|$|],
      SXLIB_COMP=[$],
      CELLS=[$],
      DUP=["tee"],
      RESET_STATE=[get_opt()],
      LIBRARY=["sxlib"],
      SIM_CYCLES=[get_opt()],
      period=["100"],
      PATH=[$],
      ENCODING=[get_opt()],
      DESIGN=[$proj],
      port=[|"d_RD:out:std_logic_vector:63 downto 0",
             "p_RD:out:std_logic",
             "CLK:in:std_logic",
             "RESET:in:std_logic"|],
      ALLIANCE_TOP=[$],
      RESET_STATE_NEG=[$],
      EXEMPLAR=[$],
      SPECTRUM=[$],
      proj=["par"],
      res=[$],
      OBJDIR=["obj"],
      BIN=[$],
      SIM_PERIOD=[get_opt()],
      SIM_RES=[get_opt()],
      simu_cycles=["50"]
Total CPU time consumed: 8.4 seconds.
Total time elapsed: 9.0 seconds.
  
  +---------------------------- SYNTHESIS SUMMARY ----------------------------+
  +---------------------------------------------------------------------------+
  | DESCRIPTION                                  VALUE                        |
  +---------------------------------------------------------------------------+
  | arithmetic unit                              1130                         |
  |  -> adder                                    (2)                          |
  |  -> comparator                               (2)                          |
  |  -> misc.                                    (1126)                       |
  | object                                       6                            |
  |  -> mutex                                    (6)                          |
  | process                                      7                            |
  | process.FUN_parity1                                                       |
  |  -> port-width [bit]                         69                           |
  |  -> register                                 3                            |
  |  -> states                                   9                            |
  | process.FUN_parity2                                                       |
  |  -> port-width [bit]                         69                           |
  |  -> register                                 3                            |
  |  -> states                                   6                            |
  | process.FUN_parity3                                                       |
  |  -> port-width [bit]                         69                           |
  |  -> register                                 2                            |
  |  -> states                                   69                           |
  | process.FUN_parity4                                                       |
  |  -> port-width [bit]                         69                           |
  |  -> register                                 2                            |
  |  -> states                                   5                            |
  | process.FUN_parity5                                                       |
  |  -> port-width [bit]                         69                           |
  |  -> register                                 2                            |
  |  -> states                                   68                           |
  | process.FUN_parity6                                                       |
  |  -> port-width [bit]                         69                           |
  |  -> register                                 2                            |
  |  -> states                                   4                            |
  | process.main                                                              |
  |  -> port-width [bit]                         566                          |
  |  -> states                                   39                           |
  | register-local                               14                           |
  |  -> signed(7 downto 0)                       (2)                          |
  |  -> std_logic                                (6)                          |
  |  -> std_logic_vector(63 downto 0)            (6)                          |
  | register-shared                              14                           |
  |  -> std_logic                                (7)                          |
  |  -> std_logic_vector(63 downto 0)            (7)                          |
  | synthesis time [sec]                         9                            |
  +---------------------------------------------------------------------------+
  
