Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9793262d82fb4bd1854241d9ea20524f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Permutation_Loop_tb_behav xil_defaultlib.Permutation_Loop_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Permutation_Lanes [permutation_lanes_default]
Compiling architecture behavioral of entity xil_defaultlib.Permutation_Loop [permutation_loop_default]
Compiling architecture behavioral of entity xil_defaultlib.permutation_loop_tb
Built simulation snapshot Permutation_Loop_tb_behav
