<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_Sc_U_U_09dd28f3</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_09dd28f3'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_Sc_U_U_09dd28f3')">rsnoc_z_H_R_G_Sc_U_U_09dd28f3</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.20</td>
<td class="s10 cl rt"><a href="mod452.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod452.html#Cond" > 97.22</a></td>
<td class="s7 cl rt"><a href="mod452.html#Toggle" > 77.21</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod452.html#Branch" > 98.36</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod452.html#inst_tag_31360"  onclick="showContent('inst_tag_31360')">config_ss_tb.DUT.flexnoc.flexnoc.FCB_apb_s0_T_main.FixedConverter</a></td>
<td class="s9 cl rt"> 93.20</td>
<td class="s10 cl rt"><a href="mod452.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod452.html#Cond" > 97.22</a></td>
<td class="s7 cl rt"><a href="mod452.html#Toggle" > 77.21</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod452.html#Branch" > 98.36</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_09dd28f3'>
<hr>
<a name="inst_tag_31360"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31360" >config_ss_tb.DUT.flexnoc.flexnoc.FCB_apb_s0_T_main.FixedConverter</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.20</td>
<td class="s10 cl rt"><a href="mod452.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod452.html#Cond" > 97.22</a></td>
<td class="s7 cl rt"><a href="mod452.html#Toggle" > 77.21</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod452.html#Branch" > 98.36</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.10</td>
<td class="s8 cl rt"> 85.87</td>
<td class="s9 cl rt"> 97.22</td>
<td class="s7 cl rt"> 75.76</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s8 cl rt"> 88.30</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1378.html#inst_tag_82079" >FCB_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2815.html#inst_tag_251344" id="tag_urg_inst_251344">FsmCurState</a></td>
<td class="s5 cl rt"> 57.43</td>
<td class="s6 cl rt"> 61.29</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2569.html#inst_tag_217433" id="tag_urg_inst_217433">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2082.html#inst_tag_177818" id="tag_urg_inst_177818">ummdb745a</a></td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod702.html#inst_tag_38162" id="tag_urg_inst_38162">ummdefddb</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1176.html#inst_tag_77952" id="tag_urg_inst_77952">uu922e3a49</a></td>
<td class="s7 cl rt"> 74.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod555.html#inst_tag_32683" id="tag_urg_inst_32683">uua42ce297cd</a></td>
<td class="s7 cl rt"> 74.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.54</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_Sc_U_U_09dd28f3'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod452.html" >rsnoc_z_H_R_G_Sc_U_U_09dd28f3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>48</td><td>48</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32010</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32024</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32037</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32042</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32101</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32106</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32111</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32116</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>32213</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>32223</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>32237</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
32009                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32010      1/1          		if ( ! Sys_Clk_RstN )
32011      1/1          			RspCnt &lt;= #1.0 ( 5'b0 );
32012      1/1          		else if ( Sm_IDLE &amp; GenSlv_Req_Vld &amp; PreStrm | ~ ( Sm_IDLE | Sm_FLUSH ) &amp; GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
32013      1/1          			RspCnt &lt;= #1.0 ( Sm_IDLE ? Len1W [4:0] : RspCnt - 5'b00001 );
                        MISSING_ELSE
32014                   	rsnoc_z_T_C_S_C_L_R_Mm_Db745a_O1 ummdb745a(
32015                   		.Dflt( 1'b0 )
32016                   	,	.I_000( GenSlv_Req_Vld &amp; ~ PreStrm )
32017                   	,	.I_010( GenSlv_Req_Vld &amp; ( GenSlv_Req_Opc == 3'b000 | GenSlv_Req_Opc == 3'b100 ) )
32018                   	,	.I_101( ~ StallReq )
32019                   	,	.I_110( ~ StallReq &amp; GenSlv_Req_Vld )
32020                   	,	.O( GenLcl_Req_Vld )
32021                   	,	.Sel( CurState )
32022                   	);
32023                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32024      1/1          		if ( ! Sys_Clk_RstN )
32025      1/1          			ReqCnt &lt;= #1.0 ( 5'b0 );
32026      1/1          		else if ( Sm_IDLE ? GenSlv_Req_Vld &amp; PreStrm : GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
32027      1/1          			ReqCnt &lt;= #1.0 ( Sm_IDLE ? Len1W [4:0] : ReqCnt - 5'b00001 );
                        MISSING_ELSE
32028                   	rsnoc_z_T_C_S_C_L_R_Mm_Defddb_O1 ummdefddb(
32029                   		.Dflt( 1'b0 )
32030                   	,	.I_000( GenLcl_Req_Rdy | PreStrm )
32031                   	,	.I_010( GenLcl_Req_Rdy | GenSlv_Req_Opc == 3'b110 )
32032                   	,	.I_110( ~ StallReq &amp; GenLcl_Req_Rdy )
32033                   	,	.O( u_9790 )
32034                   	,	.Sel( CurState )
32035                   	);
32036                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32037      1/1          		if ( ! Sys_Clk_RstN )
32038      1/1          			First &lt;= #1.0 ( 1'b1 );
32039      1/1          		else if ( GenSlv_Req_Vld &amp; GenSlv_Req_Rdy )
32040      1/1          			First &lt;= #1.0 ( GenSlv_Req_Last );
                        MISSING_ELSE
32041                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32042      1/1          		if ( ! Sys_Clk_RstN )
32043      1/1          			TrCnt &lt;= #1.0 ( 2'b0 );
32044      1/1          		else if ( TrCntInc | TrCntDec )
32045      1/1          			TrCnt &lt;= #1.0 ( ( TrCnt + { 1'b0 , TrCntInc } ) - { 1'b0 , TrCntDec } );
                        MISSING_ELSE
32046                   	rsnoc_z_T_C_S_C_L_R_Fsm_21641e2f FsmCurState(
32047                   		.Clk( Sys_Clk )
32048                   	,	.Clk_ClkS( Sys_Clk_ClkS )
32049                   	,	.Clk_En( Sys_Clk_En )
32050                   	,	.Clk_EnS( Sys_Clk_EnS )
32051                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
32052                   	,	.Clk_RstN( Sys_Clk_RstN )
32053                   	,	.Clk_Tm( Sys_Clk_Tm )
32054                   	,	.Conditions_FLUSH_WAIT( u_115_FLUSH_WAIT )
32055                   	,	.Conditions_IDLE_FLUSH( u_115_IDLE_FLUSH )
32056                   	,	.Conditions_IDLE_WAIT( u_115_IDLE_WAIT )
32057                   	,	.Conditions_RDREQ_RDRSP( u_115_RDREQ_RDRSP )
32058                   	,	.Conditions_RDRSP_IDLE( u_115_RDRSP_IDLE )
32059                   	,	.Conditions_WAIT_IDLE( u_115_WAIT_IDLE )
32060                   	,	.Conditions_WAIT_RDREQ( u_115_WAIT_RDREQ )
32061                   	,	.Conditions_WAIT_RDRSP( u_115_WAIT_RDRSP )
32062                   	,	.Conditions_WAIT_WRREQ( u_115_WAIT_WRREQ )
32063                   	,	.Conditions_WAIT_WRRSP( u_115_WAIT_WRRSP )
32064                   	,	.Conditions_WRREQ_WRRSP( u_115_WRREQ_WRRSP )
32065                   	,	.Conditions_WRRSP_IDLE( u_115_WRRSP_IDLE )
32066                   	,	.CurState( u_bdb6 )
32067                   	,	.NextState( u_b9ec )
32068                   	);
32069                   	assign CurState = u_bdb6;
32070                   	assign Sm_IDLE = CurState == 3'b000;
32071                   	assign GenLcl_Req_Addr = Sm_IDLE ? GenSlv_Req_Addr : { Sm_WAIT ? u_21f7 : u_9ac8 , u_a402 };
32072                   	assign GenLcl_Req_Be = GenSlv_Req_Be;
32073                   	assign GenLcl_Req_BurstType = Sm_IDLE ? GenSlv_Req_BurstType : ( Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd );
32074                   	assign GenLcl_Req_Data = GenSlv_Req_Data;
32075                   	assign GenLcl_Req_Last = Sm_IDLE ? GenSlv_Req_Last : 1'b1;
32076                   	assign upreStrm_StrmWidth = u_828c [11:8];
32077                   	assign StrmWidth = upreStrm_StrmWidth;
32078                   	assign GenLcl_Req_Len1 = Sm_IDLE ? GenSlv_Req_Len1 : u_7c15;
32079                   	assign GenLcl_Req_Lock = Sm_IDLE ? GenSlv_Req_Lock : ( Sm_WAIT ? GenSlv_Req_Lock : u_1053 );
32080                   	assign GenLcl_Req_Opc = Sm_IDLE ? GenSlv_Req_Opc : ( Sm_WAIT ? GenSlv_Req_Opc : u_9e2a );
32081                   	assign GenLcl_Req_SeqUnOrdered = Sm_IDLE &amp; GenSlv_Req_SeqUnOrdered;
32082                   	assign GenLcl_Req_SeqUnique = Sm_IDLE &amp; GenSlv_Req_SeqUnique;
32083                   	assign GenLcl_Req_User = Sm_IDLE ? GenSlv_Req_User : ( Sm_WAIT ? GenSlv_Req_User : u_7aef );
32084                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32085      1/1          		if ( ! Sys_Clk_RstN )
32086      1/1          			u_9ac8 &lt;= #1.0 ( 25'b0 );
32087      1/1          		else if ( Sm_WAIT )
32088      1/1          			u_9ac8 &lt;= #1.0 ( u_21f7 );
                        MISSING_ELSE
32089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32090      1/1          		if ( ! Sys_Clk_RstN )
32091      1/1          			u_a402 &lt;= #1.0 ( 7'b0 );
32092      1/1          		else if ( PreInfoEn )
32093      1/1          			u_a402 &lt;= #1.0 ( AddrLsb );
                        MISSING_ELSE
32094                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32095      1/1          		if ( ! Sys_Clk_RstN )
32096      1/1          			u_9ecd &lt;= #1.0 ( 1'b0 );
32097      1/1          		else if ( Sm_WAIT )
32098      1/1          			u_9ecd &lt;= #1.0 ( GenSlv_Req_BurstType );
                        MISSING_ELSE
32099                   	rsnoc_z_T_C_S_C_L_R_D_z_F4t7 ud( .I( StrmWidth ) , .O( u_4c36 ) );
32100                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32101      1/1          		if ( ! Sys_Clk_RstN )
32102      1/1          			u_7c15 &lt;= #1.0 ( 7'b0 );
32103      1/1          		else if ( PreInfoEn )
32104      1/1          			u_7c15 &lt;= #1.0 ( u_4c36 - 7'b0000001 );
                        MISSING_ELSE
32105                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32106      1/1          		if ( ! Sys_Clk_RstN )
32107      1/1          			u_1053 &lt;= #1.0 ( 1'b0 );
32108      1/1          		else if ( Sm_WAIT )
32109      1/1          			u_1053 &lt;= #1.0 ( GenSlv_Req_Lock );
                        MISSING_ELSE
32110                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32111      1/1          		if ( ! Sys_Clk_RstN )
32112      1/1          			u_9e2a &lt;= #1.0 ( 3'b0 );
32113      1/1          		else if ( Sm_WAIT )
32114      1/1          			u_9e2a &lt;= #1.0 ( GenSlv_Req_Opc );
                        MISSING_ELSE
32115                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32116      1/1          		if ( ! Sys_Clk_RstN )
32117      1/1          			u_7aef &lt;= #1.0 ( 8'b0 );
32118      1/1          		else if ( Sm_WAIT )
32119      1/1          			u_7aef &lt;= #1.0 ( GenSlv_Req_User );
                        MISSING_ELSE
32120                   	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
32121                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
32122                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
32123                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
32124                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
32125                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
32126                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
32127                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
32128                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
32129                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
32130                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
32131                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
32132                   	,	.GenLcl_Req_User( GenLcl_Req_User )
32133                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
32134                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
32135                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
32136                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
32137                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
32138                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
32139                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
32140                   	,	.GenPrt_Req_Addr( u_Req_Addr )
32141                   	,	.GenPrt_Req_Be( u_Req_Be )
32142                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
32143                   	,	.GenPrt_Req_Data( u_Req_Data )
32144                   	,	.GenPrt_Req_Last( u_Req_Last )
32145                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
32146                   	,	.GenPrt_Req_Lock( u_Req_Lock )
32147                   	,	.GenPrt_Req_Opc( u_Req_Opc )
32148                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
32149                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
32150                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
32151                   	,	.GenPrt_Req_User( u_Req_User )
32152                   	,	.GenPrt_Req_Vld( u_Req_Vld )
32153                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
32154                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
32155                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
32156                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
32157                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
32158                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
32159                   	);
32160                   	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
32161                   		.GenLcl_Req_Addr( u_Req_Addr )
32162                   	,	.GenLcl_Req_Be( u_Req_Be )
32163                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
32164                   	,	.GenLcl_Req_Data( u_Req_Data )
32165                   	,	.GenLcl_Req_Last( u_Req_Last )
32166                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
32167                   	,	.GenLcl_Req_Lock( u_Req_Lock )
32168                   	,	.GenLcl_Req_Opc( u_Req_Opc )
32169                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
32170                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
32171                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
32172                   	,	.GenLcl_Req_User( u_Req_User )
32173                   	,	.GenLcl_Req_Vld( u_Req_Vld )
32174                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
32175                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
32176                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
32177                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
32178                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
32179                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
32180                   	,	.GenPrt_Req_Addr( GenMst_Req_Addr )
32181                   	,	.GenPrt_Req_Be( GenMst_Req_Be )
32182                   	,	.GenPrt_Req_BurstType( GenMst_Req_BurstType )
32183                   	,	.GenPrt_Req_Data( GenMst_Req_Data )
32184                   	,	.GenPrt_Req_Last( GenMst_Req_Last )
32185                   	,	.GenPrt_Req_Len1( GenMst_Req_Len1 )
32186                   	,	.GenPrt_Req_Lock( GenMst_Req_Lock )
32187                   	,	.GenPrt_Req_Opc( GenMst_Req_Opc )
32188                   	,	.GenPrt_Req_Rdy( GenMst_Req_Rdy )
32189                   	,	.GenPrt_Req_SeqUnOrdered( GenMst_Req_SeqUnOrdered )
32190                   	,	.GenPrt_Req_SeqUnique( GenMst_Req_SeqUnique )
32191                   	,	.GenPrt_Req_User( GenMst_Req_User )
32192                   	,	.GenPrt_Req_Vld( GenMst_Req_Vld )
32193                   	,	.GenPrt_Rsp_Data( GenMst_Rsp_Data )
32194                   	,	.GenPrt_Rsp_Last( GenMst_Rsp_Last )
32195                   	,	.GenPrt_Rsp_Rdy( GenMst_Rsp_Rdy )
32196                   	,	.GenPrt_Rsp_SeqUnOrdered( GenMst_Rsp_SeqUnOrdered )
32197                   	,	.GenPrt_Rsp_Status( GenMst_Rsp_Status )
32198                   	,	.GenPrt_Rsp_Vld( GenMst_Rsp_Vld )
32199                   	,	.Sys_Clk( Sys_Clk )
32200                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
32201                   	,	.Sys_Clk_En( Sys_Clk_En )
32202                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
32203                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
32204                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
32205                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
32206                   	,	.Sys_Pwr_Idle( u_35_Idle )
32207                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
32208                   	);
32209                   	assign GenSlv_Rsp_Data = GenLcl_Rsp_Data;
32210                   	assign GenSlv_Rsp_SeqUnOrdered = GenLcl_Rsp_SeqUnOrdered;
32211                   	assign GenSlv_Rsp_Status = Sm_WRRSP ? ( RspErr ? 2'b01 : GenLcl_Rsp_Status ) : GenLcl_Rsp_Status;
32212                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
32213      1/1          		if ( ! Sys_Clk_RstN )
32214      1/1          			RspErr &lt;= #1.0 ( 1'b0 );
32215      1/1          		else if ( GenLcl_Rsp_Vld &amp; GenLcl_Rsp_Rdy )
32216      1/1          			RspErr &lt;= #1.0 ( ( RspErr | GenLcl_Rsp_Status == 2'b01 ) &amp; RspMask );
                        MISSING_ELSE
32217                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; Empty;
32218                   	assign Sys_Pwr_WakeUp = GenSlv_Req_Vld;
32219                   	assign WakeUp_GenSlv = GenSlv_Req_Vld;
32220                   	// synopsys translate_off
32221                   	// synthesis translate_off
32222                   	always @( posedge Sys_Clk )
32223      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
32224      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 2'b11 &amp; TrCntInc &amp; ~ TrCntDec ) !== 1'b0 ) begin
32225      <font color = "grey">unreachable  </font>				dontStop = 0;
32226      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
32227      <font color = "grey">unreachable  </font>				if (!dontStop) begin
32228      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt overflow.&quot; );
32229      <font color = "grey">unreachable  </font>					$stop;
32230                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
32231                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
32232                   	// synthesis translate_on
32233                   	// synopsys translate_on
32234                   	// synopsys translate_off
32235                   	// synthesis translate_off
32236                   	always @( posedge Sys_Clk )
32237      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
32238      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( TrCnt == 2'b0 &amp; ~ TrCntInc &amp; TrCntDec ) !== 1'b0 ) begin
32239      <font color = "grey">unreachable  </font>				dontStop = 0;
32240      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
32241      <font color = "grey">unreachable  </font>				if (!dontStop) begin
32242      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter TrCnt underflow.&quot; );
32243      <font color = "grey">unreachable  </font>					$stop;
32244                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
32245                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod452.html" >rsnoc_z_H_R_G_Sc_U_U_09dd28f3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       31988
 EXPRESSION (u_1052 ? GenLcl_Rsp_Last : (RspCnt == 5'b0))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32013
 EXPRESSION (Sm_IDLE ? Len1W[4:0] : ((RspCnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32026
 EXPRESSION (Sm_IDLE ? ((GenSlv_Req_Vld &amp; PreStrm)) : ((GenLcl_Req_Vld &amp; GenLcl_Req_Rdy)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32027
 EXPRESSION (Sm_IDLE ? Len1W[4:0] : ((ReqCnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32071
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Addr : ({(Sm_WAIT ? u_21f7 : u_9ac8),u_a402}))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32071
 SUB-EXPRESSION (Sm_WAIT ? u_21f7 : u_9ac8)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32073
 EXPRESSION (Sm_IDLE ? GenSlv_Req_BurstType : (Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32073
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32075
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Last : 1'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32078
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Len1 : u_7c15)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32079
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Lock : (Sm_WAIT ? GenSlv_Req_Lock : u_1053))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32079
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_Lock : u_1053)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32080
 EXPRESSION (Sm_IDLE ? GenSlv_Req_Opc : (Sm_WAIT ? GenSlv_Req_Opc : u_9e2a))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32080
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_Opc : u_9e2a)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32083
 EXPRESSION (Sm_IDLE ? GenSlv_Req_User : (Sm_WAIT ? GenSlv_Req_User : u_7aef))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32083
 SUB-EXPRESSION (Sm_WAIT ? GenSlv_Req_User : u_7aef)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32211
 EXPRESSION (Sm_WRRSP ? (RspErr ? 2'b1 : GenLcl_Rsp_Status) : GenLcl_Rsp_Status)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       32211
 SUB-EXPRESSION (RspErr ? 2'b1 : GenLcl_Rsp_Status)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod452.html" >rsnoc_z_H_R_G_Sc_U_U_09dd28f3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">48</td>
<td class="rt">28</td>
<td class="rt">58.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">544</td>
<td class="rt">420</td>
<td class="rt">77.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">272</td>
<td class="rt">210</td>
<td class="rt">77.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">272</td>
<td class="rt">210</td>
<td class="rt">77.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">48</td>
<td class="rt">28</td>
<td class="rt">58.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">544</td>
<td class="rt">420</td>
<td class="rt">77.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">272</td>
<td class="rt">210</td>
<td class="rt">77.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">272</td>
<td class="rt">210</td>
<td class="rt">77.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>GenMst_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_User[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenMst_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenMst_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[15:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_User[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GenSlv_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>GenSlv_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_GenSlv</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod452.html" >rsnoc_z_H_R_G_Sc_U_U_09dd28f3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">61</td>
<td class="rt">60</td>
<td class="rt">98.36 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">31988</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">32071</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">32073</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">32075</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">32078</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">32079</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">32080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">32083</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">32211</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">32010</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">32024</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">32037</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">32042</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">32085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">32090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">32095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">32101</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">32106</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">32111</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">32116</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">32213</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
31988      	assign GenSlv_Rsp_Last = u_1052 ? GenLcl_Rsp_Last : RspCnt == 5'b0;
           	                                <font color = "green">-1-</font>  
           	                                <font color = "green">==></font>  
           	                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32071      	assign GenLcl_Req_Addr = Sm_IDLE ? GenSlv_Req_Addr : { Sm_WAIT ? u_21f7 : u_9ac8 , u_a402 };

ID         LINE       
-1-        32071      Sm_IDLE
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32073      	assign GenLcl_Req_BurstType = Sm_IDLE ? GenSlv_Req_BurstType : ( Sm_WAIT ? GenSlv_Req_BurstType : u_9ecd );
           	                                      <font color = "green">-1-</font>                                <font color = "green">-2-</font>   
           	                                      <font color = "green">==></font>                                <font color = "green">==></font>   
           	                                                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32075      	assign GenLcl_Req_Last = Sm_IDLE ? GenSlv_Req_Last : 1'b1;
           	                                 <font color = "green">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32078      	assign GenLcl_Req_Len1 = Sm_IDLE ? GenSlv_Req_Len1 : u_7c15;
           	                                 <font color = "green">-1-</font>  
           	                                 <font color = "green">==></font>  
           	                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32079      	assign GenLcl_Req_Lock = Sm_IDLE ? GenSlv_Req_Lock : ( Sm_WAIT ? GenSlv_Req_Lock : u_1053 );
           	                                 <font color = "green">-1-</font>                           <font color = "green">-2-</font>   
           	                                 <font color = "green">==></font>                           <font color = "green">==></font>   
           	                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32080      	assign GenLcl_Req_Opc = Sm_IDLE ? GenSlv_Req_Opc : ( Sm_WAIT ? GenSlv_Req_Opc : u_9e2a );
           	                                <font color = "green">-1-</font>                          <font color = "green">-2-</font>   
           	                                <font color = "green">==></font>                          <font color = "green">==></font>   
           	                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32083      	assign GenLcl_Req_User = Sm_IDLE ? GenSlv_Req_User : ( Sm_WAIT ? GenSlv_Req_User : u_7aef );
           	                                 <font color = "green">-1-</font>                           <font color = "green">-2-</font>   
           	                                 <font color = "green">==></font>                           <font color = "green">==></font>   
           	                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32211      	assign GenSlv_Rsp_Status = Sm_WRRSP ? ( RspErr ? 2'b01 : GenLcl_Rsp_Status ) : GenLcl_Rsp_Status;
           	                                    <font color = "green">-1-</font>        <font color = "red">-2-</font>   
           	                                               <font color = "red">==></font>  
           	                                    <font color = "green">==></font>        <font color = "green">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32010      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
32011      			RspCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
32012      		else if ( Sm_IDLE & GenSlv_Req_Vld & PreStrm | ~ ( Sm_IDLE | Sm_FLUSH ) & GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy )
           		     <font color = "green">-2-</font>  
32013      			RspCnt <= #1.0 ( Sm_IDLE ? Len1W [4:0] : RspCnt - 5'b00001 );
           			                         <font color = "green">-3-</font>  
           			                         <font color = "green">==></font>  
           			                         <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32024      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
32025      			ReqCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
32026      		else if ( Sm_IDLE ? GenSlv_Req_Vld & PreStrm : GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
32027      			ReqCnt <= #1.0 ( Sm_IDLE ? Len1W [4:0] : ReqCnt - 5'b00001 );
           			                         <font color = "green">-3-</font>  
           			                         <font color = "green">==></font>  
           			                         <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32037      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
32038      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
32039      		else if ( GenSlv_Req_Vld & GenSlv_Req_Rdy )
           		     <font color = "green">-2-</font>  
32040      			First <= #1.0 ( GenSlv_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32042      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
32043      			TrCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
32044      		else if ( TrCntInc | TrCntDec )
           		     <font color = "green">-2-</font>  
32045      			TrCnt <= #1.0 ( ( TrCnt + { 1'b0 , TrCntInc } ) - { 1'b0 , TrCntDec } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32085      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
32086      			u_9ac8 <= #1.0 ( 25'b0 );
           <font color = "green">			==></font>
32087      		else if ( Sm_WAIT )
           		     <font color = "green">-2-</font>  
32088      			u_9ac8 <= #1.0 ( u_21f7 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
32091      			u_a402 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
32092      		else if ( PreInfoEn )
           		     <font color = "green">-2-</font>  
32093      			u_a402 <= #1.0 ( AddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32095      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
32096      			u_9ecd <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
32097      		else if ( Sm_WAIT )
           		     <font color = "green">-2-</font>  
32098      			u_9ecd <= #1.0 ( GenSlv_Req_BurstType );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32101      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
32102      			u_7c15 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
32103      		else if ( PreInfoEn )
           		     <font color = "green">-2-</font>  
32104      			u_7c15 <= #1.0 ( u_4c36 - 7'b0000001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32106      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
32107      			u_1053 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
32108      		else if ( Sm_WAIT )
           		     <font color = "green">-2-</font>  
32109      			u_1053 <= #1.0 ( GenSlv_Req_Lock );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32111      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
32112      			u_9e2a <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
32113      		else if ( Sm_WAIT )
           		     <font color = "green">-2-</font>  
32114      			u_9e2a <= #1.0 ( GenSlv_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32116      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
32117      			u_7aef <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
32118      		else if ( Sm_WAIT )
           		     <font color = "green">-2-</font>  
32119      			u_7aef <= #1.0 ( GenSlv_Req_User );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
32213      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
32214      			RspErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
32215      		else if ( GenLcl_Rsp_Vld & GenLcl_Rsp_Rdy )
           		     <font color = "green">-2-</font>  
32216      			RspErr <= #1.0 ( ( RspErr | GenLcl_Rsp_Status == 2'b01 ) & RspMask );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_31360">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_Sc_U_U_09dd28f3">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
