

================================================================
== Synthesis Summary Report of 'div'
================================================================
+ General Information: 
    * Date:           Sun Aug  4 22:51:44 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu250-figd2104-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+---------+----------+---------+------+----------+------+----+------------+------------+-----+
    | Modules| Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |            |            |     |
    | & Loops| Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |     LUT    | URAM|
    +--------+------+------+---------+---------+----------+---------+------+----------+------+----+------------+------------+-----+
    |+ div   |     -|  4.71|       35|  350.000|         -|        1|     -|       yes|     -|   -|  2449 (~0%)|  1808 (~0%)|    -|
    +--------+------+------+---------+---------+----------+---------+------+----------+------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+------------+-----------+------------+
| Interface  | Direction | Data Width |
+------------+-----------+------------+
| data_in_0  | out       | 32         |
| data_in_1  | out       | 32         |
| data_out_0 | out       | 16         |
+------------+-----------+------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+------------------------+
| Argument   | Direction | Datatype               |
+------------+-----------+------------------------+
| data_in_0  | in        | stream<ap_int<32>, 0>& |
| data_in_1  | in        | stream<ap_int<32>, 0>& |
| data_out_0 | out       | stream<ap_int<16>, 0>& |
+------------+-----------+------------------------+

* SW-to-HW Mapping
+------------+--------------+-----------+
| Argument   | HW Interface | HW Type   |
+------------+--------------+-----------+
| data_in_0  | data_in_0    | interface |
| data_in_1  | data_in_1    | interface |
| data_out_0 | data_out_0   | interface |
+------------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-------------------+
| Type     | Options | Location          |
+----------+---------+-------------------+
| pipeline | II = 1  | div.cpp:13 in div |
+----------+---------+-------------------+


