# Library definitions for TSMC 65LP IO Libraries

set tech_files(IO_NAME) tpdn65lpnv2od3
set IO_METAL_STACK 9lm

set paths(IO_dir) $paths(PDK_ROOT)/dig_libs/ARM_FEONLY/TSMCHOME_fe/digital
set paths(IO_libs) $paths(IO_dir)/Front_End/timing_power_noise/NLDM/$tech_files(IO_NAME)_200a
set paths(IO_lefs) $paths(IO_dir)/Back_End/lef/$tech_files(IO_NAME)_140b/mt/$IO_METAL_STACK/lef/

# Libs
set tech_files(IO_WC_LIB) $paths(IO_libs)/$tech_files(IO_NAME)wc.lib
        lappend tech_files(ALL_WC_LIBS) $tech_files(IO_WC_LIB)
set tech_files(IO_TC_LIB) $paths(IO_libs)/$tech_files(IO_NAME)tc.lib
        lappend tech_files(ALL_TC_LIBS) $tech_files(IO_TC_LIB)
set tech_files(IO_BC_LIB) $paths(IO_libs)/$tech_files(IO_NAME)bc.lib
        lappend tech_files(ALL_BC_LIBS) $tech_files(IO_BC_LIB)
# Verilog
set tech_files(IO_VERILOG) $paths(IO_dir)/Front_End/verilog/tpdn65lpnv2od3_140b/$tech_files(IO_NAME).v 
# LEF
set tech_files(IO_LEF) $paths(IO_lefs)/$tech_files(IO_NAME)_$IO_METAL_STACK.lef
set tech_files(IO_ANTENNA_LEF) $paths(IO_lefs)/antenna_$IO_METAL_STACK.lef
        lappend tech_files(ALL_LEFS) $tech_files(IO_LEF) $tech_files(IO_ANTENNA_LEF)

# PG pins
set tech(IO_VDDCORE) VDD
set tech(IO_GNDCORE) VSS
set tech(IO_VDDIO) VDDPST
set tech(IO_GNDIO) VSS

# For SDC
set tech(SDC_DRIVING_CELL) PRUW0204CDG
set tech(CCOPT_DRIVING_PIN) PRUW0204CDG/C
set tech(SDC_LOAD_PIN) PRUW0204CDG/PAD

# Others
set tech(IO_FILLERS) "PFILLER20 PFILLER10 PFILLER5 PFILLER1 PFILLER05 PFILLER0005"
set tech(IO_SITE) sc12_cln65lp

#############################################
#       Print values to debug file
#############################################
set df [open $debug_file a]
puts $df "\n******************************************"
puts $df "* Values loaded after libraries.$IO_TECHNOLOGY.tcl *"
puts $df "******************************************"


foreach dic {paths tech tech_files} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}

close $df