Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/University/Logic Lab/LogicCircuitProject/prj/GlycemicIndex_test_isim_beh.exe -prj E:/University/Logic Lab/LogicCircuitProject/prj/GlycemicIndex_test_beh.prj work.GlycemicIndex_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/University/Logic Lab/LogicCircuitProject/prj/../dec24.v" into library work
Analyzing Verilog file "E:/University/Logic Lab/LogicCircuitProject/prj/../dec4_16.v" into library work
Analyzing Verilog file "E:/University/Logic Lab/LogicCircuitProject/prj/../onesCounter4bit.v" into library work
Analyzing Verilog file "E:/University/Logic Lab/LogicCircuitProject/prj/../Adder8bit.v" into library work
Analyzing Verilog file "E:/University/Logic Lab/LogicCircuitProject/prj/../src/GlycemicIndexCalculator.v" into library work
Analyzing Verilog file "E:/University/Logic Lab/LogicCircuitProject/prj/../GlycemicIndex_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "E:/University/Logic Lab/LogicCircuitProject/prj/../src/GlycemicIndexCalculator.v" Line 38: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:189 - "E:/University/Logic Lab/LogicCircuitProject/prj/../src/GlycemicIndexCalculator.v" Line 38: Size mismatch in connection of port <B>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "E:/University/Logic Lab/LogicCircuitProject/prj/../onesCounter4bit.v" Line 35: Size mismatch in connection of port <e>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module Adder8bit
Compiling module dec24
Compiling module dec4_16
Compiling module onesCounter4bit
Compiling module GlycemicIndexCalculator
Compiling module GlycemicIndex_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable E:/University/Logic Lab/LogicCircuitProject/prj/GlycemicIndex_test_isim_beh.exe
Fuse Memory Usage: 29052 KB
Fuse CPU Usage: 374 ms
