{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 22:00:39 2016 " "Info: Processing started: Thu Jul 28 22:00:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sss_ir_receiver -c sss_ir_receiver " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sss_ir_receiver -c sss_ir_receiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ir_clk " "Info: Assuming node \"ir_clk\" is an undefined clock" {  } { { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 944 616 784 960 "ir_clk" "" } { 1688 1096 1144 1704 "ir_clk" "" } { 1688 1616 1672 1704 "ir_clk" "" } { 1616 1344 1440 1632 "ir_clk" "" } { 1840 1872 1960 1856 "ir_clk" "" } { 1688 768 848 1704 "ir_clk" "" } { 1904 2432 2576 1920 "ir_clk" "" } { 2048 3576 3624 2064 "ir_clk" "" } { 2288 3584 3632 2304 "ir_clk" "" } { 1768 3648 3704 1784 "ir_clk" "" } { 824 3728 3800 840 "ir_clk" "" } { 1144 2072 2160 1160 "ir_clk" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "48 " "Warning: Found 48 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[7\]\|aeb_out " "Info: Detected gated clock \"lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[7\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[7\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[6\]\|aeb_out " "Info: Detected gated clock \"lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[6\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[6\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[4\]\|aeb_out " "Info: Detected gated clock \"lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[4\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[4\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[5\]\|aeb_out " "Info: Detected gated clock \"lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[5\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[5\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[3\]\|aeb_out " "Info: Detected gated clock \"lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[3\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[3\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[2\]\|aeb_out " "Info: Detected gated clock \"lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[2\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[2\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out " "Info: Detected gated clock \"lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out " "Info: Detected gated clock \"lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare:inst209\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[7\]\|aeb_out " "Info: Detected gated clock \"lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[7\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[7\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[6\]\|aeb_out " "Info: Detected gated clock \"lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[6\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[6\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[4\]\|aeb_out " "Info: Detected gated clock \"lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[4\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[4\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[5\]\|aeb_out " "Info: Detected gated clock \"lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[5\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[5\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[3\]\|aeb_out " "Info: Detected gated clock \"lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[3\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[3\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[2\]\|aeb_out " "Info: Detected gated clock \"lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[2\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[2\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out " "Info: Detected gated clock \"lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out " "Info: Detected gated clock \"lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[0\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[0\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[1\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[1\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[2\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[2\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[3\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[3\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[4\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[4\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[5\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[5\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[6\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[6\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[7\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[7\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[8\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[8\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[9\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[9\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[10\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[10\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[11\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[11\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[12\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[12\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[13\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[13\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[14\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[14\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[15\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[15\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[16\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[16\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[17\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[17\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[18\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[18\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[19\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[19\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[20\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[20\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[21\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[21\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[22\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[22\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[23\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[23\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[24\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[24\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[25\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[25\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[26\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[26\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[27\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[27\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[28\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[28\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[29\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[29\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[30\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[30\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_shiftreg:inst27\|dffs\[31\] " "Info: Detected ripple clock \"lpm_shiftreg:inst27\|dffs\[31\]\" as buffer" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_shiftreg:inst27\|dffs\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ir_clk register lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|q\[0\] register lpm_shiftreg:inst162\|dffs\[31\] 57.47 MHz 17.4 ns Internal " "Info: Clock \"ir_clk\" has Internal fmax of 57.47 MHz between source register \"lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|q\[0\]\" and destination register \"lpm_shiftreg:inst162\|dffs\[31\]\" (period= 17.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.800 ns + Longest register register " "Info: + Longest register to register delay is 13.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|q\[0\] 1 REG LC5_C15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_C15; Fanout = 3; REG Node = 'lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:inst155|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 1.200 ns lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT 2 COMB LC5_C15 2 " "Info: 2: + IC(0.000 ns) + CELL(1.200 ns) = 1.200 ns; Loc. = LC5_C15; Fanout = 2; COMB Node = 'lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_counter:inst155|alt_counter_f10ke:wysi_counter|q[0] lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 1.500 ns lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT 3 COMB LC6_C15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 1.500 ns; Loc. = LC6_C15; Fanout = 2; COMB Node = 'lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 1.800 ns lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT 4 COMB LC7_C15 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 1.800 ns; Loc. = LC7_C15; Fanout = 2; COMB Node = 'lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 2.100 ns lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT 5 COMB LC8_C15 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 2.100 ns; Loc. = LC8_C15; Fanout = 2; COMB Node = 'lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.300 ns) 3.200 ns lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT 6 COMB LC1_C17 2 " "Info: 6: + IC(0.800 ns) + CELL(0.300 ns) = 3.200 ns; Loc. = LC1_C17; Fanout = 2; COMB Node = 'lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 3.500 ns lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT 7 COMB LC2_C17 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 3.500 ns; Loc. = LC2_C17; Fanout = 2; COMB Node = 'lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 3.800 ns lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT 8 COMB LC3_C17 2 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 3.800 ns; Loc. = LC3_C17; Fanout = 2; COMB Node = 'lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.100 ns lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT 9 COMB LC4_C17 1 " "Info: 9: + IC(0.000 ns) + CELL(0.300 ns) = 4.100 ns; Loc. = LC4_C17; Fanout = 1; COMB Node = 'lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]~COUT'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 5.400 ns lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|cout 10 COMB LC5_C17 42 " "Info: 10: + IC(0.000 ns) + CELL(1.300 ns) = 5.400 ns; Loc. = LC5_C17; Fanout = 42; COMB Node = 'lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|cout'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|cout } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 824 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.800 ns) 9.900 ns inst151 11 COMB LC1_C13 32 " "Info: 11: + IC(2.700 ns) + CELL(1.800 ns) = 9.900 ns; Loc. = LC1_C13; Fanout = 32; COMB Node = 'inst151'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { lpm_counter:inst155|alt_counter_f10ke:wysi_counter|cout inst151 } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1848 1704 1768 1896 "inst151" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.200 ns) 13.800 ns lpm_shiftreg:inst162\|dffs\[31\] 12 REG LC4_C18 1 " "Info: 12: + IC(2.700 ns) + CELL(1.200 ns) = 13.800 ns; Loc. = LC4_C18; Fanout = 1; REG Node = 'lpm_shiftreg:inst162\|dffs\[31\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { inst151 lpm_shiftreg:inst162|dffs[31] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.600 ns ( 55.07 % ) " "Info: Total cell delay = 7.600 ns ( 55.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.200 ns ( 44.93 % ) " "Info: Total interconnect delay = 6.200 ns ( 44.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { lpm_counter:inst155|alt_counter_f10ke:wysi_counter|q[0] lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|cout inst151 lpm_shiftreg:inst162|dffs[31] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "13.800 ns" { lpm_counter:inst155|alt_counter_f10ke:wysi_counter|q[0] {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|cout {} inst151 {} lpm_shiftreg:inst162|dffs[31] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 2.700ns 2.700ns } { 0.000ns 1.200ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.300ns 1.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ir_clk destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"ir_clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns ir_clk 1 CLK PIN_43 76 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 76; CLK Node = 'ir_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_clk } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 944 616 784 960 "ir_clk" "" } { 1688 1096 1144 1704 "ir_clk" "" } { 1688 1616 1672 1704 "ir_clk" "" } { 1616 1344 1440 1632 "ir_clk" "" } { 1840 1872 1960 1856 "ir_clk" "" } { 1688 768 848 1704 "ir_clk" "" } { 1904 2432 2576 1920 "ir_clk" "" } { 2048 3576 3624 2064 "ir_clk" "" } { 2288 3584 3632 2304 "ir_clk" "" } { 1768 3648 3704 1784 "ir_clk" "" } { 824 3728 3800 840 "ir_clk" "" } { 1144 2072 2160 1160 "ir_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_shiftreg:inst162\|dffs\[31\] 2 REG LC4_C18 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC4_C18; Fanout = 1; REG Node = 'lpm_shiftreg:inst162\|dffs\[31\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ir_clk lpm_shiftreg:inst162|dffs[31] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { ir_clk lpm_shiftreg:inst162|dffs[31] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { ir_clk {} ir_clk~out {} lpm_shiftreg:inst162|dffs[31] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ir_clk source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"ir_clk\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns ir_clk 1 CLK PIN_43 76 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 76; CLK Node = 'ir_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_clk } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 944 616 784 960 "ir_clk" "" } { 1688 1096 1144 1704 "ir_clk" "" } { 1688 1616 1672 1704 "ir_clk" "" } { 1616 1344 1440 1632 "ir_clk" "" } { 1840 1872 1960 1856 "ir_clk" "" } { 1688 768 848 1704 "ir_clk" "" } { 1904 2432 2576 1920 "ir_clk" "" } { 2048 3576 3624 2064 "ir_clk" "" } { 2288 3584 3632 2304 "ir_clk" "" } { 1768 3648 3704 1784 "ir_clk" "" } { 824 3728 3800 840 "ir_clk" "" } { 1144 2072 2160 1160 "ir_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|q\[0\] 2 REG LC5_C15 3 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_C15; Fanout = 3; REG Node = 'lpm_counter:inst155\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ir_clk lpm_counter:inst155|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { ir_clk lpm_counter:inst155|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { ir_clk {} ir_clk~out {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { ir_clk lpm_shiftreg:inst162|dffs[31] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { ir_clk {} ir_clk~out {} lpm_shiftreg:inst162|dffs[31] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { ir_clk lpm_counter:inst155|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { ir_clk {} ir_clk~out {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { lpm_counter:inst155|alt_counter_f10ke:wysi_counter|q[0] lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT lpm_counter:inst155|alt_counter_f10ke:wysi_counter|cout inst151 lpm_shiftreg:inst162|dffs[31] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "13.800 ns" { lpm_counter:inst155|alt_counter_f10ke:wysi_counter|q[0] {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|cout {} inst151 {} lpm_shiftreg:inst162|dffs[31] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 2.700ns 2.700ns } { 0.000ns 1.200ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.300ns 1.800ns 1.200ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { ir_clk lpm_shiftreg:inst162|dffs[31] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { ir_clk {} ir_clk~out {} lpm_shiftreg:inst162|dffs[31] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { ir_clk lpm_counter:inst155|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { ir_clk {} ir_clk~out {} lpm_counter:inst155|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "ir_clk 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"ir_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst207 inst207 ir_clk 2.7 ns " "Info: Found hold time violation between source  pin or register \"inst207\" and destination pin or register \"inst207\" for clock \"ir_clk\" (Hold time is 2.7 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.000 ns + Largest " "Info: + Largest clock skew is 4.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ir_clk destination 26.300 ns + Longest register " "Info: + Longest clock path from clock \"ir_clk\" to destination register is 26.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns ir_clk 1 CLK PIN_43 76 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 76; CLK Node = 'ir_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_clk } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 944 616 784 960 "ir_clk" "" } { 1688 1096 1144 1704 "ir_clk" "" } { 1688 1616 1672 1704 "ir_clk" "" } { 1616 1344 1440 1632 "ir_clk" "" } { 1840 1872 1960 1856 "ir_clk" "" } { 1688 768 848 1704 "ir_clk" "" } { 1904 2432 2576 1920 "ir_clk" "" } { 2048 3576 3624 2064 "ir_clk" "" } { 2288 3584 3632 2304 "ir_clk" "" } { 1768 3648 3704 1784 "ir_clk" "" } { 824 3728 3800 840 "ir_clk" "" } { 1144 2072 2160 1160 "ir_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns lpm_shiftreg:inst27\|dffs\[23\] 2 REG LC7_C12 5 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC7_C12; Fanout = 5; REG Node = 'lpm_shiftreg:inst27\|dffs\[23\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { ir_clk lpm_shiftreg:inst27|dffs[23] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 9.300 ns lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[5\]\|aeb_out 3 COMB LC5_C12 1 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 9.300 ns; Loc. = LC5_C12; Fanout = 1; COMB Node = 'lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[5\]\|aeb_out'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_shiftreg:inst27|dffs[23] lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.300 ns) 14.300 ns lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp\[1\]\|aeb_out 4 COMB LC8_C19 1 " "Info: 4: + IC(2.700 ns) + CELL(2.300 ns) = 14.300 ns; Loc. = LC8_C19; Fanout = 1; COMB Node = 'lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp\[1\]\|aeb_out'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[1]|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.300 ns) 19.300 ns lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 5 COMB LC2_C9 1 " "Info: 5: + IC(2.700 ns) + CELL(2.300 ns) = 19.300 ns; Loc. = LC2_C9; Fanout = 1; COMB Node = 'lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[1]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 21.700 ns inst92 6 COMB LC1_C9 1 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 21.700 ns; Loc. = LC1_C9; Fanout = 1; COMB Node = 'inst92'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst92 } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1544 3768 3832 1592 "inst92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 26.300 ns inst207 7 REG LC7_A8 2 " "Info: 7: + IC(4.600 ns) + CELL(0.000 ns) = 26.300 ns; Loc. = LC7_A8; Fanout = 2; REG Node = 'inst207'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { inst92 inst207 } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1528 3912 3976 1608 "inst207" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.600 ns ( 47.91 % ) " "Info: Total cell delay = 12.600 ns ( 47.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.700 ns ( 52.09 % ) " "Info: Total interconnect delay = 13.700 ns ( 52.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.300 ns" { ir_clk lpm_shiftreg:inst27|dffs[23] lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[1]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst92 inst207 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "26.300 ns" { ir_clk {} ir_clk~out {} lpm_shiftreg:inst27|dffs[23] {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[1]|aeb_out {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst92 {} inst207 {} } { 0.000ns 0.000ns 2.500ns 0.600ns 2.700ns 2.700ns 0.600ns 4.600ns } { 0.000ns 2.800ns 1.100ns 2.300ns 2.300ns 2.300ns 1.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ir_clk source 22.300 ns - Shortest register " "Info: - Shortest clock path from clock \"ir_clk\" to source register is 22.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns ir_clk 1 CLK PIN_43 76 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 76; CLK Node = 'ir_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_clk } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 944 616 784 960 "ir_clk" "" } { 1688 1096 1144 1704 "ir_clk" "" } { 1688 1616 1672 1704 "ir_clk" "" } { 1616 1344 1440 1632 "ir_clk" "" } { 1840 1872 1960 1856 "ir_clk" "" } { 1688 768 848 1704 "ir_clk" "" } { 1904 2432 2576 1920 "ir_clk" "" } { 2048 3576 3624 2064 "ir_clk" "" } { 2288 3584 3632 2304 "ir_clk" "" } { 1768 3648 3704 1784 "ir_clk" "" } { 824 3728 3800 840 "ir_clk" "" } { 1144 2072 2160 1160 "ir_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns lpm_shiftreg:inst27\|dffs\[13\] 2 REG LC5_C4 5 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC5_C4; Fanout = 5; REG Node = 'lpm_shiftreg:inst27\|dffs\[13\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { ir_clk lpm_shiftreg:inst27|dffs[13] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 8.800 ns lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[3\]\|aeb_out 3 COMB LC8_C4 1 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 8.800 ns; Loc. = LC8_C4; Fanout = 1; COMB Node = 'lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[3\]\|aeb_out'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { lpm_shiftreg:inst27|dffs[13] lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[3]|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.800 ns) 12.900 ns lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp\[0\]\|aeb_out 4 COMB LC4_C9 1 " "Info: 4: + IC(2.300 ns) + CELL(1.800 ns) = 12.900 ns; Loc. = LC4_C9; Fanout = 1; COMB Node = 'lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp\[0\]\|aeb_out'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[3]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[0]|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 15.300 ns lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 5 COMB LC2_C9 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 15.300 ns; Loc. = LC2_C9; Fanout = 1; COMB Node = 'lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[0]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 17.700 ns inst92 6 COMB LC1_C9 1 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 17.700 ns; Loc. = LC1_C9; Fanout = 1; COMB Node = 'inst92'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst92 } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1544 3768 3832 1592 "inst92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 22.300 ns inst207 7 REG LC7_A8 2 " "Info: 7: + IC(4.600 ns) + CELL(0.000 ns) = 22.300 ns; Loc. = LC7_A8; Fanout = 2; REG Node = 'inst207'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { inst92 inst207 } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1528 3912 3976 1608 "inst207" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.100 ns ( 49.78 % ) " "Info: Total cell delay = 11.100 ns ( 49.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.200 ns ( 50.22 % ) " "Info: Total interconnect delay = 11.200 ns ( 50.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.300 ns" { ir_clk lpm_shiftreg:inst27|dffs[13] lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[3]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[0]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst92 inst207 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "22.300 ns" { ir_clk {} ir_clk~out {} lpm_shiftreg:inst27|dffs[13] {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[3]|aeb_out {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[0]|aeb_out {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst92 {} inst207 {} } { 0.000ns 0.000ns 2.500ns 0.600ns 2.300ns 0.600ns 0.600ns 4.600ns } { 0.000ns 2.800ns 1.100ns 1.800ns 1.800ns 1.800ns 1.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.300 ns" { ir_clk lpm_shiftreg:inst27|dffs[23] lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[1]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst92 inst207 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "26.300 ns" { ir_clk {} ir_clk~out {} lpm_shiftreg:inst27|dffs[23] {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[1]|aeb_out {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst92 {} inst207 {} } { 0.000ns 0.000ns 2.500ns 0.600ns 2.700ns 2.700ns 0.600ns 4.600ns } { 0.000ns 2.800ns 1.100ns 2.300ns 2.300ns 2.300ns 1.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.300 ns" { ir_clk lpm_shiftreg:inst27|dffs[13] lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[3]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[0]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst92 inst207 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "22.300 ns" { ir_clk {} ir_clk~out {} lpm_shiftreg:inst27|dffs[13] {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[3]|aeb_out {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[0]|aeb_out {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst92 {} inst207 {} } { 0.000ns 0.000ns 2.500ns 0.600ns 2.300ns 0.600ns 0.600ns 4.600ns } { 0.000ns 2.800ns 1.100ns 1.800ns 1.800ns 1.800ns 1.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns - " "Info: - Micro clock to output delay of source is 1.100 ns" {  } { { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1528 3912 3976 1608 "inst207" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns - Shortest register register " "Info: - Shortest register to register delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst207 1 REG LC7_A8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_A8; Fanout = 2; REG Node = 'inst207'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst207 } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1528 3912 3976 1608 "inst207" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 1.800 ns inst207 2 REG LC7_A8 2 " "Info: 2: + IC(0.600 ns) + CELL(1.200 ns) = 1.800 ns; Loc. = LC7_A8; Fanout = 2; REG Node = 'inst207'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { inst207 inst207 } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1528 3912 3976 1608 "inst207" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 66.67 % ) " "Info: Total cell delay = 1.200 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 33.33 % ) " "Info: Total interconnect delay = 0.600 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { inst207 inst207 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { inst207 {} inst207 {} } { 0.000ns 0.600ns } { 0.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1528 3912 3976 1608 "inst207" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.300 ns" { ir_clk lpm_shiftreg:inst27|dffs[23] lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[1]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst92 inst207 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "26.300 ns" { ir_clk {} ir_clk~out {} lpm_shiftreg:inst27|dffs[23] {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[1]|aeb_out {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst92 {} inst207 {} } { 0.000ns 0.000ns 2.500ns 0.600ns 2.700ns 2.700ns 0.600ns 4.600ns } { 0.000ns 2.800ns 1.100ns 2.300ns 2.300ns 2.300ns 1.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.300 ns" { ir_clk lpm_shiftreg:inst27|dffs[13] lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[3]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[0]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst92 inst207 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "22.300 ns" { ir_clk {} ir_clk~out {} lpm_shiftreg:inst27|dffs[13] {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[3]|aeb_out {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[0]|aeb_out {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst92 {} inst207 {} } { 0.000ns 0.000ns 2.500ns 0.600ns 2.300ns 0.600ns 0.600ns 4.600ns } { 0.000ns 2.800ns 1.100ns 1.800ns 1.800ns 1.800ns 1.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { inst207 inst207 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { inst207 {} inst207 {} } { 0.000ns 0.600ns } { 0.000ns 1.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst158 ir_input ir_clk 2.800 ns register " "Info: tsu for register \"inst158\" (data pin = \"ir_input\", clock pin = \"ir_clk\") is 2.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.600 ns + Longest pin register " "Info: + Longest pin to register delay is 5.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns ir_input 1 PIN PIN_2 1 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_2; Fanout = 1; PIN Node = 'ir_input'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_input } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1680 536 704 1696 "ir_input" "" } { 1672 704 848 1688 "ir_input" "" } { 1760 696 840 1776 "ir_input" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.200 ns) 5.600 ns inst158 2 REG LC5_C11 3 " "Info: 2: + IC(1.600 ns) + CELL(1.200 ns) = 5.600 ns; Loc. = LC5_C11; Fanout = 3; REG Node = 'inst158'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { ir_input inst158 } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1664 848 912 1744 "inst158" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 71.43 % ) " "Info: Total cell delay = 4.000 ns ( 71.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 28.57 % ) " "Info: Total interconnect delay = 1.600 ns ( 28.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ir_input inst158 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { ir_input {} ir_input~out {} inst158 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1664 848 912 1744 "inst158" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ir_clk destination 5.300 ns - Shortest register " "Info: - Shortest clock path from clock \"ir_clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns ir_clk 1 CLK PIN_43 76 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 76; CLK Node = 'ir_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_clk } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 944 616 784 960 "ir_clk" "" } { 1688 1096 1144 1704 "ir_clk" "" } { 1688 1616 1672 1704 "ir_clk" "" } { 1616 1344 1440 1632 "ir_clk" "" } { 1840 1872 1960 1856 "ir_clk" "" } { 1688 768 848 1704 "ir_clk" "" } { 1904 2432 2576 1920 "ir_clk" "" } { 2048 3576 3624 2064 "ir_clk" "" } { 2288 3584 3632 2304 "ir_clk" "" } { 1768 3648 3704 1784 "ir_clk" "" } { 824 3728 3800 840 "ir_clk" "" } { 1144 2072 2160 1160 "ir_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst158 2 REG LC5_C11 3 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_C11; Fanout = 3; REG Node = 'inst158'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ir_clk inst158 } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1664 848 912 1744 "inst158" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { ir_clk inst158 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { ir_clk {} ir_clk~out {} inst158 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ir_input inst158 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { ir_input {} ir_input~out {} inst158 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { ir_clk inst158 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { ir_clk {} ir_clk~out {} inst158 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ir_clk ir_but_start/stop inst207 34.100 ns register " "Info: tco from clock \"ir_clk\" to destination pin \"ir_but_start/stop\" through register \"inst207\" is 34.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ir_clk source 26.300 ns + Longest register " "Info: + Longest clock path from clock \"ir_clk\" to source register is 26.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns ir_clk 1 CLK PIN_43 76 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 76; CLK Node = 'ir_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_clk } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 944 616 784 960 "ir_clk" "" } { 1688 1096 1144 1704 "ir_clk" "" } { 1688 1616 1672 1704 "ir_clk" "" } { 1616 1344 1440 1632 "ir_clk" "" } { 1840 1872 1960 1856 "ir_clk" "" } { 1688 768 848 1704 "ir_clk" "" } { 1904 2432 2576 1920 "ir_clk" "" } { 2048 3576 3624 2064 "ir_clk" "" } { 2288 3584 3632 2304 "ir_clk" "" } { 1768 3648 3704 1784 "ir_clk" "" } { 824 3728 3800 840 "ir_clk" "" } { 1144 2072 2160 1160 "ir_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns lpm_shiftreg:inst27\|dffs\[23\] 2 REG LC7_C12 5 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC7_C12; Fanout = 5; REG Node = 'lpm_shiftreg:inst27\|dffs\[23\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { ir_clk lpm_shiftreg:inst27|dffs[23] } "NODE_NAME" } } { "LPM_SHIFTREG.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/LPM_SHIFTREG.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 9.300 ns lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[5\]\|aeb_out 3 COMB LC5_C12 1 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 9.300 ns; Loc. = LC5_C12; Fanout = 1; COMB Node = 'lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[5\]\|aeb_out'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_shiftreg:inst27|dffs[23] lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.300 ns) 14.300 ns lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp\[1\]\|aeb_out 4 COMB LC8_C19 1 " "Info: 4: + IC(2.700 ns) + CELL(2.300 ns) = 14.300 ns; Loc. = LC8_C19; Fanout = 1; COMB Node = 'lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp\[1\]\|aeb_out'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[1]|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.300 ns) 19.300 ns lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 5 COMB LC2_C9 1 " "Info: 5: + IC(2.700 ns) + CELL(2.300 ns) = 19.300 ns; Loc. = LC2_C9; Fanout = 1; COMB Node = 'lpm_compare:inst235\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[1]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 21.700 ns inst92 6 COMB LC1_C9 1 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 21.700 ns; Loc. = LC1_C9; Fanout = 1; COMB Node = 'inst92'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst92 } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1544 3768 3832 1592 "inst92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 26.300 ns inst207 7 REG LC7_A8 2 " "Info: 7: + IC(4.600 ns) + CELL(0.000 ns) = 26.300 ns; Loc. = LC7_A8; Fanout = 2; REG Node = 'inst207'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { inst92 inst207 } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1528 3912 3976 1608 "inst207" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.600 ns ( 47.91 % ) " "Info: Total cell delay = 12.600 ns ( 47.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.700 ns ( 52.09 % ) " "Info: Total interconnect delay = 13.700 ns ( 52.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.300 ns" { ir_clk lpm_shiftreg:inst27|dffs[23] lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[1]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst92 inst207 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "26.300 ns" { ir_clk {} ir_clk~out {} lpm_shiftreg:inst27|dffs[23] {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[1]|aeb_out {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst92 {} inst207 {} } { 0.000ns 0.000ns 2.500ns 0.600ns 2.700ns 2.700ns 0.600ns 4.600ns } { 0.000ns 2.800ns 1.100ns 2.300ns 2.300ns 2.300ns 1.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1528 3912 3976 1608 "inst207" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.700 ns + Longest register pin " "Info: + Longest register to pin delay is 6.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst207 1 REG LC7_A8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_A8; Fanout = 2; REG Node = 'inst207'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst207 } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1528 3912 3976 1608 "inst207" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(5.100 ns) 6.700 ns ir_but_start/stop 2 PIN PIN_19 0 " "Info: 2: + IC(1.600 ns) + CELL(5.100 ns) = 6.700 ns; Loc. = PIN_19; Fanout = 0; PIN Node = 'ir_but_start/stop'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { inst207 ir_but_start/stop } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1544 4160 4336 1560 "ir_but_start/stop" "" } { 1536 3976 4160 1552 "ir_but_start/stop" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 76.12 % ) " "Info: Total cell delay = 5.100 ns ( 76.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 23.88 % ) " "Info: Total interconnect delay = 1.600 ns ( 23.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { inst207 ir_but_start/stop } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { inst207 {} ir_but_start/stop {} } { 0.000ns 1.600ns } { 0.000ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.300 ns" { ir_clk lpm_shiftreg:inst27|dffs[23] lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[1]|aeb_out lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst92 inst207 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "26.300 ns" { ir_clk {} ir_clk~out {} lpm_shiftreg:inst27|dffs[23] {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[5]|aeb_out {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp[1]|aeb_out {} lpm_compare:inst235|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst92 {} inst207 {} } { 0.000ns 0.000ns 2.500ns 0.600ns 2.700ns 2.700ns 0.600ns 4.600ns } { 0.000ns 2.800ns 1.100ns 2.300ns 2.300ns 2.300ns 1.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { inst207 ir_but_start/stop } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { inst207 {} ir_but_start/stop {} } { 0.000ns 1.600ns } { 0.000ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst158 ir_input ir_clk 1.300 ns register " "Info: th for register \"inst158\" (data pin = \"ir_input\", clock pin = \"ir_clk\") is 1.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ir_clk destination 5.300 ns + Longest register " "Info: + Longest clock path from clock \"ir_clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns ir_clk 1 CLK PIN_43 76 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 76; CLK Node = 'ir_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_clk } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 944 616 784 960 "ir_clk" "" } { 1688 1096 1144 1704 "ir_clk" "" } { 1688 1616 1672 1704 "ir_clk" "" } { 1616 1344 1440 1632 "ir_clk" "" } { 1840 1872 1960 1856 "ir_clk" "" } { 1688 768 848 1704 "ir_clk" "" } { 1904 2432 2576 1920 "ir_clk" "" } { 2048 3576 3624 2064 "ir_clk" "" } { 2288 3584 3632 2304 "ir_clk" "" } { 1768 3648 3704 1784 "ir_clk" "" } { 824 3728 3800 840 "ir_clk" "" } { 1144 2072 2160 1160 "ir_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst158 2 REG LC5_C11 3 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_C11; Fanout = 3; REG Node = 'inst158'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { ir_clk inst158 } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1664 848 912 1744 "inst158" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { ir_clk inst158 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { ir_clk {} ir_clk~out {} inst158 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1664 848 912 1744 "inst158" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.600 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns ir_input 1 PIN PIN_2 1 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_2; Fanout = 1; PIN Node = 'ir_input'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_input } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1680 536 704 1696 "ir_input" "" } { 1672 704 848 1688 "ir_input" "" } { 1760 696 840 1776 "ir_input" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.200 ns) 5.600 ns inst158 2 REG LC5_C11 3 " "Info: 2: + IC(1.600 ns) + CELL(1.200 ns) = 5.600 ns; Loc. = LC5_C11; Fanout = 3; REG Node = 'inst158'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { ir_input inst158 } "NODE_NAME" } } { "sss_ir_receiver.bdf" "" { Schematic "D:/SSSWorkHome/Altera/sssBlock/sss_ir_receiver/sss_ir_receiver.bdf" { { 1664 848 912 1744 "inst158" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 71.43 % ) " "Info: Total cell delay = 4.000 ns ( 71.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 28.57 % ) " "Info: Total interconnect delay = 1.600 ns ( 28.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ir_input inst158 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { ir_input {} ir_input~out {} inst158 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { ir_clk inst158 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { ir_clk {} ir_clk~out {} inst158 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ir_input inst158 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { ir_input {} ir_input~out {} inst158 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 22:00:40 2016 " "Info: Processing ended: Thu Jul 28 22:00:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
