/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2017 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_TPC6_CFG_H_
#define ASIC_REG_TPC6_CFG_H_

/*
 *****************************************
 *   TPC6_CFG (Prototype: TPC)
 *****************************************
 */

#define mmTPC6_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW                     0xF86400
/* TPC6_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW */
#define TPC6_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_SHIFT               0
#define TPC6_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH                    0xF86404
/* TPC6_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH */
#define TPC6_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC6_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_0_PADDING_VALUE                     0xF86408
/* TPC6_CFG_KERNEL_TENSOR_0_PADDING_VALUE */
#define TPC6_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_SHIFT               0
#define TPC6_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG                     0xF8640C
/* TPC6_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG */
#define TPC6_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC6_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC6_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC6_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC6_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC6_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_0_SIZE                        0xF86410
/* TPC6_CFG_KERNEL_TENSOR_0_DIM_0_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE                      0xF86414
/* TPC6_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET                 0xF86418
/* TPC6_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_1_SIZE                        0xF8641C
/* TPC6_CFG_KERNEL_TENSOR_0_DIM_1_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE                      0xF86420
/* TPC6_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET                 0xF86424
/* TPC6_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_2_SIZE                        0xF86428
/* TPC6_CFG_KERNEL_TENSOR_0_DIM_2_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE                      0xF8642C
/* TPC6_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET                 0xF86430
/* TPC6_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_3_SIZE                        0xF86434
/* TPC6_CFG_KERNEL_TENSOR_0_DIM_3_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE                      0xF86438
/* TPC6_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET                 0xF8643C
/* TPC6_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_4_SIZE                        0xF86440
/* TPC6_CFG_KERNEL_TENSOR_0_DIM_4_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE                      0xF86444
/* TPC6_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET                 0xF86448
/* TPC6_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW                     0xF8644C
/* TPC6_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW */
#define TPC6_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_SHIFT               0
#define TPC6_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH                    0xF86450
/* TPC6_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH */
#define TPC6_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC6_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_PADDING_VALUE                     0xF86454
/* TPC6_CFG_KERNEL_TENSOR_1_PADDING_VALUE */
#define TPC6_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_SHIFT               0
#define TPC6_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG                     0xF86458
/* TPC6_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG */
#define TPC6_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC6_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC6_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC6_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC6_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC6_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_0_SIZE                        0xF8645C
/* TPC6_CFG_KERNEL_TENSOR_1_DIM_0_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE                      0xF86460
/* TPC6_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET                 0xF86464
/* TPC6_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_1_SIZE                        0xF86468
/* TPC6_CFG_KERNEL_TENSOR_1_DIM_1_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE                      0xF8646C
/* TPC6_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET                 0xF86470
/* TPC6_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_2_SIZE                        0xF86474
/* TPC6_CFG_KERNEL_TENSOR_1_DIM_2_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE                      0xF86478
/* TPC6_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET                 0xF8647C
/* TPC6_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_3_SIZE                        0xF86480
/* TPC6_CFG_KERNEL_TENSOR_1_DIM_3_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE                      0xF86484
/* TPC6_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET                 0xF86488
/* TPC6_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_4_SIZE                        0xF8648C
/* TPC6_CFG_KERNEL_TENSOR_1_DIM_4_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE                      0xF86490
/* TPC6_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET                 0xF86494
/* TPC6_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW                     0xF86498
/* TPC6_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW */
#define TPC6_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_SHIFT               0
#define TPC6_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH                    0xF8649C
/* TPC6_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH */
#define TPC6_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC6_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_PADDING_VALUE                     0xF864A0
/* TPC6_CFG_KERNEL_TENSOR_2_PADDING_VALUE */
#define TPC6_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_SHIFT               0
#define TPC6_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG                     0xF864A4
/* TPC6_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG */
#define TPC6_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC6_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC6_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC6_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC6_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC6_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_0_SIZE                        0xF864A8
/* TPC6_CFG_KERNEL_TENSOR_2_DIM_0_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE                      0xF864AC
/* TPC6_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET                 0xF864B0
/* TPC6_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_1_SIZE                        0xF864B4
/* TPC6_CFG_KERNEL_TENSOR_2_DIM_1_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE                      0xF864B8
/* TPC6_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET                 0xF864BC
/* TPC6_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_2_SIZE                        0xF864C0
/* TPC6_CFG_KERNEL_TENSOR_2_DIM_2_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE                      0xF864C4
/* TPC6_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET                 0xF864C8
/* TPC6_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_3_SIZE                        0xF864CC
/* TPC6_CFG_KERNEL_TENSOR_2_DIM_3_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE                      0xF864D0
/* TPC6_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET                 0xF864D4
/* TPC6_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_4_SIZE                        0xF864D8
/* TPC6_CFG_KERNEL_TENSOR_2_DIM_4_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE                      0xF864DC
/* TPC6_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET                 0xF864E0
/* TPC6_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW                     0xF864E4
/* TPC6_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW */
#define TPC6_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_SHIFT               0
#define TPC6_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH                    0xF864E8
/* TPC6_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH */
#define TPC6_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC6_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_PADDING_VALUE                     0xF864EC
/* TPC6_CFG_KERNEL_TENSOR_3_PADDING_VALUE */
#define TPC6_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_SHIFT               0
#define TPC6_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG                     0xF864F0
/* TPC6_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG */
#define TPC6_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC6_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC6_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC6_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC6_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC6_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_0_SIZE                        0xF864F4
/* TPC6_CFG_KERNEL_TENSOR_3_DIM_0_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE                      0xF864F8
/* TPC6_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET                 0xF864FC
/* TPC6_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_1_SIZE                        0xF86500
/* TPC6_CFG_KERNEL_TENSOR_3_DIM_1_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE                      0xF86504
/* TPC6_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET                 0xF86508
/* TPC6_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_2_SIZE                        0xF8650C
/* TPC6_CFG_KERNEL_TENSOR_3_DIM_2_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE                      0xF86510
/* TPC6_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET                 0xF86514
/* TPC6_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_3_SIZE                        0xF86518
/* TPC6_CFG_KERNEL_TENSOR_3_DIM_3_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE                      0xF8651C
/* TPC6_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET                 0xF86520
/* TPC6_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_4_SIZE                        0xF86524
/* TPC6_CFG_KERNEL_TENSOR_3_DIM_4_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE                      0xF86528
/* TPC6_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET                 0xF8652C
/* TPC6_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW                     0xF86530
/* TPC6_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW */
#define TPC6_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_SHIFT               0
#define TPC6_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH                    0xF86534
/* TPC6_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH */
#define TPC6_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC6_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_PADDING_VALUE                     0xF86538
/* TPC6_CFG_KERNEL_TENSOR_4_PADDING_VALUE */
#define TPC6_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_SHIFT               0
#define TPC6_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG                     0xF8653C
/* TPC6_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG */
#define TPC6_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC6_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC6_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC6_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC6_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC6_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_0_SIZE                        0xF86540
/* TPC6_CFG_KERNEL_TENSOR_4_DIM_0_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE                      0xF86544
/* TPC6_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET                 0xF86548
/* TPC6_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_1_SIZE                        0xF8654C
/* TPC6_CFG_KERNEL_TENSOR_4_DIM_1_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE                      0xF86550
/* TPC6_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET                 0xF86554
/* TPC6_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_2_SIZE                        0xF86558
/* TPC6_CFG_KERNEL_TENSOR_4_DIM_2_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE                      0xF8655C
/* TPC6_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET                 0xF86560
/* TPC6_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_3_SIZE                        0xF86564
/* TPC6_CFG_KERNEL_TENSOR_4_DIM_3_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE                      0xF86568
/* TPC6_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET                 0xF8656C
/* TPC6_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_4_SIZE                        0xF86570
/* TPC6_CFG_KERNEL_TENSOR_4_DIM_4_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE                      0xF86574
/* TPC6_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET                 0xF86578
/* TPC6_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW                     0xF8657C
/* TPC6_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW */
#define TPC6_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_SHIFT               0
#define TPC6_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH                    0xF86580
/* TPC6_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH */
#define TPC6_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC6_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_PADDING_VALUE                     0xF86584
/* TPC6_CFG_KERNEL_TENSOR_5_PADDING_VALUE */
#define TPC6_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_SHIFT               0
#define TPC6_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG                     0xF86588
/* TPC6_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG */
#define TPC6_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC6_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC6_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC6_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC6_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC6_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_0_SIZE                        0xF8658C
/* TPC6_CFG_KERNEL_TENSOR_5_DIM_0_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE                      0xF86590
/* TPC6_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET                 0xF86594
/* TPC6_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_1_SIZE                        0xF86598
/* TPC6_CFG_KERNEL_TENSOR_5_DIM_1_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE                      0xF8659C
/* TPC6_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET                 0xF865A0
/* TPC6_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_2_SIZE                        0xF865A4
/* TPC6_CFG_KERNEL_TENSOR_5_DIM_2_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE                      0xF865A8
/* TPC6_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET                 0xF865AC
/* TPC6_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_3_SIZE                        0xF865B0
/* TPC6_CFG_KERNEL_TENSOR_5_DIM_3_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE                      0xF865B4
/* TPC6_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET                 0xF865B8
/* TPC6_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_4_SIZE                        0xF865BC
/* TPC6_CFG_KERNEL_TENSOR_5_DIM_4_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE                      0xF865C0
/* TPC6_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET                 0xF865C4
/* TPC6_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW                     0xF865C8
/* TPC6_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW */
#define TPC6_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_SHIFT               0
#define TPC6_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH                    0xF865CC
/* TPC6_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH */
#define TPC6_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC6_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_PADDING_VALUE                     0xF865D0
/* TPC6_CFG_KERNEL_TENSOR_6_PADDING_VALUE */
#define TPC6_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_SHIFT               0
#define TPC6_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG                     0xF865D4
/* TPC6_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG */
#define TPC6_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC6_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC6_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC6_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC6_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC6_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_0_SIZE                        0xF865D8
/* TPC6_CFG_KERNEL_TENSOR_6_DIM_0_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE                      0xF865DC
/* TPC6_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET                 0xF865E0
/* TPC6_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_1_SIZE                        0xF865E4
/* TPC6_CFG_KERNEL_TENSOR_6_DIM_1_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE                      0xF865E8
/* TPC6_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET                 0xF865EC
/* TPC6_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_2_SIZE                        0xF865F0
/* TPC6_CFG_KERNEL_TENSOR_6_DIM_2_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE                      0xF865F4
/* TPC6_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET                 0xF865F8
/* TPC6_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_3_SIZE                        0xF865FC
/* TPC6_CFG_KERNEL_TENSOR_6_DIM_3_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE                      0xF86600
/* TPC6_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET                 0xF86604
/* TPC6_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_4_SIZE                        0xF86608
/* TPC6_CFG_KERNEL_TENSOR_6_DIM_4_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE                      0xF8660C
/* TPC6_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET                 0xF86610
/* TPC6_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW                     0xF86614
/* TPC6_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW */
#define TPC6_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_SHIFT               0
#define TPC6_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH                    0xF86618
/* TPC6_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH */
#define TPC6_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC6_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_PADDING_VALUE                     0xF8661C
/* TPC6_CFG_KERNEL_TENSOR_7_PADDING_VALUE */
#define TPC6_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_SHIFT               0
#define TPC6_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG                     0xF86620
/* TPC6_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG */
#define TPC6_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC6_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC6_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC6_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC6_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC6_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_0_SIZE                        0xF86624
/* TPC6_CFG_KERNEL_TENSOR_7_DIM_0_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE                      0xF86628
/* TPC6_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET                 0xF8662C
/* TPC6_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_1_SIZE                        0xF86630
/* TPC6_CFG_KERNEL_TENSOR_7_DIM_1_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE                      0xF86634
/* TPC6_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET                 0xF86638
/* TPC6_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_2_SIZE                        0xF8663C
/* TPC6_CFG_KERNEL_TENSOR_7_DIM_2_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE                      0xF86640
/* TPC6_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET                 0xF86644
/* TPC6_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_3_SIZE                        0xF86648
/* TPC6_CFG_KERNEL_TENSOR_7_DIM_3_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE                      0xF8664C
/* TPC6_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET                 0xF86650
/* TPC6_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_4_SIZE                        0xF86654
/* TPC6_CFG_KERNEL_TENSOR_7_DIM_4_SIZE */
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_SHIFT                  0
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE                      0xF86658
/* TPC6_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE */
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_SHIFT                0
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET                 0xF8665C
/* TPC6_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET */
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC6_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW                    0xF86660
/* TPC6_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW */
#define TPC6_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_SHIFT              0
#define TPC6_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_MASK               0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH                   0xF86664
/* TPC6_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH */
#define TPC6_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT             0
#define TPC6_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_MASK              0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TID_BASE_DIM_0                             0xF86668
/* TPC6_CFG_KERNEL_TID_BASE_DIM_0 */
#define TPC6_CFG_KERNEL_TID_BASE_DIM_0_V_SHIFT                       0
#define TPC6_CFG_KERNEL_TID_BASE_DIM_0_V_MASK                        0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TID_SIZE_DIM_0                             0xF8666C
/* TPC6_CFG_KERNEL_TID_SIZE_DIM_0 */
#define TPC6_CFG_KERNEL_TID_SIZE_DIM_0_V_SHIFT                       0
#define TPC6_CFG_KERNEL_TID_SIZE_DIM_0_V_MASK                        0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TID_BASE_DIM_1                             0xF86670
/* TPC6_CFG_KERNEL_TID_BASE_DIM_1 */
#define TPC6_CFG_KERNEL_TID_BASE_DIM_1_V_SHIFT                       0
#define TPC6_CFG_KERNEL_TID_BASE_DIM_1_V_MASK                        0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TID_SIZE_DIM_1                             0xF86674
/* TPC6_CFG_KERNEL_TID_SIZE_DIM_1 */
#define TPC6_CFG_KERNEL_TID_SIZE_DIM_1_V_SHIFT                       0
#define TPC6_CFG_KERNEL_TID_SIZE_DIM_1_V_MASK                        0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TID_BASE_DIM_2                             0xF86678
/* TPC6_CFG_KERNEL_TID_BASE_DIM_2 */
#define TPC6_CFG_KERNEL_TID_BASE_DIM_2_V_SHIFT                       0
#define TPC6_CFG_KERNEL_TID_BASE_DIM_2_V_MASK                        0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TID_SIZE_DIM_2                             0xF8667C
/* TPC6_CFG_KERNEL_TID_SIZE_DIM_2 */
#define TPC6_CFG_KERNEL_TID_SIZE_DIM_2_V_SHIFT                       0
#define TPC6_CFG_KERNEL_TID_SIZE_DIM_2_V_MASK                        0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TID_BASE_DIM_3                             0xF86680
/* TPC6_CFG_KERNEL_TID_BASE_DIM_3 */
#define TPC6_CFG_KERNEL_TID_BASE_DIM_3_V_SHIFT                       0
#define TPC6_CFG_KERNEL_TID_BASE_DIM_3_V_MASK                        0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TID_SIZE_DIM_3                             0xF86684
/* TPC6_CFG_KERNEL_TID_SIZE_DIM_3 */
#define TPC6_CFG_KERNEL_TID_SIZE_DIM_3_V_SHIFT                       0
#define TPC6_CFG_KERNEL_TID_SIZE_DIM_3_V_MASK                        0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TID_BASE_DIM_4                             0xF86688
/* TPC6_CFG_KERNEL_TID_BASE_DIM_4 */
#define TPC6_CFG_KERNEL_TID_BASE_DIM_4_V_SHIFT                       0
#define TPC6_CFG_KERNEL_TID_BASE_DIM_4_V_MASK                        0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_TID_SIZE_DIM_4                             0xF8668C
/* TPC6_CFG_KERNEL_TID_SIZE_DIM_4 */
#define TPC6_CFG_KERNEL_TID_SIZE_DIM_4_V_SHIFT                       0
#define TPC6_CFG_KERNEL_TID_SIZE_DIM_4_V_MASK                        0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_SRF_0                                      0xF86690

#define mmTPC6_CFG_KERNEL_SRF_1                                      0xF86694

#define mmTPC6_CFG_KERNEL_SRF_2                                      0xF86698

#define mmTPC6_CFG_KERNEL_SRF_3                                      0xF8669C

#define mmTPC6_CFG_KERNEL_SRF_4                                      0xF866A0

#define mmTPC6_CFG_KERNEL_SRF_5                                      0xF866A4

#define mmTPC6_CFG_KERNEL_SRF_6                                      0xF866A8

#define mmTPC6_CFG_KERNEL_SRF_7                                      0xF866AC

#define mmTPC6_CFG_KERNEL_SRF_8                                      0xF866B0

#define mmTPC6_CFG_KERNEL_SRF_9                                      0xF866B4

#define mmTPC6_CFG_KERNEL_SRF_10                                     0xF866B8

#define mmTPC6_CFG_KERNEL_SRF_11                                     0xF866BC

#define mmTPC6_CFG_KERNEL_SRF_12                                     0xF866C0

#define mmTPC6_CFG_KERNEL_SRF_13                                     0xF866C4

#define mmTPC6_CFG_KERNEL_SRF_14                                     0xF866C8

#define mmTPC6_CFG_KERNEL_SRF_15                                     0xF866CC

#define mmTPC6_CFG_KERNEL_SRF_16                                     0xF866D0

#define mmTPC6_CFG_KERNEL_SRF_17                                     0xF866D4

#define mmTPC6_CFG_KERNEL_SRF_18                                     0xF866D8

#define mmTPC6_CFG_KERNEL_SRF_19                                     0xF866DC

#define mmTPC6_CFG_KERNEL_SRF_20                                     0xF866E0

#define mmTPC6_CFG_KERNEL_SRF_21                                     0xF866E4

#define mmTPC6_CFG_KERNEL_SRF_22                                     0xF866E8

#define mmTPC6_CFG_KERNEL_SRF_23                                     0xF866EC

#define mmTPC6_CFG_KERNEL_SRF_24                                     0xF866F0

#define mmTPC6_CFG_KERNEL_SRF_25                                     0xF866F4

#define mmTPC6_CFG_KERNEL_SRF_26                                     0xF866F8

#define mmTPC6_CFG_KERNEL_SRF_27                                     0xF866FC

#define mmTPC6_CFG_KERNEL_SRF_28                                     0xF86700

#define mmTPC6_CFG_KERNEL_SRF_29                                     0xF86704

#define mmTPC6_CFG_KERNEL_SRF_30                                     0xF86708

#define mmTPC6_CFG_KERNEL_SRF_31                                     0xF8670C
/* TPC6_CFG_KERNEL_SRF */
#define TPC6_CFG_KERNEL_SRF_V_SHIFT                                  0
#define TPC6_CFG_KERNEL_SRF_V_MASK                                   0xFFFFFFFF

#define mmTPC6_CFG_KERNEL_KERNEL_CONFIG                              0xF86710
/* TPC6_CFG_KERNEL_KERNEL_CONFIG */
#define TPC6_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_SHIFT                0
#define TPC6_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_MASK                 0x1
#define TPC6_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT             1
#define TPC6_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_MASK              0x2
#define TPC6_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT           8
#define TPC6_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_MASK            0x3F00

#define mmTPC6_CFG_KERNEL_SYNC_OBJECT_MESSAGE                        0xF86714
/* TPC6_CFG_KERNEL_SYNC_OBJECT_MESSAGE */
#define TPC6_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT     0
#define TPC6_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK      0xFFFF
#define TPC6_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT  16
#define TPC6_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK   0x7FFF0000
#define TPC6_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT       31
#define TPC6_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK        0x80000000

#define mmTPC6_CFG_RESERVED_DESC_END                                 0xF86738
/* TPC6_CFG_RESERVED_DESC_END */
#define TPC6_CFG_RESERVED_DESC_END_V_SHIFT                           0
#define TPC6_CFG_RESERVED_DESC_END_V_MASK                            0xFFFFFFFF

#define mmTPC6_CFG_ROUND_CSR                                         0xF867FC
/* TPC6_CFG_ROUND_CSR */
#define TPC6_CFG_ROUND_CSR_MODE_SHIFT                                0
#define TPC6_CFG_ROUND_CSR_MODE_MASK                                 0x7

#define mmTPC6_CFG_TBUF_BASE_ADDR_LOW                                0xF86800
/* TPC6_CFG_TBUF_BASE_ADDR_LOW */
#define TPC6_CFG_TBUF_BASE_ADDR_LOW_V_SHIFT                          0
#define TPC6_CFG_TBUF_BASE_ADDR_LOW_V_MASK                           0xFFFFFFFF

#define mmTPC6_CFG_TBUF_BASE_ADDR_HIGH                               0xF86804
/* TPC6_CFG_TBUF_BASE_ADDR_HIGH */
#define TPC6_CFG_TBUF_BASE_ADDR_HIGH_V_SHIFT                         0
#define TPC6_CFG_TBUF_BASE_ADDR_HIGH_V_MASK                          0xFFFFFFFF

#define mmTPC6_CFG_SEMAPHORE                                         0xF86808
/* TPC6_CFG_SEMAPHORE */
#define TPC6_CFG_SEMAPHORE_V_SHIFT                                   0
#define TPC6_CFG_SEMAPHORE_V_MASK                                    0xFFFFFFFF

#define mmTPC6_CFG_VFLAGS                                            0xF8680C
/* TPC6_CFG_VFLAGS */
#define TPC6_CFG_VFLAGS_V_SHIFT                                      0
#define TPC6_CFG_VFLAGS_V_MASK                                       0xF

#define mmTPC6_CFG_SFLAGS                                            0xF86810
/* TPC6_CFG_SFLAGS */
#define TPC6_CFG_SFLAGS_V_SHIFT                                      0
#define TPC6_CFG_SFLAGS_V_MASK                                       0xF

#define mmTPC6_CFG_LFSR_POLYNOM                                      0xF86818
/* TPC6_CFG_LFSR_POLYNOM */
#define TPC6_CFG_LFSR_POLYNOM_V_SHIFT                                0
#define TPC6_CFG_LFSR_POLYNOM_V_MASK                                 0xFFFFFFFF

#define mmTPC6_CFG_STATUS                                            0xF8681C
/* TPC6_CFG_STATUS */
#define TPC6_CFG_STATUS_SCALAR_PIPE_EMPTY_SHIFT                      1
#define TPC6_CFG_STATUS_SCALAR_PIPE_EMPTY_MASK                       0x2
#define TPC6_CFG_STATUS_VECTOR_PIPE_EMPTY_SHIFT                      2
#define TPC6_CFG_STATUS_VECTOR_PIPE_EMPTY_MASK                       0x4
#define TPC6_CFG_STATUS_IQ_EMPTY_SHIFT                               3
#define TPC6_CFG_STATUS_IQ_EMPTY_MASK                                0x8
#define TPC6_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_SHIFT                4
#define TPC6_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_MASK                 0x10

#define mmTPC6_CFG_CFG_BASE_ADDRESS_HIGH                             0xF86820
/* TPC6_CFG_CFG_BASE_ADDRESS_HIGH */
#define TPC6_CFG_CFG_BASE_ADDRESS_HIGH_V_SHIFT                       0
#define TPC6_CFG_CFG_BASE_ADDRESS_HIGH_V_MASK                        0xFFFFFFFF

#define mmTPC6_CFG_CFG_SUBTRACT_VALUE                                0xF86824
/* TPC6_CFG_CFG_SUBTRACT_VALUE */
#define TPC6_CFG_CFG_SUBTRACT_VALUE_V_SHIFT                          0
#define TPC6_CFG_CFG_SUBTRACT_VALUE_V_MASK                           0xFFFFFFFF

#define mmTPC6_CFG_SM_BASE_ADDRESS_LOW                               0xF86828
/* TPC6_CFG_SM_BASE_ADDRESS_LOW */
#define TPC6_CFG_SM_BASE_ADDRESS_LOW_V_SHIFT                         0
#define TPC6_CFG_SM_BASE_ADDRESS_LOW_V_MASK                          0xFFFFFFFF

#define mmTPC6_CFG_SM_BASE_ADDRESS_HIGH                              0xF8682C
/* TPC6_CFG_SM_BASE_ADDRESS_HIGH */
#define TPC6_CFG_SM_BASE_ADDRESS_HIGH_V_SHIFT                        0
#define TPC6_CFG_SM_BASE_ADDRESS_HIGH_V_MASK                         0xFFFFFFFF

#define mmTPC6_CFG_TPC_CMD                                           0xF86830
/* TPC6_CFG_TPC_CMD */
#define TPC6_CFG_TPC_CMD_ICACHE_INVALIDATE_SHIFT                     0
#define TPC6_CFG_TPC_CMD_ICACHE_INVALIDATE_MASK                      0x1
#define TPC6_CFG_TPC_CMD_DCACHE_INVALIDATE_SHIFT                     1
#define TPC6_CFG_TPC_CMD_DCACHE_INVALIDATE_MASK                      0x2
#define TPC6_CFG_TPC_CMD_LCACHE_INVALIDATE_SHIFT                     2
#define TPC6_CFG_TPC_CMD_LCACHE_INVALIDATE_MASK                      0x4
#define TPC6_CFG_TPC_CMD_TCACHE_INVALIDATE_SHIFT                     3
#define TPC6_CFG_TPC_CMD_TCACHE_INVALIDATE_MASK                      0x8
#define TPC6_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_SHIFT                  4
#define TPC6_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_MASK                   0x10
#define TPC6_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_SHIFT                  5
#define TPC6_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_MASK                   0x20
#define TPC6_CFG_TPC_CMD_QMAN_STOP_SHIFT                             6
#define TPC6_CFG_TPC_CMD_QMAN_STOP_MASK                              0x40

#define mmTPC6_CFG_TPC_EXECUTE                                       0xF86838
/* TPC6_CFG_TPC_EXECUTE */
#define TPC6_CFG_TPC_EXECUTE_V_SHIFT                                 0
#define TPC6_CFG_TPC_EXECUTE_V_MASK                                  0x1

#define mmTPC6_CFG_TPC_STALL                                         0xF8683C
/* TPC6_CFG_TPC_STALL */
#define TPC6_CFG_TPC_STALL_V_SHIFT                                   0
#define TPC6_CFG_TPC_STALL_V_MASK                                    0x1

#define mmTPC6_CFG_ICACHE_BASE_ADDERESS_LOW                          0xF86840
/* TPC6_CFG_ICACHE_BASE_ADDERESS_LOW */
#define TPC6_CFG_ICACHE_BASE_ADDERESS_LOW_V_SHIFT                    0
#define TPC6_CFG_ICACHE_BASE_ADDERESS_LOW_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_ICACHE_BASE_ADDERESS_HIGH                         0xF86844
/* TPC6_CFG_ICACHE_BASE_ADDERESS_HIGH */
#define TPC6_CFG_ICACHE_BASE_ADDERESS_HIGH_V_SHIFT                   0
#define TPC6_CFG_ICACHE_BASE_ADDERESS_HIGH_V_MASK                    0xFFFFFFFF

#define mmTPC6_CFG_MSS_CONFIG                                        0xF86854
/* TPC6_CFG_MSS_CONFIG */
#define TPC6_CFG_MSS_CONFIG_AWCACHE_SHIFT                            0
#define TPC6_CFG_MSS_CONFIG_AWCACHE_MASK                             0xF
#define TPC6_CFG_MSS_CONFIG_ARCACHE_SHIFT                            4
#define TPC6_CFG_MSS_CONFIG_ARCACHE_MASK                             0xF0
#define TPC6_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_SHIFT              8
#define TPC6_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_MASK               0x300
#define TPC6_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_SHIFT                   10
#define TPC6_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_MASK                    0x400

#define mmTPC6_CFG_TPC_INTR_CAUSE                                    0xF86858
/* TPC6_CFG_TPC_INTR_CAUSE */
#define TPC6_CFG_TPC_INTR_CAUSE_CAUSE_SHIFT                          0
#define TPC6_CFG_TPC_INTR_CAUSE_CAUSE_MASK                           0xFFFFFFFF

#define mmTPC6_CFG_TPC_INTR_MASK                                     0xF8685C
/* TPC6_CFG_TPC_INTR_MASK */
#define TPC6_CFG_TPC_INTR_MASK_MASK_SHIFT                            0
#define TPC6_CFG_TPC_INTR_MASK_MASK_MASK                             0xFFFFFFFF

#define mmTPC6_CFG_TSB_CONFIG                                        0xF86860
/* TPC6_CFG_TSB_CONFIG */
#define TPC6_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_SHIFT                 0
#define TPC6_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_MASK                  0x1F
#define TPC6_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_SHIFT                  5
#define TPC6_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_MASK                   0x3E0
#define TPC6_CFG_TSB_CONFIG_MAX_OUTSTANDING_SHIFT                    10
#define TPC6_CFG_TSB_CONFIG_MAX_OUTSTANDING_MASK                     0xFFC00
#define TPC6_CFG_TSB_CONFIG_MAX_SIZE_SHIFT                           20
#define TPC6_CFG_TSB_CONFIG_MAX_SIZE_MASK                            0x3FF00000

#define mmTPC6_CFG_QM_TENSOR_0_BASE_ADDR_LOW                         0xF86A00
/* TPC6_CFG_QM_TENSOR_0_BASE_ADDR_LOW */
#define TPC6_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC6_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_0_BASE_ADDR_HIGH                        0xF86A04
/* TPC6_CFG_QM_TENSOR_0_BASE_ADDR_HIGH */
#define TPC6_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC6_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_0_PADDING_VALUE                         0xF86A08
/* TPC6_CFG_QM_TENSOR_0_PADDING_VALUE */
#define TPC6_CFG_QM_TENSOR_0_PADDING_VALUE_V_SHIFT                   0
#define TPC6_CFG_QM_TENSOR_0_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_0_TENSOR_CONFIG                         0xF86A0C
/* TPC6_CFG_QM_TENSOR_0_TENSOR_CONFIG */
#define TPC6_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC6_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC6_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC6_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC6_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC6_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC6_CFG_QM_TENSOR_0_DIM_0_SIZE                            0xF86A10
/* TPC6_CFG_QM_TENSOR_0_DIM_0_SIZE */
#define TPC6_CFG_QM_TENSOR_0_DIM_0_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_0_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_0_DIM_0_STRIDE                          0xF86A14
/* TPC6_CFG_QM_TENSOR_0_DIM_0_STRIDE */
#define TPC6_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET                     0xF86A18
/* TPC6_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_0_DIM_1_SIZE                            0xF86A1C
/* TPC6_CFG_QM_TENSOR_0_DIM_1_SIZE */
#define TPC6_CFG_QM_TENSOR_0_DIM_1_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_0_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_0_DIM_1_STRIDE                          0xF86A20
/* TPC6_CFG_QM_TENSOR_0_DIM_1_STRIDE */
#define TPC6_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET                     0xF86A24
/* TPC6_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_0_DIM_2_SIZE                            0xF86A28
/* TPC6_CFG_QM_TENSOR_0_DIM_2_SIZE */
#define TPC6_CFG_QM_TENSOR_0_DIM_2_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_0_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_0_DIM_2_STRIDE                          0xF86A2C
/* TPC6_CFG_QM_TENSOR_0_DIM_2_STRIDE */
#define TPC6_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET                     0xF86A30
/* TPC6_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_0_DIM_3_SIZE                            0xF86A34
/* TPC6_CFG_QM_TENSOR_0_DIM_3_SIZE */
#define TPC6_CFG_QM_TENSOR_0_DIM_3_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_0_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_0_DIM_3_STRIDE                          0xF86A38
/* TPC6_CFG_QM_TENSOR_0_DIM_3_STRIDE */
#define TPC6_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET                     0xF86A3C
/* TPC6_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_0_DIM_4_SIZE                            0xF86A40
/* TPC6_CFG_QM_TENSOR_0_DIM_4_SIZE */
#define TPC6_CFG_QM_TENSOR_0_DIM_4_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_0_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_0_DIM_4_STRIDE                          0xF86A44
/* TPC6_CFG_QM_TENSOR_0_DIM_4_STRIDE */
#define TPC6_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET                     0xF86A48
/* TPC6_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_BASE_ADDR_LOW                         0xF86A4C
/* TPC6_CFG_QM_TENSOR_1_BASE_ADDR_LOW */
#define TPC6_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC6_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_BASE_ADDR_HIGH                        0xF86A50
/* TPC6_CFG_QM_TENSOR_1_BASE_ADDR_HIGH */
#define TPC6_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC6_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_PADDING_VALUE                         0xF86A54
/* TPC6_CFG_QM_TENSOR_1_PADDING_VALUE */
#define TPC6_CFG_QM_TENSOR_1_PADDING_VALUE_V_SHIFT                   0
#define TPC6_CFG_QM_TENSOR_1_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_TENSOR_CONFIG                         0xF86A58
/* TPC6_CFG_QM_TENSOR_1_TENSOR_CONFIG */
#define TPC6_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC6_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC6_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC6_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC6_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC6_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC6_CFG_QM_TENSOR_1_DIM_0_SIZE                            0xF86A5C
/* TPC6_CFG_QM_TENSOR_1_DIM_0_SIZE */
#define TPC6_CFG_QM_TENSOR_1_DIM_0_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_1_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_DIM_0_STRIDE                          0xF86A60
/* TPC6_CFG_QM_TENSOR_1_DIM_0_STRIDE */
#define TPC6_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET                     0xF86A64
/* TPC6_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_DIM_1_SIZE                            0xF86A68
/* TPC6_CFG_QM_TENSOR_1_DIM_1_SIZE */
#define TPC6_CFG_QM_TENSOR_1_DIM_1_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_1_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_DIM_1_STRIDE                          0xF86A6C
/* TPC6_CFG_QM_TENSOR_1_DIM_1_STRIDE */
#define TPC6_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET                     0xF86A70
/* TPC6_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_DIM_2_SIZE                            0xF86A74
/* TPC6_CFG_QM_TENSOR_1_DIM_2_SIZE */
#define TPC6_CFG_QM_TENSOR_1_DIM_2_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_1_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_DIM_2_STRIDE                          0xF86A78
/* TPC6_CFG_QM_TENSOR_1_DIM_2_STRIDE */
#define TPC6_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET                     0xF86A7C
/* TPC6_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_DIM_3_SIZE                            0xF86A80
/* TPC6_CFG_QM_TENSOR_1_DIM_3_SIZE */
#define TPC6_CFG_QM_TENSOR_1_DIM_3_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_1_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_DIM_3_STRIDE                          0xF86A84
/* TPC6_CFG_QM_TENSOR_1_DIM_3_STRIDE */
#define TPC6_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET                     0xF86A88
/* TPC6_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_DIM_4_SIZE                            0xF86A8C
/* TPC6_CFG_QM_TENSOR_1_DIM_4_SIZE */
#define TPC6_CFG_QM_TENSOR_1_DIM_4_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_1_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_DIM_4_STRIDE                          0xF86A90
/* TPC6_CFG_QM_TENSOR_1_DIM_4_STRIDE */
#define TPC6_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET                     0xF86A94
/* TPC6_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_BASE_ADDR_LOW                         0xF86A98
/* TPC6_CFG_QM_TENSOR_2_BASE_ADDR_LOW */
#define TPC6_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC6_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_BASE_ADDR_HIGH                        0xF86A9C
/* TPC6_CFG_QM_TENSOR_2_BASE_ADDR_HIGH */
#define TPC6_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC6_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_PADDING_VALUE                         0xF86AA0
/* TPC6_CFG_QM_TENSOR_2_PADDING_VALUE */
#define TPC6_CFG_QM_TENSOR_2_PADDING_VALUE_V_SHIFT                   0
#define TPC6_CFG_QM_TENSOR_2_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_TENSOR_CONFIG                         0xF86AA4
/* TPC6_CFG_QM_TENSOR_2_TENSOR_CONFIG */
#define TPC6_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC6_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC6_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC6_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC6_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC6_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC6_CFG_QM_TENSOR_2_DIM_0_SIZE                            0xF86AA8
/* TPC6_CFG_QM_TENSOR_2_DIM_0_SIZE */
#define TPC6_CFG_QM_TENSOR_2_DIM_0_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_2_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_DIM_0_STRIDE                          0xF86AAC
/* TPC6_CFG_QM_TENSOR_2_DIM_0_STRIDE */
#define TPC6_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET                     0xF86AB0
/* TPC6_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_DIM_1_SIZE                            0xF86AB4
/* TPC6_CFG_QM_TENSOR_2_DIM_1_SIZE */
#define TPC6_CFG_QM_TENSOR_2_DIM_1_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_2_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_DIM_1_STRIDE                          0xF86AB8
/* TPC6_CFG_QM_TENSOR_2_DIM_1_STRIDE */
#define TPC6_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET                     0xF86ABC
/* TPC6_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_DIM_2_SIZE                            0xF86AC0
/* TPC6_CFG_QM_TENSOR_2_DIM_2_SIZE */
#define TPC6_CFG_QM_TENSOR_2_DIM_2_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_2_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_DIM_2_STRIDE                          0xF86AC4
/* TPC6_CFG_QM_TENSOR_2_DIM_2_STRIDE */
#define TPC6_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET                     0xF86AC8
/* TPC6_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_DIM_3_SIZE                            0xF86ACC
/* TPC6_CFG_QM_TENSOR_2_DIM_3_SIZE */
#define TPC6_CFG_QM_TENSOR_2_DIM_3_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_2_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_DIM_3_STRIDE                          0xF86AD0
/* TPC6_CFG_QM_TENSOR_2_DIM_3_STRIDE */
#define TPC6_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET                     0xF86AD4
/* TPC6_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_DIM_4_SIZE                            0xF86AD8
/* TPC6_CFG_QM_TENSOR_2_DIM_4_SIZE */
#define TPC6_CFG_QM_TENSOR_2_DIM_4_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_2_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_DIM_4_STRIDE                          0xF86ADC
/* TPC6_CFG_QM_TENSOR_2_DIM_4_STRIDE */
#define TPC6_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET                     0xF86AE0
/* TPC6_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_BASE_ADDR_LOW                         0xF86AE4
/* TPC6_CFG_QM_TENSOR_3_BASE_ADDR_LOW */
#define TPC6_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC6_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_BASE_ADDR_HIGH                        0xF86AE8
/* TPC6_CFG_QM_TENSOR_3_BASE_ADDR_HIGH */
#define TPC6_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC6_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_PADDING_VALUE                         0xF86AEC
/* TPC6_CFG_QM_TENSOR_3_PADDING_VALUE */
#define TPC6_CFG_QM_TENSOR_3_PADDING_VALUE_V_SHIFT                   0
#define TPC6_CFG_QM_TENSOR_3_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_TENSOR_CONFIG                         0xF86AF0
/* TPC6_CFG_QM_TENSOR_3_TENSOR_CONFIG */
#define TPC6_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC6_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC6_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC6_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC6_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC6_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC6_CFG_QM_TENSOR_3_DIM_0_SIZE                            0xF86AF4
/* TPC6_CFG_QM_TENSOR_3_DIM_0_SIZE */
#define TPC6_CFG_QM_TENSOR_3_DIM_0_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_3_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_DIM_0_STRIDE                          0xF86AF8
/* TPC6_CFG_QM_TENSOR_3_DIM_0_STRIDE */
#define TPC6_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET                     0xF86AFC
/* TPC6_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_DIM_1_SIZE                            0xF86B00
/* TPC6_CFG_QM_TENSOR_3_DIM_1_SIZE */
#define TPC6_CFG_QM_TENSOR_3_DIM_1_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_3_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_DIM_1_STRIDE                          0xF86B04
/* TPC6_CFG_QM_TENSOR_3_DIM_1_STRIDE */
#define TPC6_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET                     0xF86B08
/* TPC6_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_DIM_2_SIZE                            0xF86B0C
/* TPC6_CFG_QM_TENSOR_3_DIM_2_SIZE */
#define TPC6_CFG_QM_TENSOR_3_DIM_2_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_3_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_DIM_2_STRIDE                          0xF86B10
/* TPC6_CFG_QM_TENSOR_3_DIM_2_STRIDE */
#define TPC6_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET                     0xF86B14
/* TPC6_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_DIM_3_SIZE                            0xF86B18
/* TPC6_CFG_QM_TENSOR_3_DIM_3_SIZE */
#define TPC6_CFG_QM_TENSOR_3_DIM_3_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_3_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_DIM_3_STRIDE                          0xF86B1C
/* TPC6_CFG_QM_TENSOR_3_DIM_3_STRIDE */
#define TPC6_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET                     0xF86B20
/* TPC6_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_DIM_4_SIZE                            0xF86B24
/* TPC6_CFG_QM_TENSOR_3_DIM_4_SIZE */
#define TPC6_CFG_QM_TENSOR_3_DIM_4_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_3_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_DIM_4_STRIDE                          0xF86B28
/* TPC6_CFG_QM_TENSOR_3_DIM_4_STRIDE */
#define TPC6_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET                     0xF86B2C
/* TPC6_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_BASE_ADDR_LOW                         0xF86B30
/* TPC6_CFG_QM_TENSOR_4_BASE_ADDR_LOW */
#define TPC6_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC6_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_BASE_ADDR_HIGH                        0xF86B34
/* TPC6_CFG_QM_TENSOR_4_BASE_ADDR_HIGH */
#define TPC6_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC6_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_PADDING_VALUE                         0xF86B38
/* TPC6_CFG_QM_TENSOR_4_PADDING_VALUE */
#define TPC6_CFG_QM_TENSOR_4_PADDING_VALUE_V_SHIFT                   0
#define TPC6_CFG_QM_TENSOR_4_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_TENSOR_CONFIG                         0xF86B3C
/* TPC6_CFG_QM_TENSOR_4_TENSOR_CONFIG */
#define TPC6_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC6_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC6_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC6_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC6_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC6_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC6_CFG_QM_TENSOR_4_DIM_0_SIZE                            0xF86B40
/* TPC6_CFG_QM_TENSOR_4_DIM_0_SIZE */
#define TPC6_CFG_QM_TENSOR_4_DIM_0_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_4_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_DIM_0_STRIDE                          0xF86B44
/* TPC6_CFG_QM_TENSOR_4_DIM_0_STRIDE */
#define TPC6_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET                     0xF86B48
/* TPC6_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_DIM_1_SIZE                            0xF86B4C
/* TPC6_CFG_QM_TENSOR_4_DIM_1_SIZE */
#define TPC6_CFG_QM_TENSOR_4_DIM_1_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_4_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_DIM_1_STRIDE                          0xF86B50
/* TPC6_CFG_QM_TENSOR_4_DIM_1_STRIDE */
#define TPC6_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET                     0xF86B54
/* TPC6_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_DIM_2_SIZE                            0xF86B58
/* TPC6_CFG_QM_TENSOR_4_DIM_2_SIZE */
#define TPC6_CFG_QM_TENSOR_4_DIM_2_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_4_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_DIM_2_STRIDE                          0xF86B5C
/* TPC6_CFG_QM_TENSOR_4_DIM_2_STRIDE */
#define TPC6_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET                     0xF86B60
/* TPC6_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_DIM_3_SIZE                            0xF86B64
/* TPC6_CFG_QM_TENSOR_4_DIM_3_SIZE */
#define TPC6_CFG_QM_TENSOR_4_DIM_3_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_4_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_DIM_3_STRIDE                          0xF86B68
/* TPC6_CFG_QM_TENSOR_4_DIM_3_STRIDE */
#define TPC6_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET                     0xF86B6C
/* TPC6_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_DIM_4_SIZE                            0xF86B70
/* TPC6_CFG_QM_TENSOR_4_DIM_4_SIZE */
#define TPC6_CFG_QM_TENSOR_4_DIM_4_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_4_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_DIM_4_STRIDE                          0xF86B74
/* TPC6_CFG_QM_TENSOR_4_DIM_4_STRIDE */
#define TPC6_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET                     0xF86B78
/* TPC6_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_BASE_ADDR_LOW                         0xF86B7C
/* TPC6_CFG_QM_TENSOR_5_BASE_ADDR_LOW */
#define TPC6_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC6_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_BASE_ADDR_HIGH                        0xF86B80
/* TPC6_CFG_QM_TENSOR_5_BASE_ADDR_HIGH */
#define TPC6_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC6_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_PADDING_VALUE                         0xF86B84
/* TPC6_CFG_QM_TENSOR_5_PADDING_VALUE */
#define TPC6_CFG_QM_TENSOR_5_PADDING_VALUE_V_SHIFT                   0
#define TPC6_CFG_QM_TENSOR_5_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_TENSOR_CONFIG                         0xF86B88
/* TPC6_CFG_QM_TENSOR_5_TENSOR_CONFIG */
#define TPC6_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC6_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC6_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC6_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC6_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC6_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC6_CFG_QM_TENSOR_5_DIM_0_SIZE                            0xF86B8C
/* TPC6_CFG_QM_TENSOR_5_DIM_0_SIZE */
#define TPC6_CFG_QM_TENSOR_5_DIM_0_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_5_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_DIM_0_STRIDE                          0xF86B90
/* TPC6_CFG_QM_TENSOR_5_DIM_0_STRIDE */
#define TPC6_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET                     0xF86B94
/* TPC6_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_DIM_1_SIZE                            0xF86B98
/* TPC6_CFG_QM_TENSOR_5_DIM_1_SIZE */
#define TPC6_CFG_QM_TENSOR_5_DIM_1_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_5_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_DIM_1_STRIDE                          0xF86B9C
/* TPC6_CFG_QM_TENSOR_5_DIM_1_STRIDE */
#define TPC6_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET                     0xF86BA0
/* TPC6_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_DIM_2_SIZE                            0xF86BA4
/* TPC6_CFG_QM_TENSOR_5_DIM_2_SIZE */
#define TPC6_CFG_QM_TENSOR_5_DIM_2_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_5_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_DIM_2_STRIDE                          0xF86BA8
/* TPC6_CFG_QM_TENSOR_5_DIM_2_STRIDE */
#define TPC6_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET                     0xF86BAC
/* TPC6_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_DIM_3_SIZE                            0xF86BB0
/* TPC6_CFG_QM_TENSOR_5_DIM_3_SIZE */
#define TPC6_CFG_QM_TENSOR_5_DIM_3_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_5_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_DIM_3_STRIDE                          0xF86BB4
/* TPC6_CFG_QM_TENSOR_5_DIM_3_STRIDE */
#define TPC6_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET                     0xF86BB8
/* TPC6_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_DIM_4_SIZE                            0xF86BBC
/* TPC6_CFG_QM_TENSOR_5_DIM_4_SIZE */
#define TPC6_CFG_QM_TENSOR_5_DIM_4_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_5_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_DIM_4_STRIDE                          0xF86BC0
/* TPC6_CFG_QM_TENSOR_5_DIM_4_STRIDE */
#define TPC6_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET                     0xF86BC4
/* TPC6_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_BASE_ADDR_LOW                         0xF86BC8
/* TPC6_CFG_QM_TENSOR_6_BASE_ADDR_LOW */
#define TPC6_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC6_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_BASE_ADDR_HIGH                        0xF86BCC
/* TPC6_CFG_QM_TENSOR_6_BASE_ADDR_HIGH */
#define TPC6_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC6_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_PADDING_VALUE                         0xF86BD0
/* TPC6_CFG_QM_TENSOR_6_PADDING_VALUE */
#define TPC6_CFG_QM_TENSOR_6_PADDING_VALUE_V_SHIFT                   0
#define TPC6_CFG_QM_TENSOR_6_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_TENSOR_CONFIG                         0xF86BD4
/* TPC6_CFG_QM_TENSOR_6_TENSOR_CONFIG */
#define TPC6_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC6_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC6_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC6_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC6_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC6_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC6_CFG_QM_TENSOR_6_DIM_0_SIZE                            0xF86BD8
/* TPC6_CFG_QM_TENSOR_6_DIM_0_SIZE */
#define TPC6_CFG_QM_TENSOR_6_DIM_0_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_6_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_DIM_0_STRIDE                          0xF86BDC
/* TPC6_CFG_QM_TENSOR_6_DIM_0_STRIDE */
#define TPC6_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET                     0xF86BE0
/* TPC6_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_DIM_1_SIZE                            0xF86BE4
/* TPC6_CFG_QM_TENSOR_6_DIM_1_SIZE */
#define TPC6_CFG_QM_TENSOR_6_DIM_1_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_6_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_DIM_1_STRIDE                          0xF86BE8
/* TPC6_CFG_QM_TENSOR_6_DIM_1_STRIDE */
#define TPC6_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET                     0xF86BEC
/* TPC6_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_DIM_2_SIZE                            0xF86BF0
/* TPC6_CFG_QM_TENSOR_6_DIM_2_SIZE */
#define TPC6_CFG_QM_TENSOR_6_DIM_2_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_6_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_DIM_2_STRIDE                          0xF86BF4
/* TPC6_CFG_QM_TENSOR_6_DIM_2_STRIDE */
#define TPC6_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET                     0xF86BF8
/* TPC6_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_DIM_3_SIZE                            0xF86BFC
/* TPC6_CFG_QM_TENSOR_6_DIM_3_SIZE */
#define TPC6_CFG_QM_TENSOR_6_DIM_3_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_6_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_DIM_3_STRIDE                          0xF86C00
/* TPC6_CFG_QM_TENSOR_6_DIM_3_STRIDE */
#define TPC6_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET                     0xF86C04
/* TPC6_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_DIM_4_SIZE                            0xF86C08
/* TPC6_CFG_QM_TENSOR_6_DIM_4_SIZE */
#define TPC6_CFG_QM_TENSOR_6_DIM_4_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_6_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_DIM_4_STRIDE                          0xF86C0C
/* TPC6_CFG_QM_TENSOR_6_DIM_4_STRIDE */
#define TPC6_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET                     0xF86C10
/* TPC6_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_BASE_ADDR_LOW                         0xF86C14
/* TPC6_CFG_QM_TENSOR_7_BASE_ADDR_LOW */
#define TPC6_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC6_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_BASE_ADDR_HIGH                        0xF86C18
/* TPC6_CFG_QM_TENSOR_7_BASE_ADDR_HIGH */
#define TPC6_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC6_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_PADDING_VALUE                         0xF86C1C
/* TPC6_CFG_QM_TENSOR_7_PADDING_VALUE */
#define TPC6_CFG_QM_TENSOR_7_PADDING_VALUE_V_SHIFT                   0
#define TPC6_CFG_QM_TENSOR_7_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_TENSOR_CONFIG                         0xF86C20
/* TPC6_CFG_QM_TENSOR_7_TENSOR_CONFIG */
#define TPC6_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC6_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC6_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC6_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC6_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC6_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC6_CFG_QM_TENSOR_7_DIM_0_SIZE                            0xF86C24
/* TPC6_CFG_QM_TENSOR_7_DIM_0_SIZE */
#define TPC6_CFG_QM_TENSOR_7_DIM_0_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_7_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_DIM_0_STRIDE                          0xF86C28
/* TPC6_CFG_QM_TENSOR_7_DIM_0_STRIDE */
#define TPC6_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET                     0xF86C2C
/* TPC6_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_DIM_1_SIZE                            0xF86C30
/* TPC6_CFG_QM_TENSOR_7_DIM_1_SIZE */
#define TPC6_CFG_QM_TENSOR_7_DIM_1_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_7_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_DIM_1_STRIDE                          0xF86C34
/* TPC6_CFG_QM_TENSOR_7_DIM_1_STRIDE */
#define TPC6_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET                     0xF86C38
/* TPC6_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_DIM_2_SIZE                            0xF86C3C
/* TPC6_CFG_QM_TENSOR_7_DIM_2_SIZE */
#define TPC6_CFG_QM_TENSOR_7_DIM_2_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_7_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_DIM_2_STRIDE                          0xF86C40
/* TPC6_CFG_QM_TENSOR_7_DIM_2_STRIDE */
#define TPC6_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET                     0xF86C44
/* TPC6_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_DIM_3_SIZE                            0xF86C48
/* TPC6_CFG_QM_TENSOR_7_DIM_3_SIZE */
#define TPC6_CFG_QM_TENSOR_7_DIM_3_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_7_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_DIM_3_STRIDE                          0xF86C4C
/* TPC6_CFG_QM_TENSOR_7_DIM_3_STRIDE */
#define TPC6_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET                     0xF86C50
/* TPC6_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_DIM_4_SIZE                            0xF86C54
/* TPC6_CFG_QM_TENSOR_7_DIM_4_SIZE */
#define TPC6_CFG_QM_TENSOR_7_DIM_4_SIZE_V_SHIFT                      0
#define TPC6_CFG_QM_TENSOR_7_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_DIM_4_STRIDE                          0xF86C58
/* TPC6_CFG_QM_TENSOR_7_DIM_4_STRIDE */
#define TPC6_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_SHIFT                    0
#define TPC6_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC6_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET                     0xF86C5C
/* TPC6_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET */
#define TPC6_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC6_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC6_CFG_QM_KERNEL_BASE_ADDRESS_LOW                        0xF86C60
/* TPC6_CFG_QM_KERNEL_BASE_ADDRESS_LOW */
#define TPC6_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_SHIFT                  0
#define TPC6_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_MASK                   0xFFFFFFFF

#define mmTPC6_CFG_QM_KERNEL_BASE_ADDRESS_HIGH                       0xF86C64
/* TPC6_CFG_QM_KERNEL_BASE_ADDRESS_HIGH */
#define TPC6_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT                 0
#define TPC6_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_MASK                  0xFFFFFFFF

#define mmTPC6_CFG_QM_TID_BASE_DIM_0                                 0xF86C68
/* TPC6_CFG_QM_TID_BASE_DIM_0 */
#define TPC6_CFG_QM_TID_BASE_DIM_0_V_SHIFT                           0
#define TPC6_CFG_QM_TID_BASE_DIM_0_V_MASK                            0xFFFFFFFF

#define mmTPC6_CFG_QM_TID_SIZE_DIM_0                                 0xF86C6C
/* TPC6_CFG_QM_TID_SIZE_DIM_0 */
#define TPC6_CFG_QM_TID_SIZE_DIM_0_V_SHIFT                           0
#define TPC6_CFG_QM_TID_SIZE_DIM_0_V_MASK                            0xFFFFFFFF

#define mmTPC6_CFG_QM_TID_BASE_DIM_1                                 0xF86C70
/* TPC6_CFG_QM_TID_BASE_DIM_1 */
#define TPC6_CFG_QM_TID_BASE_DIM_1_V_SHIFT                           0
#define TPC6_CFG_QM_TID_BASE_DIM_1_V_MASK                            0xFFFFFFFF

#define mmTPC6_CFG_QM_TID_SIZE_DIM_1                                 0xF86C74
/* TPC6_CFG_QM_TID_SIZE_DIM_1 */
#define TPC6_CFG_QM_TID_SIZE_DIM_1_V_SHIFT                           0
#define TPC6_CFG_QM_TID_SIZE_DIM_1_V_MASK                            0xFFFFFFFF

#define mmTPC6_CFG_QM_TID_BASE_DIM_2                                 0xF86C78
/* TPC6_CFG_QM_TID_BASE_DIM_2 */
#define TPC6_CFG_QM_TID_BASE_DIM_2_V_SHIFT                           0
#define TPC6_CFG_QM_TID_BASE_DIM_2_V_MASK                            0xFFFFFFFF

#define mmTPC6_CFG_QM_TID_SIZE_DIM_2                                 0xF86C7C
/* TPC6_CFG_QM_TID_SIZE_DIM_2 */
#define TPC6_CFG_QM_TID_SIZE_DIM_2_V_SHIFT                           0
#define TPC6_CFG_QM_TID_SIZE_DIM_2_V_MASK                            0xFFFFFFFF

#define mmTPC6_CFG_QM_TID_BASE_DIM_3                                 0xF86C80
/* TPC6_CFG_QM_TID_BASE_DIM_3 */
#define TPC6_CFG_QM_TID_BASE_DIM_3_V_SHIFT                           0
#define TPC6_CFG_QM_TID_BASE_DIM_3_V_MASK                            0xFFFFFFFF

#define mmTPC6_CFG_QM_TID_SIZE_DIM_3                                 0xF86C84
/* TPC6_CFG_QM_TID_SIZE_DIM_3 */
#define TPC6_CFG_QM_TID_SIZE_DIM_3_V_SHIFT                           0
#define TPC6_CFG_QM_TID_SIZE_DIM_3_V_MASK                            0xFFFFFFFF

#define mmTPC6_CFG_QM_TID_BASE_DIM_4                                 0xF86C88
/* TPC6_CFG_QM_TID_BASE_DIM_4 */
#define TPC6_CFG_QM_TID_BASE_DIM_4_V_SHIFT                           0
#define TPC6_CFG_QM_TID_BASE_DIM_4_V_MASK                            0xFFFFFFFF

#define mmTPC6_CFG_QM_TID_SIZE_DIM_4                                 0xF86C8C
/* TPC6_CFG_QM_TID_SIZE_DIM_4 */
#define TPC6_CFG_QM_TID_SIZE_DIM_4_V_SHIFT                           0
#define TPC6_CFG_QM_TID_SIZE_DIM_4_V_MASK                            0xFFFFFFFF

#define mmTPC6_CFG_QM_SRF_0                                          0xF86C90

#define mmTPC6_CFG_QM_SRF_1                                          0xF86C94

#define mmTPC6_CFG_QM_SRF_2                                          0xF86C98

#define mmTPC6_CFG_QM_SRF_3                                          0xF86C9C

#define mmTPC6_CFG_QM_SRF_4                                          0xF86CA0

#define mmTPC6_CFG_QM_SRF_5                                          0xF86CA4

#define mmTPC6_CFG_QM_SRF_6                                          0xF86CA8

#define mmTPC6_CFG_QM_SRF_7                                          0xF86CAC

#define mmTPC6_CFG_QM_SRF_8                                          0xF86CB0

#define mmTPC6_CFG_QM_SRF_9                                          0xF86CB4

#define mmTPC6_CFG_QM_SRF_10                                         0xF86CB8

#define mmTPC6_CFG_QM_SRF_11                                         0xF86CBC

#define mmTPC6_CFG_QM_SRF_12                                         0xF86CC0

#define mmTPC6_CFG_QM_SRF_13                                         0xF86CC4

#define mmTPC6_CFG_QM_SRF_14                                         0xF86CC8

#define mmTPC6_CFG_QM_SRF_15                                         0xF86CCC

#define mmTPC6_CFG_QM_SRF_16                                         0xF86CD0

#define mmTPC6_CFG_QM_SRF_17                                         0xF86CD4

#define mmTPC6_CFG_QM_SRF_18                                         0xF86CD8

#define mmTPC6_CFG_QM_SRF_19                                         0xF86CDC

#define mmTPC6_CFG_QM_SRF_20                                         0xF86CE0

#define mmTPC6_CFG_QM_SRF_21                                         0xF86CE4

#define mmTPC6_CFG_QM_SRF_22                                         0xF86CE8

#define mmTPC6_CFG_QM_SRF_23                                         0xF86CEC

#define mmTPC6_CFG_QM_SRF_24                                         0xF86CF0

#define mmTPC6_CFG_QM_SRF_25                                         0xF86CF4

#define mmTPC6_CFG_QM_SRF_26                                         0xF86CF8

#define mmTPC6_CFG_QM_SRF_27                                         0xF86CFC

#define mmTPC6_CFG_QM_SRF_28                                         0xF86D00

#define mmTPC6_CFG_QM_SRF_29                                         0xF86D04

#define mmTPC6_CFG_QM_SRF_30                                         0xF86D08

#define mmTPC6_CFG_QM_SRF_31                                         0xF86D0C
/* TPC6_CFG_QM_SRF */
#define TPC6_CFG_QM_SRF_V_SHIFT                                      0
#define TPC6_CFG_QM_SRF_V_MASK                                       0xFFFFFFFF

#define mmTPC6_CFG_QM_KERNEL_CONFIG                                  0xF86D10
/* TPC6_CFG_QM_KERNEL_CONFIG */
#define TPC6_CFG_QM_KERNEL_CONFIG_SMALL_VLM_SHIFT                    0
#define TPC6_CFG_QM_KERNEL_CONFIG_SMALL_VLM_MASK                     0x1
#define TPC6_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT                 1
#define TPC6_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_MASK                  0x2
#define TPC6_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT               8
#define TPC6_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_MASK                0x3F00

#define mmTPC6_CFG_QM_SYNC_OBJECT_MESSAGE                            0xF86D14
/* TPC6_CFG_QM_SYNC_OBJECT_MESSAGE */
#define TPC6_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT         0
#define TPC6_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK          0xFFFF
#define TPC6_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT      16
#define TPC6_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK       0x7FFF0000
#define TPC6_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT           31
#define TPC6_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK            0x80000000

#define mmTPC6_CFG_ARUSER                                            0xF86D18
/* TPC6_CFG_ARUSER */
#define TPC6_CFG_ARUSER_ASID_SHIFT                                   0
#define TPC6_CFG_ARUSER_ASID_MASK                                    0x3FF
#define TPC6_CFG_ARUSER_MMBP_SHIFT                                   10
#define TPC6_CFG_ARUSER_MMBP_MASK                                    0x400
#define TPC6_CFG_ARUSER_V_SHIFT                                      11
#define TPC6_CFG_ARUSER_V_MASK                                       0xFFFFF800

#define mmTPC6_CFG_AWUSER                                            0xF86D1C
/* TPC6_CFG_AWUSER */
#define TPC6_CFG_AWUSER_ASID_SHIFT                                   0
#define TPC6_CFG_AWUSER_ASID_MASK                                    0x3FF
#define TPC6_CFG_AWUSER_MMBP_SHIFT                                   10
#define TPC6_CFG_AWUSER_MMBP_MASK                                    0x400
#define TPC6_CFG_AWUSER_V_SHIFT                                      11
#define TPC6_CFG_AWUSER_V_MASK                                       0xFFFFF800

#define mmTPC6_CFG_FUNC_MBIST_CNTRL                                  0xF86E00
/* TPC6_CFG_FUNC_MBIST_CNTRL */
#define TPC6_CFG_FUNC_MBIST_CNTRL_MBIST_START_SHIFT                  0
#define TPC6_CFG_FUNC_MBIST_CNTRL_MBIST_START_MASK                   0x1
#define TPC6_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_SHIFT                   1
#define TPC6_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_MASK                    0x2
#define TPC6_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_SHIFT                 2
#define TPC6_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_MASK                  0x4
#define TPC6_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_SHIFT                 16
#define TPC6_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_MASK                  0x3FF0000

#define mmTPC6_CFG_FUNC_MBIST_PAT                                    0xF86E04
/* TPC6_CFG_FUNC_MBIST_PAT */
#define TPC6_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_SHIFT            0
#define TPC6_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_MASK             0x3
#define TPC6_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_SHIFT             2
#define TPC6_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_MASK              0xC
#define TPC6_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_SHIFT            4
#define TPC6_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_MASK             0x30
#define TPC6_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_SHIFT             6
#define TPC6_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_MASK              0xC0
#define TPC6_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_SHIFT            8
#define TPC6_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_MASK             0x300
#define TPC6_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_SHIFT             10
#define TPC6_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_MASK              0xC00

#define mmTPC6_CFG_FUNC_MBIST_MEM_0                                  0xF86E08

#define mmTPC6_CFG_FUNC_MBIST_MEM_1                                  0xF86E0C

#define mmTPC6_CFG_FUNC_MBIST_MEM_2                                  0xF86E10

#define mmTPC6_CFG_FUNC_MBIST_MEM_3                                  0xF86E14

#define mmTPC6_CFG_FUNC_MBIST_MEM_4                                  0xF86E18

#define mmTPC6_CFG_FUNC_MBIST_MEM_5                                  0xF86E1C

#define mmTPC6_CFG_FUNC_MBIST_MEM_6                                  0xF86E20

#define mmTPC6_CFG_FUNC_MBIST_MEM_7                                  0xF86E24

#define mmTPC6_CFG_FUNC_MBIST_MEM_8                                  0xF86E28

#define mmTPC6_CFG_FUNC_MBIST_MEM_9                                  0xF86E2C
/* TPC6_CFG_FUNC_MBIST_MEM */
#define TPC6_CFG_FUNC_MBIST_MEM_MAX_ADDR_SHIFT                       0
#define TPC6_CFG_FUNC_MBIST_MEM_MAX_ADDR_MASK                        0x7FF
#define TPC6_CFG_FUNC_MBIST_MEM_PATTERN_EN_SHIFT                     12
#define TPC6_CFG_FUNC_MBIST_MEM_PATTERN_EN_MASK                      0x7000
#define TPC6_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_SHIFT               16
#define TPC6_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_MASK                0x7FF0000
#define TPC6_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_SHIFT            28
#define TPC6_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_MASK             0x70000000

#endif /* ASIC_REG_TPC6_CFG_H_ */

