// Seed: 1950567078
module module_0 (
    input wire id_0,
    output supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input uwire id_4
);
  wire id_6;
  module_2 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_1,
      id_1
  );
  assign module_1.id_0 = 0;
  assign id_1 = {id_3, -1, id_3, id_3};
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wand id_3,
    input wire id_4,
    input uwire id_5
    , id_9,
    output supply1 id_6,
    output tri id_7
);
  always @(*) id_9 = 1;
  wire id_10;
  wire id_11;
  assign module_0.id_2 = 0;
endmodule
