timestamp 0
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
parameters nfet_10v0_asym l=l w=w a1=as p1=ps a2=ad p2=pd
parameters nfet_06v0_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_05v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters nfet_06v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_10v0_asym l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_06v0_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_05v0 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_06v0 l=l w=w a1=as p1=ps a2=ad p2=pd
port "gc[10]" 12 54035 -566 54035 -566 m3
port "Q[10]" 13 58757 -105 58757 -105 m3
port "gc[9]" 11 47814 -564 47814 -564 m3
port "Q[9]" 18 52497 -66 52497 -66 m3
port "gc[8]" 10 41560 -563 41560 -563 m3
port "Q[8]" 20 46257 -66 46257 -66 m3
port "gc[7]" 9 35348 -562 35348 -562 m3
port "Q[7]" 22 40017 -66 40017 -66 m3
port "gc[6]" 8 29086 -567 29086 -567 m3
port "Q[6]" 23 33777 -66 33777 -66 m3
port "gc[5]" 7 22828 -569 22828 -569 m3
port "Q[5]" 21 27537 -66 27537 -66 m3
port "gc[4]" 6 16613 -568 16613 -568 m3
port "Q[4]" 17 21297 -66 21297 -66 m3
port "gc[3]" 5 10391 -568 10391 -568 m3
port "Q[3]" 19 15059 -68 15059 -68 m3
port "gc[2]" 4 4140 -571 4140 -571 m3
port "Q[2]" 25 8839 -75 8839 -75 m3
port "gc[1]" 3 -2118 -563 -2118 -563 m3
port "EN" 26 -2270 -307 -2270 -307 m2
port "Q[1]" 24 2505 -57 2505 -57 m3
port "PHI_2" 15 -2253 121 -2253 121 m3
port "D_in" 16 -2251 -123 -2251 -123 m3
port "PHI_1" 14 -2241 301 -2241 301 m3
port "VDD" 1 -2267 490 -2267 490 m1
port "VSS" 2 -2255 -515 -2255 -515 m1
node "a_59143_n425#" 26 7.20195 59143 -425 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57530_n387#" 18 4.19743 57530 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57922_n387#" 10 9.49709 57922 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gc[10]" 57 1672.9 54035 -566 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45842 1762 6400 320 455720 12708 0 0 0 0
equiv "gc[10]" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "gc[10]" "DFF_2phase_1$1_0.gated_control"
node "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 775.122 59123 79 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "Q[10]" 117 1015.69 58757 -105 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 99140 2082 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 76884 2632 26400 1120 64020 1892 112919 2484 0 0
equiv "Q[10]" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "Q[10]" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q"
equiv "Q[10]" "DFF_2phase_1$1_0.Q"
node "a_55066_n387#" 18 4.19743 55066 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55458_n387#" 10 9.49709 55458 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57882_158#" 19 0 57882 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_57530_158#" 29 0 57530 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_58022_38#" 105 420.758 58022 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_57162_n384#" 100 530.178 57162 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_57678_158#" 190 1135.43 57678 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 111 668.979 56102 -425 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D"
node "a_52903_n425#" 26 7.20195 52903 -425 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51290_n387#" 18 4.19743 51290 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51682_n387#" 10 9.49709 51682 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55418_158#" 19 0 55418 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55066_158#" 29 0 55066 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_55558_38#" 105 420.758 55558 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_54698_n384#" 100 530.178 54698 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_56694_n402#" 256 1187.28 56694 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_55214_158#" 190 1142.51 55214 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "gc[9]" 57 1654.17 47814 -564 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45842 1762 6400 320 455720 12708 0 0 0 0
equiv "gc[9]" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "gc[9]" "DFF_2phase_1$1_1.gated_control"
node "a_54230_n402#" 256 1182.69 54230 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 768.748 52883 79 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "Q[9]" 195 1463.44 52497 -66 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "Q[9]" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D"
equiv "Q[9]" "DFF_2phase_1$1_0.D"
equiv "Q[9]" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "Q[9]" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q"
equiv "Q[9]" "DFF_2phase_1$1_1.Q"
node "a_48826_n387#" 18 4.19743 48826 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49218_n387#" 10 9.49709 49218 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51642_158#" 19 0 51642 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51290_158#" 29 0 51290 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_51782_38#" 105 420.758 51782 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_50922_n384#" 100 530.178 50922 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_51438_158#" 190 1135.43 51438 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 111 668.979 49862 -425 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D"
node "a_46663_n425#" 26 7.20195 46663 -425 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45050_n387#" 18 4.19743 45050 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45442_n387#" 10 9.49709 45442 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49178_158#" 19 0 49178 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_48826_158#" 29 0 48826 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_49318_38#" 105 420.758 49318 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_48458_n384#" 100 530.178 48458 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_50454_n402#" 256 1187.28 50454 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_48974_158#" 190 1142.51 48974 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "gc[8]" 57 1654.17 41560 -563 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45842 1762 6400 320 455720 12708 0 0 0 0
equiv "gc[8]" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "gc[8]" "DFF_2phase_1$1_2.gated_control"
node "a_47990_n402#" 256 1182.69 47990 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 768.748 46643 79 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "Q[8]" 195 1463.44 46257 -66 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "Q[8]" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D"
equiv "Q[8]" "DFF_2phase_1$1_1.D"
equiv "Q[8]" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "Q[8]" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q"
equiv "Q[8]" "DFF_2phase_1$1_2.Q"
node "a_42586_n387#" 18 4.19743 42586 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42978_n387#" 10 9.49709 42978 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45402_158#" 19 0 45402 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45050_158#" 29 0 45050 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_45542_38#" 105 420.758 45542 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_44682_n384#" 100 530.178 44682 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_45198_158#" 190 1135.43 45198 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 111 668.979 43622 -425 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D"
node "a_40423_n425#" 26 7.20195 40423 -425 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38810_n387#" 18 4.19743 38810 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_39202_n387#" 10 9.49709 39202 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42938_158#" 19 0 42938 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_42586_158#" 29 0 42586 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_43078_38#" 105 420.758 43078 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_42218_n384#" 100 530.178 42218 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_44214_n402#" 256 1187.28 44214 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_42734_158#" 190 1142.51 42734 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "gc[7]" 57 1654.17 35348 -562 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45842 1762 6400 320 455720 12708 0 0 0 0
equiv "gc[7]" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "gc[7]" "DFF_2phase_1$1_3.gated_control"
node "a_41750_n402#" 256 1182.69 41750 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 768.748 40403 79 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "Q[7]" 195 1463.44 40017 -66 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "Q[7]" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D"
equiv "Q[7]" "DFF_2phase_1$1_2.D"
equiv "Q[7]" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "Q[7]" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q"
equiv "Q[7]" "DFF_2phase_1$1_3.Q"
node "a_36346_n387#" 18 4.19743 36346 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36738_n387#" 10 9.49709 36738 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_39162_158#" 19 0 39162 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_38810_158#" 29 0 38810 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_39302_38#" 105 420.758 39302 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_38442_n384#" 100 530.178 38442 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_38958_158#" 190 1135.43 38958 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 111 668.979 37382 -425 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D"
node "a_34183_n425#" 26 7.20195 34183 -425 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32570_n387#" 18 4.19743 32570 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32962_n387#" 10 9.49709 32962 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36698_158#" 19 0 36698 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36346_158#" 29 0 36346 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_36838_38#" 105 420.758 36838 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_35978_n384#" 100 530.178 35978 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_37974_n402#" 256 1187.28 37974 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_36494_158#" 190 1142.51 36494 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "gc[6]" 57 1654.17 29086 -567 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45842 1762 6400 320 455720 12708 0 0 0 0
equiv "gc[6]" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "gc[6]" "DFF_2phase_1$1_4.gated_control"
node "a_35510_n402#" 256 1182.69 35510 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 768.748 34163 79 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "Q[6]" 195 1463.44 33777 -66 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "Q[6]" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D"
equiv "Q[6]" "DFF_2phase_1$1_3.D"
equiv "Q[6]" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "Q[6]" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q"
equiv "Q[6]" "DFF_2phase_1$1_4.Q"
node "a_30106_n387#" 18 4.19743 30106 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30498_n387#" 10 9.49709 30498 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32922_158#" 19 0 32922 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_32570_158#" 29 0 32570 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_33062_38#" 105 420.758 33062 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_32202_n384#" 100 530.178 32202 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_32718_158#" 190 1135.43 32718 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 111 668.979 31142 -425 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D"
node "a_27943_n425#" 26 7.20195 27943 -425 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_26330_n387#" 18 4.19743 26330 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_26722_n387#" 10 9.49709 26722 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30458_158#" 19 0 30458 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30106_158#" 29 0 30106 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30598_38#" 105 420.758 30598 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_29738_n384#" 100 530.178 29738 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_31734_n402#" 256 1187.28 31734 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_30254_158#" 190 1142.51 30254 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "gc[5]" 57 1654.17 22828 -569 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45842 1762 6400 320 455720 12708 0 0 0 0
equiv "gc[5]" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "gc[5]" "DFF_2phase_1$1_5.gated_control"
node "a_29270_n402#" 256 1182.69 29270 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 768.748 27923 79 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "Q[5]" 195 1463.44 27537 -66 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "Q[5]" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D"
equiv "Q[5]" "DFF_2phase_1$1_4.D"
equiv "Q[5]" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "Q[5]" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q"
equiv "Q[5]" "DFF_2phase_1$1_5.Q"
node "a_23866_n387#" 18 4.19743 23866 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_24258_n387#" 10 9.49709 24258 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_26682_158#" 19 0 26682 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_26330_158#" 29 0 26330 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_26822_38#" 105 420.758 26822 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_25962_n384#" 100 530.178 25962 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_26478_158#" 190 1135.43 26478 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 111 668.979 24902 -425 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D"
node "a_21703_n425#" 26 7.20195 21703 -425 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20090_n387#" 18 4.19743 20090 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20482_n387#" 10 9.49709 20482 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_24218_158#" 19 0 24218 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23866_158#" 29 0 23866 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_24358_38#" 105 420.758 24358 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_23498_n384#" 100 530.178 23498 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_25494_n402#" 256 1187.28 25494 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_24014_158#" 190 1142.51 24014 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "gc[4]" 57 1654.17 16613 -568 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45842 1762 6400 320 455720 12708 0 0 0 0
equiv "gc[4]" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "gc[4]" "DFF_2phase_1$1_6.gated_control"
node "a_23030_n402#" 256 1182.69 23030 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 768.748 21683 79 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "Q[4]" 195 1463.44 21297 -66 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "Q[4]" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D"
equiv "Q[4]" "DFF_2phase_1$1_5.D"
equiv "Q[4]" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "Q[4]" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q"
equiv "Q[4]" "DFF_2phase_1$1_6.Q"
node "a_17626_n387#" 18 4.19743 17626 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18018_n387#" 10 9.49709 18018 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20442_158#" 19 0 20442 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20090_158#" 29 0 20090 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20582_38#" 105 420.758 20582 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_19722_n384#" 100 530.178 19722 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_20238_158#" 190 1135.43 20238 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 111 668.979 18662 -425 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D"
node "a_15463_n425#" 26 7.20195 15463 -425 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13850_n387#" 18 4.19743 13850 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14242_n387#" 10 9.49709 14242 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17978_158#" 19 0 17978 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17626_158#" 29 0 17626 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18118_38#" 105 420.758 18118 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_17258_n384#" 100 530.178 17258 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_19254_n402#" 256 1187.28 19254 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_17774_158#" 190 1142.51 17774 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "gc[3]" 57 1654.17 10391 -568 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45842 1762 6400 320 455720 12708 0 0 0 0
equiv "gc[3]" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "gc[3]" "DFF_2phase_1$1_7.gated_control"
node "a_16790_n402#" 256 1182.69 16790 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 768.748 15443 79 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "Q[3]" 195 1463.44 15059 -68 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "Q[3]" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D"
equiv "Q[3]" "DFF_2phase_1$1_6.D"
equiv "Q[3]" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "Q[3]" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q"
equiv "Q[3]" "DFF_2phase_1$1_7.Q"
node "a_11386_n387#" 18 4.19743 11386 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11778_n387#" 10 9.49709 11778 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14202_158#" 19 0 14202 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13850_158#" 29 0 13850 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14342_38#" 105 420.758 14342 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_13482_n384#" 100 530.178 13482 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_13998_158#" 190 1135.43 13998 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 111 668.979 12422 -425 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D"
node "a_9223_n425#" 26 7.20195 9223 -425 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7610_n387#" 18 4.19743 7610 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8002_n387#" 10 9.49709 8002 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11738_158#" 19 0 11738 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11386_158#" 29 0 11386 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11878_38#" 105 420.758 11878 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_11018_n384#" 100 530.178 11018 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_13014_n402#" 256 1187.28 13014 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_11534_158#" 190 1142.51 11534 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "gc[2]" 57 1654.17 4140 -571 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45842 1762 6400 320 455720 12708 0 0 0 0
equiv "gc[2]" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "gc[2]" "DFF_2phase_1$1_9.gated_control"
node "a_10550_n402#" 256 1182.69 10550 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 768.748 9203 79 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "Q[2]" 195 1463.44 8839 -75 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "Q[2]" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D"
equiv "Q[2]" "DFF_2phase_1$1_7.D"
equiv "Q[2]" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "Q[2]" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q"
equiv "Q[2]" "DFF_2phase_1$1_9.Q"
node "a_5146_n387#" 18 4.19743 5146 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5538_n387#" 10 9.49709 5538 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7962_158#" 19 0 7962 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7610_158#" 29 0 7610 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8102_38#" 105 420.758 8102 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_7242_n384#" 100 530.178 7242 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_7758_158#" 190 1135.43 7758 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 111 668.979 6182 -425 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D"
node "a_2983_n425#" 26 7.20195 2983 -425 mvndif 0 0 0 0 0 0 0 0 16896 656 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1370_n387#" 18 4.19743 1370 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1762_n387#" 10 9.49709 1762 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5498_158#" 19 0 5498 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5146_158#" 29 0 5146 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5638_38#" 105 420.758 5638 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_4778_n384#" 100 530.178 4778 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_6774_n402#" 256 1187.28 6774 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_5294_158#" 190 1142.51 5294 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "gc[1]" 57 1660.58 -2118 -563 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45842 1762 6400 320 455720 12708 0 0 0 0
equiv "gc[1]" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.ZN"
equiv "gc[1]" "DFF_2phase_1$1_8.gated_control"
node "a_4310_n402#" 256 1182.69 4310 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 111 768.748 2963 79 mvpdif 0 0 0 0 0 0 0 0 23232 704 34216 866 102840 2156 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 88054 3374 0 0 0 0 0 0 0 0
equiv "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.I"
node "EN" 864 26782.6 -2270 -307 m2 0 0 0 0 0 0 0 0 0 0 0 0 991400 20820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 161760 6960 5144908 130082 0 0 0 0 0 0
equiv "EN" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "EN" "DFF_2phase_1$1_0.EN"
equiv "EN" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "EN" "DFF_2phase_1$1_1.EN"
equiv "EN" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "EN" "DFF_2phase_1$1_2.EN"
equiv "EN" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "EN" "DFF_2phase_1$1_3.EN"
equiv "EN" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "EN" "DFF_2phase_1$1_4.EN"
equiv "EN" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "EN" "DFF_2phase_1$1_5.EN"
equiv "EN" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "EN" "DFF_2phase_1$1_6.EN"
equiv "EN" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "EN" "DFF_2phase_1$1_7.EN"
equiv "EN" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "EN" "DFF_2phase_1$1_8.EN"
equiv "EN" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1"
equiv "EN" "DFF_2phase_1$1_9.EN"
node "Q[1]" 195 1463.44 2505 -57 m3 0 0 0 0 0 0 0 0 23232 704 32208 908 187000 3988 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 91548 3208 36400 1520 172712 4066 112919 2484 0 0
equiv "Q[1]" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2"
equiv "Q[1]" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.Q"
equiv "Q[1]" "DFF_2phase_1$1_8.Q"
equiv "Q[1]" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D"
equiv "Q[1]" "DFF_2phase_1$1_9.D"
node "a_n1094_n387#" 18 4.19743 -1094 -387 mvndif 0 0 0 0 0 0 0 0 6720 376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n702_n387#" 10 9.49709 -702 -387 mvndif 0 0 0 0 0 0 0 0 21040 596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1722_158#" 19 0 1722 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1370_158#" 29 0 1370 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1862_38#" 105 420.758 1862 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_1002_n384#" 100 530.178 1002 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_1518_158#" 190 1135.43 1518 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "PHI_2" 811 4901.71 -2253 121 m3 0 0 0 0 0 0 0 0 0 0 0 0 894200 19300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 309030 9220 106400 4160 6257200 125344 0 0 0 0
equiv "PHI_2" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E"
equiv "PHI_2" "DFF_2phase_1$1_0.PHI_2"
equiv "PHI_2" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E"
equiv "PHI_2" "DFF_2phase_1$1_1.PHI_2"
equiv "PHI_2" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E"
equiv "PHI_2" "DFF_2phase_1$1_2.PHI_2"
equiv "PHI_2" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E"
equiv "PHI_2" "DFF_2phase_1$1_3.PHI_2"
equiv "PHI_2" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E"
equiv "PHI_2" "DFF_2phase_1$1_4.PHI_2"
equiv "PHI_2" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E"
equiv "PHI_2" "DFF_2phase_1$1_5.PHI_2"
equiv "PHI_2" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E"
equiv "PHI_2" "DFF_2phase_1$1_6.PHI_2"
equiv "PHI_2" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E"
equiv "PHI_2" "DFF_2phase_1$1_7.PHI_2"
equiv "PHI_2" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E"
equiv "PHI_2" "DFF_2phase_1$1_8.PHI_2"
equiv "PHI_2" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.E"
equiv "PHI_2" "DFF_2phase_1$1_9.PHI_2"
node "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 111 668.979 -58 -425 mvndif 0 0 0 0 0 0 0 0 23232 704 32208 908 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62364 2136 20000 800 144600 3092 0 0 0 0
equiv "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.D"
node "a_n742_158#" 19 0 -742 158 mvpdif 0 0 0 0 0 0 0 0 0 0 34080 832 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n1094_158#" 29 0 -1094 158 mvpdif 0 0 0 0 0 0 0 0 0 0 9600 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n602_38#" 105 420.758 -602 38 p 0 0 0 0 0 0 0 0 13904 492 24288 728 83860 1986 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61878 2282 0 0 0 0 0 0 0 0
node "a_n1462_n384#" 100 530.178 -1462 -384 mvndif 0 0 0 0 0 0 0 0 12320 456 17600 576 76440 1900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68126 3054 0 0 0 0 0 0 0 0
node "a_534_n402#" 256 1187.28 534 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "a_n946_158#" 190 1142.51 -946 158 mvpdif 0 0 0 0 0 0 0 0 14560 488 20800 608 208016 4534 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70344 3038 0 0 0 0 0 0 0 0
node "D_in" 61 487.415 -2251 -123 m3 0 0 0 0 0 0 0 0 0 0 0 0 87860 1906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14664 576 10000 400 117800 2556 0 0 0 0
equiv "D_in" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.D"
equiv "D_in" "DFF_2phase_1$1_8.D"
node "PHI_1" 814 11972.7 -2241 301 m3 0 0 0 0 0 0 0 0 0 0 0 0 894200 19300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 378110 12600 100000 4000 6249200 125184 0 0 0 0
equiv "PHI_1" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E"
equiv "PHI_1" "DFF_2phase_1$1_0.PHI_1"
equiv "PHI_1" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E"
equiv "PHI_1" "DFF_2phase_1$1_1.PHI_1"
equiv "PHI_1" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E"
equiv "PHI_1" "DFF_2phase_1$1_2.PHI_1"
equiv "PHI_1" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E"
equiv "PHI_1" "DFF_2phase_1$1_3.PHI_1"
equiv "PHI_1" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E"
equiv "PHI_1" "DFF_2phase_1$1_4.PHI_1"
equiv "PHI_1" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E"
equiv "PHI_1" "DFF_2phase_1$1_5.PHI_1"
equiv "PHI_1" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E"
equiv "PHI_1" "DFF_2phase_1$1_6.PHI_1"
equiv "PHI_1" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E"
equiv "PHI_1" "DFF_2phase_1$1_7.PHI_1"
equiv "PHI_1" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E"
equiv "PHI_1" "DFF_2phase_1$1_8.PHI_1"
equiv "PHI_1" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.E"
equiv "PHI_1" "DFF_2phase_1$1_9.PHI_1"
node "a_n1930_n402#" 256 1193.29 -1930 -402 mvndif 0 0 0 0 0 0 0 0 13904 492 24288 728 222149 5358 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56628 2456 0 0 0 0 0 0 0 0
node "VDD" 102910 133375 -2267 490 m1 40057372 126266 0 0 0 0 0 0 617760 21480 3232960 88080 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13464120 204064 0 0 0 0 0 0 0 0
equiv "VDD" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD"
equiv "VDD" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD"
equiv "VDD" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW"
equiv "VDD" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD"
equiv "VDD" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD"
equiv "VDD" "DFF_2phase_1$1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD"
equiv "VDD" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD"
equiv "VDD" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW"
equiv "VDD" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD"
equiv "VDD" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD"
equiv "VDD" "DFF_2phase_1$1_1.VDD"
equiv "VDD" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD"
equiv "VDD" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD"
equiv "VDD" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW"
equiv "VDD" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD"
equiv "VDD" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD"
equiv "VDD" "DFF_2phase_1$1_2.VDD"
equiv "VDD" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD"
equiv "VDD" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD"
equiv "VDD" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW"
equiv "VDD" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD"
equiv "VDD" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD"
equiv "VDD" "DFF_2phase_1$1_3.VDD"
equiv "VDD" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD"
equiv "VDD" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD"
equiv "VDD" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW"
equiv "VDD" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD"
equiv "VDD" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD"
equiv "VDD" "DFF_2phase_1$1_4.VDD"
equiv "VDD" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD"
equiv "VDD" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD"
equiv "VDD" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW"
equiv "VDD" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD"
equiv "VDD" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD"
equiv "VDD" "DFF_2phase_1$1_5.VDD"
equiv "VDD" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD"
equiv "VDD" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD"
equiv "VDD" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW"
equiv "VDD" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD"
equiv "VDD" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD"
equiv "VDD" "DFF_2phase_1$1_6.VDD"
equiv "VDD" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD"
equiv "VDD" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD"
equiv "VDD" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW"
equiv "VDD" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD"
equiv "VDD" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD"
equiv "VDD" "DFF_2phase_1$1_7.VDD"
equiv "VDD" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD"
equiv "VDD" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD"
equiv "VDD" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW"
equiv "VDD" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD"
equiv "VDD" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD"
equiv "VDD" "DFF_2phase_1$1_8.VDD"
equiv "VDD" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VDD"
equiv "VDD" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VNW"
equiv "VDD" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VDD"
equiv "VDD" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VDD"
equiv "VDD" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VNW"
equiv "VDD" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VDD"
equiv "VDD" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VDD"
equiv "VDD" "DFF_2phase_1$1_9.VDD"
substrate "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 -2118 -412 mvppd 0 0 0 0 0 0 0 0 1925120 59680 594000 20820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12533940 169804 0 0 0 0 0 0 0 0
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_2.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_3.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_4.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_5.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_6.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_7.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_8.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VPW"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_0.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__filltie_2.VSS"
equiv "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_9.VSS"
cap "EN" "a_39202_n387#" 5.78676
cap "a_50454_n402#" "a_50922_n384#" 305.277
cap "a_5498_158#" "gc[2]" 0.0123814
cap "a_30598_38#" "gc[6]" 9.72014
cap "VDD" "gc[10]" 267.261
cap "a_48458_n384#" "a_50454_n402#" 0.0220637
cap "a_1762_n387#" "gc[1]" 0.556976
cap "a_55214_158#" "Q[9]" 15.5191
cap "a_n946_158#" "a_n742_158#" 11.5072
cap "VDD" "a_n742_158#" 15.0582
cap "a_16790_n402#" "EN" 87.5156
cap "Q[6]" "a_34183_n425#" 2.40703
cap "Q[3]" "PHI_2" 635.781
cap "a_24014_158#" "a_24358_38#" 578.45
cap "a_7758_158#" "PHI_1" 18.0387
cap "PHI_2" "a_35978_n384#" 33.2144
cap "VDD" "a_42218_n384#" 422.498
cap "Q[6]" "gc[7]" 171.625
cap "a_26330_158#" "a_25962_n384#" 2.941
cap "a_34183_n425#" "EN" 3.9848
cap "gc[10]" "a_59143_n425#" 1.12921
cap "gc[5]" "a_29738_n384#" 0.80366
cap "a_42734_158#" "gc[8]" 13.287
cap "VDD" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 426.353
cap "Q[5]" "a_27943_n425#" 2.40703
cap "gc[7]" "EN" 443.837
cap "a_5146_158#" "EN" 1.01023
cap "PHI_2" "a_37974_n402#" 601.194
cap "a_26478_158#" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 15.3633
cap "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_58022_38#" 2.42459
cap "VDD" "gc[3]" 267.657
cap "VDD" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 426.353
cap "a_32570_158#" "a_32718_158#" 0.457803
cap "PHI_2" "Q[8]" 635.781
cap "a_49318_38#" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 255.601
cap "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_1" 20.7301
cap "a_13998_158#" "PHI_1" 18.0387
cap "a_30254_158#" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 95.0125
cap "a_41750_n402#" "EN" 87.5156
cap "a_19722_n384#" "a_20090_n387#" 1.93897
cap "PHI_2" "gc[10]" 310.846
cap "VDD" "a_32718_158#" 551.365
cap "a_23030_n402#" "a_24014_158#" 70.5524
cap "PHI_1" "a_43078_38#" 13.1403
cap "a_36494_158#" "PHI_1" 18.821
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_25494_n402#" 166.893
cap "a_23498_n384#" "PHI_1" 53.3033
cap "VDD" "a_57162_n384#" 422.448
cap "EN" "a_7242_n384#" 51.2449
cap "a_56694_n402#" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0274252
cap "PHI_2" "a_n742_158#" 4.11442
cap "VDD" "a_11878_38#" 325.992
cap "a_19722_n384#" "a_19254_n402#" 305.277
cap "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_18118_38#" 255.601
cap "a_35510_n402#" "gc[7]" 9.85113
cap "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "gc[4]" 235.351
cap "a_8102_38#" "Q[2]" 258.742
cap "PHI_2" "a_42218_n384#" 33.2144
cap "a_24358_38#" "EN" 51.2387
cap "Q[9]" "a_51782_38#" 258.742
cap "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_2" 37.7349
cap "Q[3]" "a_13998_158#" 114.332
cap "PHI_2" "a_9223_n425#" 0.272964
cap "a_55558_38#" "EN" 51.2387
cap "a_55418_158#" "EN" 3.68034
cap "a_17774_158#" "EN" 110.553
cap "a_42586_n387#" "EN" 2.20111
cap "gc[3]" "PHI_2" 310.846
cap "a_29738_n384#" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 0.711461
cap "EN" "a_44214_n402#" 86.9424
cap "PHI_2" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 37.7349
cap "VDD" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 426.353
cap "a_36494_158#" "a_35978_n384#" 300.534
cap "Q[5]" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 11.0178
cap "a_11778_n387#" "a_11534_158#" 15.9495
cap "a_56694_n402#" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 166.893
cap "gc[2]" "Q[2]" 224.179
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_1" 20.7301
cap "a_56694_n402#" "a_54230_n402#" 0.0131275
cap "PHI_2" "a_32718_158#" 40.1085
cap "a_4310_n402#" "a_5638_38#" 24.0342
cap "a_57162_n384#" "PHI_2" 73.9492
cap "Q[4]" "PHI_1" 57.9751
cap "a_23030_n402#" "EN" 87.5156
cap "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_19254_n402#" 0.0274252
cap "a_36494_158#" "a_37974_n402#" 2.68185
cap "a_26822_38#" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 2.42459
cap "a_26478_158#" "a_25962_n384#" 300.534
cap "Q[7]" "EN" 512.997
cap "VDD" "a_19254_n402#" 1036.07
cap "PHI_2" "a_11878_38#" 32.0709
cap "a_17626_n387#" "a_17774_158#" 0.412744
cap "a_50454_n402#" "a_47990_n402#" 0.0131275
cap "gc[5]" "a_24358_38#" 9.72014
cap "a_1002_n384#" "PHI_1" 12.7656
cap "VDD" "a_1862_38#" 325.992
cap "a_38958_158#" "EN" 114.426
cap "a_50454_n402#" "PHI_1" 17.3317
cap "a_7242_n384#" "a_6774_n402#" 305.277
cap "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_5638_38#" 255.601
cap "a_17258_n384#" "EN" 51.0826
cap "EN" "a_45198_158#" 114.426
cap "a_25962_n384#" "a_25494_n402#" 305.277
cap "EN" "a_11534_158#" 110.553
cap "gc[6]" "a_32202_n384#" 6.67512
cap "Q[6]" "a_36346_n387#" 0.127528
cap "VDD" "a_36346_158#" 4.91015
cap "EN" "a_51438_158#" 114.426
cap "VDD" "Q[9]" 563.262
cap "PHI_2" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 37.7349
cap "a_19722_n384#" "gc[4]" 6.67512
cap "a_42218_n384#" "a_43078_38#" 8.87917
cap "gc[10]" "a_57922_n387#" 0.556976
cap "PHI_2" "a_20090_n387#" 0.2689
cap "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_9223_n425#" 9.69547
cap "EN" "a_n1094_158#" 1.01023
cap "a_49178_158#" "PHI_1" 5.33797
cap "a_1722_158#" "a_1862_38#" 1.09095
cap "a_48974_158#" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 95.0125
cap "VDD" "a_4310_n402#" 1000.28
cap "PHI_2" "a_27943_n425#" 0.272964
cap "a_56694_n402#" "a_55214_158#" 2.68185
cap "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_13482_n384#" 361.625
cap "a_36346_n387#" "EN" 2.20111
cap "gc[3]" "a_13998_158#" 15.5253
cap "a_32922_158#" "PHI_1" 4.7684
cap "EN" "a_8002_n387#" 5.78676
cap "a_17626_n387#" "a_17258_n384#" 1.93897
cap "gc[5]" "a_23030_n402#" 9.85113
cap "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_54230_n402#" 1.15561
cap "a_30254_158#" "PHI_1" 18.821
cap "VDD" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 426.353
cap "a_n1462_n384#" "a_n602_38#" 8.87917
cap "a_19254_n402#" "PHI_2" 601.194
cap "Q[8]" "a_46663_n425#" 2.40703
cap "a_11386_n387#" "a_11018_n384#" 1.93897
cap "VDD" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 342.373
cap "a_30498_n387#" "EN" 5.76921
cap "VDD" "a_57678_158#" 551.365
cap "PHI_2" "a_1862_38#" 31.7446
cap "Q[5]" "a_25962_n384#" 1.01111
cap "VDD" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 342.373
cap "EN" "a_n1094_n387#" 2.19914
cap "gc[9]" "a_51438_158#" 15.5253
cap "a_1518_158#" "a_534_n402#" 70.5524
cap "a_26478_158#" "a_26330_158#" 0.457803
cap "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "gc[4]" 334.724
cap "a_26822_38#" "a_25962_n384#" 8.87917
cap "a_54698_n384#" "EN" 51.0826
cap "PHI_2" "a_36346_158#" 0.788786
cap "VDD" "a_n1462_n384#" 422.498
cap "VDD" "a_18118_38#" 325.992
cap "a_n1462_n384#" "a_n946_158#" 300.534
cap "VDD" "gc[4]" 267.657
cap "PHI_2" "Q[9]" 635.781
cap "EN" "a_45542_38#" 52.2033
cap "a_55066_158#" "EN" 1.01023
cap "EN" "a_45442_n387#" 5.78676
cap "PHI_2" "a_4310_n402#" 27.6193
cap "gc[1]" "PHI_1" 10.235
cap "a_17626_158#" "EN" 1.01023
cap "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "Q[2]" 10.6753
cap "a_29738_n384#" "PHI_1" 53.3033
cap "a_45050_n387#" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 0.127528
cap "a_7610_158#" "a_7242_n384#" 2.941
cap "a_4778_n384#" "EN" 51.0826
cap "a_5294_158#" "a_4310_n402#" 70.5524
cap "a_55214_158#" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 95.0125
cap "PHI_2" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 37.7349
cap "PHI_2" "a_40423_n425#" 0.272964
cap "a_55214_158#" "a_54230_n402#" 70.5524
cap "EN" "a_534_n402#" 86.9424
cap "a_49318_38#" "EN" 51.2387
cap "a_38810_158#" "a_38958_158#" 0.457803
cap "VDD" "a_31734_n402#" 1036.07
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "PHI_2" 454.128
cap "a_32202_n384#" "a_32570_n387#" 1.93897
cap "gc[7]" "a_38810_n387#" 0.309194
cap "PHI_2" "a_57678_158#" 40.1085
cap "a_29270_n402#" "a_31734_n402#" 0.0131275
cap "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_50454_n402#" 0.0274252
cap "PHI_2" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 454.128
cap "a_13014_n402#" "a_11534_158#" 2.68185
cap "VDD" "a_36698_158#" 15.0582
cap "gc[8]" "a_44682_n384#" 6.67512
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_38442_n384#" 361.625
cap "a_54698_n384#" "gc[9]" 0.80366
cap "PHI_2" "a_2983_n425#" 0.272964
cap "VDD" "a_58022_38#" 325.992
cap "a_5294_158#" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 95.0125
cap "a_57530_158#" "EN" 1.01023
cap "EN" "D_in" 133.551
cap "a_51438_158#" "a_50922_n384#" 300.534
cap "a_16790_n402#" "PHI_1" 701.408
cap "a_30106_158#" "EN" 1.01023
cap "a_8102_38#" "EN" 52.2033
cap "VDD" "a_42734_158#" 560.472
cap "a_n1462_n384#" "PHI_2" 33.2144
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_n602_38#" 255.601
cap "a_18118_38#" "PHI_2" 32.0709
cap "PHI_2" "gc[4]" 310.846
cap "VDD" "a_25962_n384#" 422.448
cap "Q[6]" "gc[6]" 224.179
cap "a_24014_158#" "a_23866_158#" 0.457803
cap "VDD" "a_10550_n402#" 1000.28
cap "gc[6]" "EN" 443.837
cap "gc[7]" "PHI_1" 10.235
cap "PHI_2" "a_5146_n387#" 0.2689
cap "a_5146_158#" "PHI_1" 2.006
cap "a_42734_158#" "a_42938_158#" 11.5072
cap "gc[9]" "a_49318_38#" 9.72014
cap "a_7758_158#" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 15.3633
cap "a_36494_158#" "a_36346_158#" 0.457803
cap "VDD" "a_17978_158#" 15.0582
cap "VDD" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 342.373
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_n946_158#" 95.0125
cap "a_1518_158#" "Q[1]" 114.332
cap "a_5146_n387#" "a_5294_158#" 0.412744
cap "Q[10]" "EN" 386.688
cap "gc[2]" "EN" 443.837
cap "PHI_2" "a_31734_n402#" 601.194
cap "gc[10]" "a_55458_n387#" 0.556976
cap "a_11386_n387#" "gc[3]" 0.309194
cap "a_16790_n402#" "Q[3]" 167.786
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_27943_n425#" 9.69547
cap "a_41750_n402#" "PHI_1" 701.408
cap "PHI_2" "a_36698_158#" 4.11442
cap "a_4778_n384#" "a_6774_n402#" 0.0220637
cap "a_14242_n387#" "EN" 5.78676
cap "PHI_2" "a_58022_38#" 31.7446
cap "a_32922_158#" "a_32718_158#" 11.5072
cap "gc[1]" "a_n742_158#" 0.0123814
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_1002_n384#" 0.0330438
cap "a_7242_n384#" "PHI_1" 12.7656
cap "a_23866_n387#" "gc[4]" 0.0885516
cap "VDD" "a_42586_158#" 4.91015
cap "a_13850_158#" "a_13482_n384#" 2.941
cap "PHI_2" "a_42734_158#" 48.9451
cap "VDD" "a_56694_n402#" 1036.07
cap "a_51290_n387#" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 0.127528
cap "a_11534_158#" "a_11386_158#" 0.457803
cap "VDD" "a_33062_38#" 325.992
cap "gc[6]" "a_35510_n402#" 4.93201
cap "a_18018_n387#" "gc[4]" 0.556976
cap "a_18018_n387#" "a_18118_38#" 0.622982
cap "Q[4]" "a_19254_n402#" 2.24809
cap "a_25962_n384#" "PHI_2" 73.9492
cap "EN" "a_7610_n387#" 2.20029
cap "EN" "Q[1]" 512.997
cap "a_24358_38#" "PHI_1" 13.1403
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_23498_n384#" 0.711461
cap "a_35978_n384#" "gc[7]" 6.67512
cap "a_7962_158#" "a_8102_38#" 1.09095
cap "a_26478_158#" "a_25494_n402#" 70.5524
cap "gc[5]" "gc[6]" 10.492
cap "EN" "a_11738_158#" 3.68034
cap "PHI_2" "a_10550_n402#" 27.6193
cap "gc[8]" "a_45402_158#" 0.0123814
cap "a_23866_158#" "EN" 1.01023
cap "a_54698_n384#" "a_55066_n387#" 1.93897
cap "a_8102_38#" "a_6774_n402#" 24.0342
cap "a_55558_38#" "PHI_1" 13.1403
cap "a_20582_38#" "a_20238_158#" 578.45
cap "a_30106_n387#" "Q[5]" 0.127528
cap "a_15463_n425#" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 9.69547
cap "VDD" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 423.603
cap "a_55418_158#" "PHI_1" 5.33797
cap "a_38958_158#" "a_38810_n387#" 0.412744
cap "a_1862_38#" "a_1002_n384#" 8.87917
cap "a_17774_158#" "PHI_1" 18.821
cap "a_37974_n402#" "gc[7]" 9.85113
cap "a_38442_n384#" "a_39302_38#" 8.87917
cap "a_26330_n387#" "EN" 2.20029
cap "a_57678_158#" "a_57922_n387#" 15.9495
cap "a_45050_158#" "EN" 1.01023
cap "a_17978_158#" "PHI_2" 4.11442
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "PHI_2" 454.128
cap "PHI_1" "a_44214_n402#" 17.3317
cap "a_23498_n384#" "gc[4]" 0.80366
cap "a_48458_n384#" "a_49318_38#" 8.87917
cap "a_51642_158#" "EN" 3.68034
cap "VDD" "a_26330_158#" 4.91015
cap "a_48974_158#" "EN" 110.553
cap "a_14202_158#" "a_14342_38#" 1.09095
cap "gc[2]" "a_7962_158#" 0.0123814
cap "a_21703_n425#" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 9.69547
cap "EN" "a_n1930_n402#" 86.6592
cap "a_36838_38#" "a_36738_n387#" 0.622982
cap "VDD" "gc[8]" 267.657
cap "a_51682_n387#" "EN" 5.78676
cap "VDD" "a_38442_n384#" 422.448
cap "a_23030_n402#" "PHI_1" 701.408
cap "PHI_2" "a_42586_158#" 0.788786
cap "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_59143_n425#" 9.69547
cap "gc[2]" "a_6774_n402#" 9.85113
cap "a_32570_n387#" "EN" 2.20029
cap "a_26478_158#" "Q[5]" 114.332
cap "Q[7]" "PHI_1" 57.9751
cap "a_56694_n402#" "PHI_2" 601.194
cap "Q[9]" "a_50454_n402#" 2.24809
cap "PHI_2" "a_33062_38#" 31.7446
cap "a_48826_n387#" "a_48974_158#" 0.412744
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "Q[4]" 10.6753
cap "a_17774_158#" "Q[3]" 15.5191
cap "a_16790_n402#" "gc[3]" 4.93201
cap "gc[7]" "a_42218_n384#" 0.80366
cap "a_52903_n425#" "EN" 3.9848
cap "a_1518_158#" "a_1370_n387#" 0.412744
cap "a_38958_158#" "PHI_1" 18.0387
cap "gc[8]" "a_42938_158#" 0.0123814
cap "VDD" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 342.373
cap "VDD" "a_54230_n402#" 1000.28
cap "a_26822_38#" "a_26478_158#" 578.45
cap "a_32962_n387#" "gc[6]" 0.556976
cap "a_36494_158#" "a_36698_158#" 11.5072
cap "a_17258_n384#" "PHI_1" 53.3033
cap "a_15463_n425#" "EN" 3.9848
cap "VDD" "a_48826_158#" 4.91015
cap "PHI_1" "a_45198_158#" 18.0387
cap "a_5498_158#" "EN" 3.68034
cap "Q[5]" "a_25494_n402#" 2.24809
cap "PHI_2" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 37.7349
cap "a_51642_158#" "gc[9]" 0.0123814
cap "gc[5]" "a_26330_n387#" 0.309194
cap "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_13482_n384#" 0.0330438
cap "a_42734_158#" "a_43078_38#" 578.45
cap "gc[9]" "a_48974_158#" 13.287
cap "gc[1]" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 334.724
cap "a_11534_158#" "PHI_1" 18.821
cap "a_41750_n402#" "a_42218_n384#" 305.277
cap "PHI_1" "a_51438_158#" 18.0387
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "gc[7]" 334.724
cap "a_26330_158#" "PHI_2" 0.894075
cap "a_19722_n384#" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 361.625
cap "Q[4]" "gc[4]" 224.179
cap "a_30598_38#" "EN" 51.2387
cap "gc[6]" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 235.351
cap "a_11018_n384#" "a_11534_158#" 300.534
cap "a_58022_38#" "a_57922_n387#" 0.622982
cap "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "EN" 204.147
cap "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_10550_n402#" 0.631066
cap "a_26822_38#" "a_25494_n402#" 24.0342
cap "gc[9]" "a_51682_n387#" 0.556976
cap "a_n1094_158#" "PHI_1" 2.006
cap "EN" "a_1370_n387#" 2.20029
cap "PHI_2" "gc[8]" 310.846
cap "Q[8]" "a_44214_n402#" 2.24809
cap "a_21703_n425#" "PHI_2" 0.272964
cap "a_55558_38#" "gc[10]" 9.72014
cap "a_20442_158#" "a_20238_158#" 11.5072
cap "PHI_2" "a_38442_n384#" 73.9492
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_41750_n402#" 0.631066
cap "a_55418_158#" "gc[10]" 0.0123814
cap "a_n602_38#" "a_n702_n387#" 0.622982
cap "a_17258_n384#" "Q[3]" 362.033
cap "a_52903_n425#" "gc[9]" 1.12921
cap "a_13850_n387#" "PHI_2" 0.2689
cap "Q[7]" "a_37974_n402#" 2.24809
cap "VDD" "a_14342_38#" 325.992
cap "a_1862_38#" "gc[1]" 10.1354
cap "PHI_2" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 454.128
cap "PHI_2" "a_54230_n402#" 27.6193
cap "EN" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 204.147
cap "VDD" "a_55214_158#" 560.472
cap "a_37974_n402#" "a_38958_158#" 70.5524
cap "PHI_2" "a_48826_158#" 0.788786
cap "a_42586_n387#" "a_42218_n384#" 1.93897
cap "a_42218_n384#" "a_44214_n402#" 0.0220637
cap "EN" "a_13482_n384#" 51.2449
cap "VDD" "a_26478_158#" 551.365
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_39302_38#" 2.42459
cap "a_n946_158#" "a_n702_n387#" 15.9495
cap "a_39162_158#" "a_39302_38#" 1.09095
cap "a_26822_38#" "Q[5]" 258.742
cap "a_54698_n384#" "PHI_1" 53.3033
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_25962_n384#" 0.0330438
cap "a_35978_n384#" "a_36346_n387#" 1.93897
cap "VDD" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 342.373
cap "a_48458_n384#" "a_48974_158#" 300.534
cap "a_45542_38#" "PHI_1" 12.6069
cap "Q[8]" "a_45198_158#" 114.332
cap "a_16790_n402#" "a_19254_n402#" 0.0131275
cap "a_4310_n402#" "gc[1]" 4.93201
cap "a_55066_158#" "PHI_1" 2.006
cap "a_26682_158#" "a_26478_158#" 11.5072
cap "a_17626_158#" "PHI_1" 2.006
cap "Q[7]" "a_42218_n384#" 362.033
cap "VDD" "a_25494_n402#" 1036.07
cap "a_30106_n387#" "PHI_2" 0.2689
cap "a_20238_158#" "EN" 114.426
cap "a_51290_158#" "EN" 1.01023
cap "EN" "a_45050_n387#" 2.20029
cap "a_47990_n402#" "a_49318_38#" 24.0342
cap "VDD" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 342.373
cap "a_4778_n384#" "PHI_1" 53.3033
cap "VDD" "a_39162_158#" 15.0582
cap "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "EN" 652.712
cap "VDD" "a_44682_n384#" 422.448
cap "a_534_n402#" "PHI_1" 17.3317
cap "a_49318_38#" "PHI_1" 13.1403
cap "a_24258_n387#" "PHI_2" 0.45995
cap "a_26722_n387#" "EN" 5.78676
cap "a_14342_38#" "PHI_2" 31.7446
cap "a_32570_n387#" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 0.127528
cap "Q[7]" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 85.7476
cap "a_30254_158#" "a_31734_n402#" 2.68185
cap "a_36838_38#" "Q[6]" 2.42459
cap "a_2983_n425#" "gc[1]" 1.12921
cap "PHI_2" "a_55214_158#" 48.9451
cap "gc[8]" "a_43078_38#" 9.72014
cap "EN" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 204.147
cap "a_13850_n387#" "a_13998_158#" 0.412744
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_1002_n384#" 361.625
cap "EN" "Q[2]" 512.997
cap "a_26478_158#" "PHI_2" 40.1085
cap "a_57530_158#" "PHI_1" 1.63773
cap "a_20442_158#" "a_20582_38#" 1.09095
cap "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_13014_n402#" 166.893
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_38958_158#" 1.4355
cap "PHI_2" "a_n702_n387#" 0.45995
cap "a_51290_n387#" "EN" 2.20029
cap "D_in" "PHI_1" 22.1022
cap "a_36838_38#" "EN" 51.2387
cap "a_17258_n384#" "gc[3]" 0.80366
cap "a_30106_158#" "PHI_1" 2.006
cap "a_n1462_n384#" "gc[1]" 6.67512
cap "a_8102_38#" "PHI_1" 12.6069
cap "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_51438_158#" 1.4355
cap "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "PHI_2" 454.128
cap "VDD" "a_14202_158#" 15.0582
cap "VDD" "Q[5]" 563.262
cap "VDD" "a_51782_38#" 325.992
cap "gc[3]" "a_11534_158#" 13.287
cap "a_29270_n402#" "Q[5]" 167.786
cap "PHI_2" "a_25494_n402#" 601.194
cap "a_30598_38#" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 255.601
cap "a_5146_n387#" "gc[1]" 0.0885516
cap "gc[6]" "PHI_1" 10.235
cap "a_34183_n425#" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 9.69547
cap "VDD" "a_26822_38#" 325.992
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "PHI_2" 454.128
cap "Q[8]" "a_45542_38#" 258.742
cap "PHI_2" "a_39162_158#" 4.21834
cap "a_54698_n384#" "gc[10]" 6.67512
cap "PHI_2" "a_44682_n384#" 73.9492
cap "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_19722_n384#" 0.0330438
cap "a_24014_158#" "a_24218_158#" 11.5072
cap "a_26722_n387#" "gc[5]" 0.556976
cap "gc[7]" "a_40423_n425#" 1.12921
cap "Q[10]" "PHI_1" 33.3131
cap "VDD" "a_5638_38#" 325.992
cap "VDD" "a_19722_n384#" 422.448
cap "gc[2]" "PHI_1" 10.235
cap "a_36738_n387#" "EN" 5.76921
cap "a_13014_n402#" "a_13482_n384#" 305.277
cap "a_29738_n384#" "a_31734_n402#" 0.0220637
cap "Q[6]" "a_32202_n384#" 1.01111
cap "a_17774_158#" "a_19254_n402#" 2.68185
cap "a_16790_n402#" "a_18118_38#" 24.0342
cap "a_36838_38#" "a_35510_n402#" 24.0342
cap "gc[2]" "a_11018_n384#" 0.80366
cap "gc[9]" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 235.351
cap "a_11534_158#" "a_11878_38#" 578.45
cap "a_16790_n402#" "gc[4]" 9.85113
cap "gc[8]" "a_46663_n425#" 1.12921
cap "a_26682_158#" "a_26822_38#" 1.09095
cap "a_51290_n387#" "gc[9]" 0.309194
cap "a_49318_38#" "Q[8]" 2.42459
cap "a_20582_38#" "EN" 52.2033
cap "a_42978_n387#" "EN" 5.76921
cap "a_32202_n384#" "EN" 51.2449
cap "a_13850_158#" "EN" 1.01023
cap "a_21703_n425#" "Q[4]" 2.40703
cap "a_14342_38#" "a_13998_158#" 578.45
cap "VDD" "a_n602_38#" 325.992
cap "a_n602_38#" "a_n946_158#" 578.45
cap "VDD" "a_39302_38#" 325.992
cap "a_57530_n387#" "EN" 2.20029
cap "a_32922_158#" "a_33062_38#" 1.09095
cap "VDD" "a_45402_158#" 15.0582
cap "a_35978_n384#" "gc[6]" 0.80366
cap "Q[9]" "a_55558_38#" 2.42459
cap "a_14202_158#" "PHI_2" 4.21834
cap "a_20090_158#" "a_19722_n384#" 2.941
cap "Q[1]" "PHI_1" 57.9751
cap "Q[5]" "PHI_2" 635.781
cap "PHI_2" "a_51782_38#" 31.7446
cap "a_51290_158#" "a_50922_n384#" 2.941
cap "a_5538_n387#" "a_5638_38#" 0.622982
cap "Q[2]" "a_6774_n402#" 2.24809
cap "a_7242_n384#" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 361.625
cap "PHI_1" "a_11738_158#" 5.33797
cap "VDD" "a_32570_158#" 4.91015
cap "a_23866_158#" "PHI_1" 2.006
cap "VDD" "a_30458_158#" 15.0582
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_24358_38#" 255.601
cap "a_26822_38#" "PHI_2" 31.7446
cap "VDD" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 426.353
cap "a_48974_158#" "a_47990_n402#" 70.5524
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "gc[1]" 235.351
cap "a_17258_n384#" "a_19254_n402#" 0.0220637
cap "a_45050_158#" "PHI_1" 1.63773
cap "VDD" "a_n946_158#" 560.472
cap "PHI_2" "a_5638_38#" 32.0709
cap "a_19722_n384#" "PHI_2" 73.9492
cap "a_51642_158#" "PHI_1" 4.7684
cap "a_24218_158#" "EN" 3.68034
cap "a_48974_158#" "PHI_1" 18.821
cap "VDD" "a_29270_n402#" 1000.28
cap "a_5294_158#" "a_5638_38#" 578.45
cap "a_50922_n384#" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 361.625
cap "PHI_1" "a_n1930_n402#" 701.408
cap "a_36698_158#" "gc[7]" 0.0123814
cap "a_51290_n387#" "a_50922_n384#" 1.93897
cap "a_23498_n384#" "a_25494_n402#" 0.0220637
cap "a_48458_n384#" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 0.711461
cap "VDD" "a_42938_158#" 15.0582
cap "VDD" "a_26682_158#" 15.0582
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_36494_158#" 95.0125
cap "PHI_2" "a_n602_38#" 32.0709
cap "PHI_2" "a_45402_158#" 4.21834
cap "gc[10]" "Q[10]" 223.575
cap "PHI_2" "a_39302_38#" 31.7446
cap "VDD" "a_20090_158#" 4.91015
cap "VDD" "a_1722_158#" 15.0582
cap "a_24014_158#" "EN" 110.553
cap "Q[7]" "a_40423_n425#" 2.40703
cap "a_17774_158#" "a_18118_38#" 578.45
cap "a_17774_158#" "gc[4]" 13.287
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_23030_n402#" 1.15561
cap "PHI_2" "a_32570_158#" 0.894075
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_26478_158#" 1.4355
cap "Q[9]" "a_51438_158#" 114.332
cap "a_20442_158#" "EN" 3.68034
cap "PHI_2" "a_30458_158#" 4.11442
cap "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "EN" 652.712
cap "a_5498_158#" "PHI_1" 5.33797
cap "a_42734_158#" "a_41750_n402#" 70.5524
cap "a_11778_n387#" "EN" 5.76921
cap "a_1518_158#" "a_1370_158#" 0.457803
cap "a_14202_158#" "a_13998_158#" 11.5072
cap "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_2" 37.7349
cap "a_20238_158#" "a_20482_n387#" 15.9495
cap "a_57162_n384#" "a_57530_158#" 2.941
cap "VDD" "PHI_2" 4643.03
cap "PHI_2" "a_n946_158#" 48.9451
cap "gc[5]" "a_24218_158#" 0.0123814
cap "a_30598_38#" "PHI_1" 13.1403
cap "gc[2]" "a_9223_n425#" 1.12921
cap "Q[4]" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 11.0178
cap "a_23030_n402#" "gc[4]" 4.93201
cap "a_29270_n402#" "PHI_2" 27.6193
cap "EN" "a_1518_158#" 114.426
cap "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "PHI_1" 13.6904
cap "VDD" "a_5294_158#" 560.472
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_25494_n402#" 0.0274252
cap "gc[3]" "gc[2]" 10.492
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_534_n402#" 0.0274252
cap "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_11018_n384#" 0.711461
cap "gc[6]" "a_32718_158#" 15.5253
cap "PHI_2" "a_42938_158#" 4.11442
cap "a_26682_158#" "PHI_2" 4.21834
cap "a_48974_158#" "Q[8]" 15.5191
cap "a_30106_n387#" "a_30254_158#" 0.412744
cap "a_14242_n387#" "gc[3]" 0.556976
cap "EN" "a_1370_158#" 1.01023
cap "a_15463_n425#" "Q[3]" 2.40703
cap "a_17258_n384#" "a_18118_38#" 8.87917
cap "a_17258_n384#" "gc[4]" 6.67512
cap "Q[6]" "EN" 512.997
cap "PHI_2" "a_59143_n425#" 0.272964
cap "a_20090_158#" "PHI_2" 0.894075
cap "PHI_2" "a_1722_158#" 4.21834
cap "gc[5]" "a_24014_158#" 13.287
cap "a_32202_n384#" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 361.625
cap "a_57162_n384#" "Q[10]" 1.01111
cap "PHI_2" "a_5538_n387#" 0.45995
cap "a_42734_158#" "a_42586_n387#" 0.412744
cap "a_1762_n387#" "a_1518_158#" 15.9495
cap "Q[9]" "a_54698_n384#" 362.033
cap "a_42734_158#" "a_44214_n402#" 2.68185
cap "PHI_1" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 13.6904
cap "VDD" "a_7758_158#" 551.365
cap "Q[3]" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 11.0178
cap "a_5294_158#" "a_5538_n387#" 15.9495
cap "a_1862_38#" "a_534_n402#" 24.0342
cap "a_13482_n384#" "PHI_1" 12.7656
cap "a_n1462_n384#" "a_n1094_158#" 2.941
cap "gc[3]" "a_11738_158#" 0.0123814
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "Q[5]" 85.7476
cap "PHI_2" "a_5294_158#" 48.9451
cap "Q[7]" "a_42734_158#" 15.5191
cap "a_17774_158#" "a_17978_158#" 11.5072
cap "Q[6]" "a_35510_n402#" 167.786
cap "a_48826_n387#" "EN" 2.20111
cap "a_1762_n387#" "EN" 5.78676
cap "a_47990_n402#" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.631066
cap "VDD" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 426.353
cap "VDD" "a_13998_158#" 551.365
cap "a_4778_n384#" "a_4310_n402#" 305.277
cap "a_20238_158#" "PHI_1" 18.0387
cap "gc[8]" "gc[7]" 10.492
cap "a_51290_158#" "PHI_1" 1.63773
cap "a_17626_n387#" "EN" 2.20111
cap "a_30106_n387#" "a_29738_n384#" 1.93897
cap "a_35510_n402#" "EN" 87.5156
cap "a_20582_38#" "a_20482_n387#" 0.622982
cap "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_1" 20.7301
cap "a_38442_n384#" "gc[7]" 6.67512
cap "VDD" "a_43078_38#" 325.992
cap "a_11878_38#" "a_11738_158#" 1.09095
cap "a_n1462_n384#" "a_n1094_n387#" 1.93897
cap "VDD" "a_36494_158#" 560.472
cap "Q[3]" "a_13482_n384#" 1.01111
cap "a_55214_158#" "a_55458_n387#" 15.9495
cap "a_56694_n402#" "a_55558_38#" 0.0312492
cap "VDD" "a_23498_n384#" 422.498
cap "gc[9]" "EN" 443.837
cap "a_51782_38#" "a_50454_n402#" 24.0342
cap "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_13014_n402#" 0.0274252
cap "Q[4]" "a_19722_n384#" 1.01111
cap "a_52903_n425#" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 9.69547
cap "a_47990_n402#" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 1.15561
cap "gc[8]" "a_41750_n402#" 9.85113
cap "PHI_2" "a_7758_158#" 40.1085
cap "gc[5]" "EN" 443.837
cap "a_4778_n384#" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 0.711461
cap "PHI_1" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 13.6904
cap "gc[1]" "a_n702_n387#" 0.556976
cap "a_42938_158#" "a_43078_38#" 1.09095
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "Q[1]" 85.7476
cap "Q[2]" "PHI_1" 57.9751
cap "PHI_2" "a_49218_n387#" 0.45995
cap "a_23866_n387#" "PHI_2" 0.2689
cap "a_7962_158#" "EN" 3.68034
cap "a_32570_n387#" "a_32718_158#" 0.412744
cap "a_36838_38#" "PHI_1" 13.1403
cap "a_15463_n425#" "gc[3]" 1.12921
cap "a_11534_158#" "a_10550_n402#" 70.5524
cap "a_11018_n384#" "Q[2]" 362.033
cap "Q[8]" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 11.0178
cap "gc[9]" "a_48826_n387#" 0.309194
cap "a_18018_n387#" "PHI_2" 0.45995
cap "EN" "a_6774_n402#" 86.9424
cap "a_n1462_n384#" "a_534_n402#" 0.0220637
cap "a_57678_158#" "a_57530_158#" 0.457803
cap "a_30254_158#" "Q[5]" 15.5191
cap "a_57882_158#" "EN" 3.68034
cap "PHI_2" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 37.7349
cap "PHI_2" "a_13998_158#" 40.1085
cap "a_8102_38#" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 2.42459
cap "gc[3]" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 235.351
cap "VDD" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 426.353
cap "a_1862_38#" "Q[1]" 258.742
cap "PHI_2" "a_43078_38#" 32.0709
cap "gc[8]" "a_42586_n387#" 0.309194
cap "a_5146_n387#" "a_4778_n384#" 1.93897
cap "gc[2]" "a_4310_n402#" 9.85113
cap "a_13014_n402#" "EN" 86.9424
cap "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "Q[4]" 85.7476
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_29270_n402#" 0.631066
cap "gc[6]" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 334.724
cap "a_36494_158#" "PHI_2" 48.9451
cap "gc[8]" "a_44214_n402#" 9.85113
cap "PHI_2" "a_23498_n384#" 33.2144
cap "a_42218_n384#" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 0.711461
cap "VDD" "Q[4]" 563.262
cap "a_38810_158#" "EN" 1.01023
cap "a_32962_n387#" "EN" 5.78676
cap "EN" "a_50922_n384#" 51.2449
cap "a_n1462_n384#" "D_in" 361.547
cap "a_16790_n402#" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 1.15561
cap "Q[6]" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 11.0178
cap "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "Q[8]" 85.7476
cap "a_36838_38#" "a_35978_n384#" 8.87917
cap "a_48458_n384#" "EN" 51.0826
cap "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_55558_38#" 255.601
cap "a_55558_38#" "a_54230_n402#" 24.0342
cap "VDD" "a_1002_n384#" 422.448
cap "a_20582_38#" "PHI_1" 12.6069
cap "PHI_2" "a_57922_n387#" 0.45995
cap "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_11878_38#" 255.601
cap "a_32202_n384#" "PHI_1" 12.7656
cap "a_13850_158#" "PHI_1" 1.63773
cap "a_57678_158#" "Q[10]" 114.332
cap "VDD" "a_50454_n402#" 1036.07
cap "gc[2]" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 235.351
cap "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "EN" 204.147
cap "Q[7]" "gc[8]" 171.625
cap "a_4310_n402#" "Q[1]" 167.786
cap "gc[3]" "a_13482_n384#" 6.67512
cap "a_36838_38#" "a_37974_n402#" 0.0312492
cap "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_7758_158#" 1.4355
cap "Q[7]" "a_38442_n384#" 1.01111
cap "Q[8]" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 10.6753
cap "a_55066_n387#" "EN" 2.20111
cap "Q[5]" "a_29738_n384#" 362.033
cap "a_48826_n387#" "a_48458_n384#" 1.93897
cap "a_38442_n384#" "a_38958_158#" 300.534
cap "gc[8]" "a_45198_158#" 15.5253
cap "a_24258_n387#" "a_24358_38#" 0.622982
cap "VDD" "a_49178_158#" 15.0582
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_2" 37.7349
cap "PHI_2" "a_46663_n425#" 0.272964
cap "a_23866_n387#" "a_23498_n384#" 1.93897
cap "a_30254_158#" "a_30458_158#" 11.5072
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "gc[7]" 235.351
cap "gc[9]" "a_50922_n384#" 6.67512
cap "a_39162_158#" "gc[7]" 0.0123814
cap "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "Q[1]" 10.6753
cap "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_7610_n387#" 0.127528
cap "VDD" "a_32922_158#" 15.0582
cap "Q[4]" "PHI_2" 635.781
cap "a_24218_158#" "PHI_1" 5.33797
cap "a_2983_n425#" "Q[1]" 2.40703
cap "gc[9]" "a_48458_n384#" 6.67512
cap "gc[6]" "a_31734_n402#" 9.85113
cap "gc[2]" "a_5146_n387#" 0.309194
cap "VDD" "a_30254_158#" 560.472
cap "a_56694_n402#" "a_54698_n384#" 0.0220637
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_534_n402#" 166.893
cap "EN" "a_7610_158#" 1.01023
cap "EN" "a_11386_158#" 1.01023
cap "a_26330_n387#" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 0.127528
cap "a_30254_158#" "a_29270_n402#" 70.5524
cap "PHI_2" "a_1002_n384#" 73.9492
cap "a_20482_n387#" "EN" 5.78676
cap "a_55214_158#" "a_55558_38#" 578.45
cap "a_52903_n425#" "Q[9]" 2.40703
cap "Q[2]" "a_9223_n425#" 2.40703
cap "a_55418_158#" "a_55214_158#" 11.5072
cap "PHI_2" "a_50454_n402#" 601.194
cap "a_n602_38#" "gc[1]" 9.72014
cap "gc[9]" "a_55066_n387#" 0.0885516
cap "Q[10]" "a_58022_38#" 258.742
cap "gc[3]" "Q[2]" 171.625
cap "a_24358_38#" "a_25494_n402#" 0.0312492
cap "a_24014_158#" "PHI_1" 18.821
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "D_in" 10.6753
cap "a_5146_n387#" "Q[1]" 0.127528
cap "a_17774_158#" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 95.0125
cap "a_20442_158#" "PHI_1" 4.7684
cap "a_39302_38#" "a_39202_n387#" 0.622982
cap "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_1" 20.7301
cap "PHI_2" "a_49178_158#" 4.11442
cap "VDD" "gc[1]" 267.657
cap "a_n946_158#" "gc[1]" 13.287
cap "a_23866_n387#" "Q[4]" 0.127528
cap "a_n1462_n384#" "a_n1930_n402#" 305.277
cap "EN" "a_38810_n387#" 2.20029
cap "VDD" "a_29738_n384#" 422.498
cap "PHI_2" "a_32922_158#" 4.21834
cap "gc[10]" "a_57530_n387#" 0.309194
cap "Q[2]" "a_11878_38#" 2.42459
cap "gc[2]" "a_10550_n402#" 4.93201
cap "a_29270_n402#" "a_29738_n384#" 305.277
cap "a_11386_n387#" "PHI_2" 0.2689
cap "gc[8]" "a_45542_38#" 10.1354
cap "a_1518_158#" "PHI_1" 18.0387
cap "a_30254_158#" "PHI_2" 48.9451
cap "a_44214_n402#" "a_44682_n384#" 305.277
cap "gc[8]" "a_45442_n387#" 0.556976
cap "a_20238_158#" "a_20090_n387#" 0.412744
cap "a_54698_n384#" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 0.711461
cap "a_54698_n384#" "a_54230_n402#" 305.277
cap "a_23030_n402#" "a_25494_n402#" 0.0131275
cap "a_1370_158#" "PHI_1" 1.63773
cap "a_1722_158#" "gc[1]" 0.0123814
cap "a_20238_158#" "a_19254_n402#" 70.5524
cap "Q[3]" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 85.7476
cap "a_17258_n384#" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 0.711461
cap "Q[6]" "PHI_1" 57.9751
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "Q[7]" 11.0178
cap "a_47990_n402#" "EN" 87.5156
cap "gc[6]" "a_33062_38#" 10.1354
cap "a_39302_38#" "gc[7]" 10.1354
cap "Q[4]" "a_23498_n384#" 362.033
cap "VDD" "a_16790_n402#" 1000.28
cap "EN" "PHI_1" 590.89
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_38958_158#" 15.3633
cap "a_26330_n387#" "a_25962_n384#" 1.93897
cap "a_56694_n402#" "Q[10]" 2.24809
cap "PHI_2" "a_55458_n387#" 0.45995
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "Q[1]" 11.0178
cap "a_39162_158#" "a_38958_158#" 11.5072
cap "a_32202_n384#" "a_32718_158#" 300.534
cap "EN" "a_11018_n384#" 51.0826
cap "PHI_2" "gc[1]" 310.846
cap "PHI_2" "a_29738_n384#" 33.2144
cap "a_44682_n384#" "a_45198_158#" 300.534
cap "VDD" "gc[7]" 267.657
cap "VDD" "a_5146_158#" 4.91015
cap "a_57162_n384#" "a_57530_n387#" 1.93897
cap "Q[10]" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 85.3703
cap "Q[6]" "a_35978_n384#" 362.033
cap "PHI_2" "a_39202_n387#" 0.45995
cap "a_30598_38#" "a_31734_n402#" 0.0312492
cap "VDD" "a_41750_n402#" 1000.28
cap "Q[3]" "EN" 512.997
cap "a_55214_158#" "a_54698_n384#" 300.534
cap "gc[9]" "a_47990_n402#" 9.85113
cap "a_35510_n402#" "PHI_1" 701.408
cap "a_35978_n384#" "EN" 51.0826
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_n1930_n402#" 1.15561
cap "Q[9]" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 11.0178
cap "gc[9]" "PHI_1" 10.235
cap "VDD" "a_7242_n384#" 422.448
cap "a_16790_n402#" "PHI_2" 27.6193
cap "a_55066_158#" "a_55214_158#" 0.457803
cap "gc[5]" "PHI_1" 10.235
cap "VDD" "a_24358_38#" 325.992
cap "a_37974_n402#" "EN" 86.9424
cap "a_7962_158#" "PHI_1" 4.7684
cap "PHI_2" "a_34183_n425#" 0.272964
cap "a_51782_38#" "a_51438_158#" 578.45
cap "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "Q[10]" 11.0178
cap "a_17626_n387#" "Q[3]" 0.127528
cap "Q[8]" "EN" 512.997
cap "gc[3]" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 334.724
cap "a_20238_158#" "gc[4]" 15.5253
cap "a_20582_38#" "a_19254_n402#" 24.0342
cap "VDD" "a_55558_38#" 325.992
cap "PHI_2" "gc[7]" 310.846
cap "gc[3]" "a_11778_n387#" 0.556976
cap "a_5146_158#" "PHI_2" 0.788786
cap "VDD" "a_55418_158#" 15.0582
cap "a_6774_n402#" "PHI_1" 17.3317
cap "VDD" "a_17774_158#" 560.472
cap "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_10550_n402#" 1.15561
cap "Q[7]" "a_39302_38#" 258.742
cap "a_35978_n384#" "a_35510_n402#" 305.277
cap "gc[10]" "EN" 439.703
cap "VDD" "a_44214_n402#" 1036.07
cap "a_57882_158#" "PHI_1" 4.7684
cap "Q[2]" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 11.0178
cap "a_5146_158#" "a_5294_158#" 0.457803
cap "a_45542_38#" "a_44682_n384#" 8.87917
cap "a_30106_n387#" "gc[6]" 0.309194
cap "EN" "a_n742_158#" 3.68034
cap "PHI_2" "a_41750_n402#" 27.6193
cap "a_39302_38#" "a_38958_158#" 578.45
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_1370_n387#" 0.127528
cap "a_42734_158#" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 95.0125
cap "a_13014_n402#" "PHI_1" 17.3317
cap "a_48826_n387#" "Q[8]" 0.127528
cap "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_23030_n402#" 0.631066
cap "a_35510_n402#" "a_37974_n402#" 0.0131275
cap "EN" "a_42218_n384#" 51.0826
cap "a_11778_n387#" "a_11878_38#" 0.622982
cap "PHI_2" "a_7242_n384#" 73.9492
cap "a_38810_158#" "PHI_1" 1.63773
cap "a_45402_158#" "a_45198_158#" 11.5072
cap "a_48458_n384#" "a_47990_n402#" 305.277
cap "VDD" "a_23030_n402#" 1000.28
cap "a_13014_n402#" "a_11018_n384#" 0.0220637
cap "PHI_1" "a_50922_n384#" 12.7656
cap "VDD" "Q[7]" 563.262
cap "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "EN" 652.712
cap "a_48458_n384#" "PHI_1" 53.3033
cap "PHI_2" "a_24358_38#" 32.0709
cap "EN" "a_9223_n425#" 3.9848
cap "gc[9]" "Q[8]" 171.625
cap "VDD" "a_38958_158#" 551.365
cap "gc[3]" "EN" 443.837
cap "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "PHI_1" 13.6904
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "EN" 652.712
cap "VDD" "a_17258_n384#" 422.498
cap "Q[6]" "a_32718_158#" 114.332
cap "gc[9]" "gc[10]" 10.492
cap "PHI_2" "a_55558_38#" 32.0709
cap "VDD" "a_45198_158#" 551.365
cap "a_32202_n384#" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0330438
cap "a_14242_n387#" "a_14342_38#" 0.622982
cap "a_55418_158#" "PHI_2" 4.11442
cap "a_48974_158#" "a_48826_158#" 0.457803
cap "Q[3]" "a_13014_n402#" 2.24809
cap "a_17774_158#" "PHI_2" 48.9451
cap "PHI_2" "a_42586_n387#" 0.2689
cap "VDD" "a_11534_158#" 560.472
cap "a_32718_158#" "EN" 114.426
cap "PHI_2" "a_44214_n402#" 601.194
cap "VDD" "a_51438_158#" 551.365
cap "a_57162_n384#" "EN" 51.2449
cap "a_7758_158#" "a_7242_n384#" 300.534
cap "a_57678_158#" "a_57530_n387#" 0.412744
cap "a_n1094_158#" "a_n946_158#" 0.457803
cap "a_1518_158#" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 1.4355
cap "a_36838_38#" "a_36698_158#" 1.09095
cap "VDD" "a_n1094_158#" 4.91015
cap "EN" "a_11878_38#" 51.2387
cap "a_17626_n387#" "gc[3]" 0.0885516
cap "a_20582_38#" "gc[4]" 10.1354
cap "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "gc[9]" 334.724
cap "a_36494_158#" "gc[7]" 13.287
cap "a_23030_n402#" "PHI_2" 27.6193
cap "a_4778_n384#" "a_5638_38#" 8.87917
cap "PHI_2" "Q[7]" 635.781
cap "a_57882_158#" "gc[10]" 0.0123814
cap "a_7610_158#" "PHI_1" 1.63773
cap "gc[1]" "a_1002_n384#" 6.67512
cap "PHI_1" "a_11386_158#" 2.006
cap "a_41750_n402#" "a_43078_38#" 24.0342
cap "a_45402_158#" "a_45542_38#" 1.09095
cap "a_13850_n387#" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 0.127528
cap "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_7242_n384#" 0.0330438
cap "a_10550_n402#" "Q[2]" 167.786
cap "PHI_2" "a_38958_158#" 40.1085
cap "a_11018_n384#" "a_11386_158#" 2.941
cap "a_n1094_n387#" "a_n946_158#" 0.412744
cap "a_1862_38#" "a_1518_158#" 578.45
cap "EN" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 652.712
cap "a_17258_n384#" "PHI_2" 33.2144
cap "a_26478_158#" "a_26330_n387#" 0.412744
cap "a_48458_n384#" "Q[8]" 362.033
cap "PHI_2" "a_45198_158#" 40.1085
cap "a_20090_n387#" "EN" 2.20029
cap "a_32202_n384#" "a_31734_n402#" 305.277
cap "VDD" "a_54698_n384#" 422.498
cap "Q[5]" "gc[6]" 171.625
cap "a_27943_n425#" "EN" 3.9848
cap "a_n602_38#" "a_534_n402#" 0.0312492
cap "PHI_2" "a_11534_158#" 48.9451
cap "a_17774_158#" "a_18018_n387#" 15.9495
cap "PHI_2" "a_51438_158#" 40.1085
cap "gc[8]" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 235.351
cap "a_24358_38#" "a_23498_n384#" 8.87917
cap "VDD" "a_45542_38#" 325.992
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_24014_158#" 95.0125
cap "PHI_2" "a_n1094_158#" 0.788786
cap "VDD" "a_55066_158#" 4.91015
cap "a_19254_n402#" "EN" 86.9424
cap "PHI_2" "a_36346_n387#" 0.2689
cap "VDD" "a_17626_158#" 4.91015
cap "PHI_2" "a_8002_n387#" 0.45995
cap "a_13850_n387#" "a_13482_n384#" 1.93897
cap "a_42734_158#" "a_42978_n387#" 15.9495
cap "EN" "a_1862_38#" 52.2033
cap "a_55066_n387#" "gc[10]" 0.309194
cap "a_n602_38#" "D_in" 2.42459
cap "VDD" "a_4778_n384#" 422.498
cap "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_50922_n384#" 0.0330438
cap "a_30254_158#" "a_29738_n384#" 300.534
cap "a_45050_158#" "a_44682_n384#" 2.941
cap "a_44214_n402#" "a_43078_38#" 0.0312492
cap "a_n946_158#" "a_534_n402#" 2.68185
cap "gc[3]" "a_13014_n402#" 9.85113
cap "VDD" "a_534_n402#" 1036.07
cap "VDD" "a_49318_38#" 325.992
cap "PHI_2" "a_30498_n387#" 0.45995
cap "gc[2]" "a_5638_38#" 9.72014
cap "gc[8]" "a_45050_n387#" 0.309194
cap "a_14342_38#" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 2.42459
cap "gc[8]" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 334.724
cap "a_36346_158#" "EN" 1.01023
cap "Q[9]" "EN" 512.997
cap "PHI_2" "a_n1094_n387#" 0.2689
cap "a_20442_158#" "gc[4]" 0.0123814
cap "a_47990_n402#" "PHI_1" 701.408
cap "Q[7]" "a_43078_38#" 2.42459
cap "a_n946_158#" "D_in" 15.3757
cap "VDD" "a_57530_158#" 4.91015
cap "VDD" "D_in" 183.075
cap "a_23030_n402#" "a_23498_n384#" 305.277
cap "gc[5]" "a_27943_n425#" 1.12921
cap "a_1762_n387#" "a_1862_38#" 0.622982
cap "a_32962_n387#" "a_32718_158#" 15.9495
cap "PHI_2" "a_54698_n384#" 33.2144
cap "a_4310_n402#" "EN" 87.5156
cap "VDD" "a_30106_158#" 4.91015
cap "VDD" "a_8102_38#" 325.992
cap "a_13014_n402#" "a_11878_38#" 0.0312492
cap "Q[6]" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 85.7476
cap "a_7758_158#" "a_8002_n387#" 15.9495
cap "Q[4]" "a_24358_38#" 2.42459
cap "PHI_2" "a_45542_38#" 31.7446
cap "gc[6]" "a_30458_158#" 0.0123814
cap "a_5638_38#" "Q[1]" 2.42459
cap "a_11018_n384#" "PHI_1" 53.3033
cap "PHI_2" "a_45442_n387#" 0.45995
cap "PHI_2" "a_55066_158#" 0.788786
cap "a_51642_158#" "a_51782_38#" 1.09095
cap "a_32718_158#" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 15.3633
cap "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "EN" 652.712
cap "EN" "a_40423_n425#" 3.9848
cap "a_17626_158#" "PHI_2" 0.788786
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "EN" 204.147
cap "VDD" "gc[6]" 267.657
cap "a_57678_158#" "EN" 114.426
cap "PHI_2" "a_4778_n384#" 33.2144
cap "a_32202_n384#" "a_33062_38#" 8.87917
cap "EN" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 204.147
cap "a_14342_38#" "a_13482_n384#" 8.87917
cap "a_29270_n402#" "gc[6]" 9.85113
cap "PHI_2" "a_534_n402#" 601.194
cap "a_2983_n425#" "EN" 3.9848
cap "a_51782_38#" "a_51682_n387#" 0.622982
cap "PHI_2" "a_49318_38#" 32.0709
cap "a_4778_n384#" "a_5294_158#" 300.534
cap "VDD" "gc[2]" 267.657
cap "VDD" "Q[10]" 381.757
cap "Q[9]" "gc[9]" 224.179
cap "a_n1462_n384#" "EN" 51.0735
cap "Q[3]" "PHI_1" 57.9751
cap "a_18118_38#" "EN" 51.2387
cap "gc[4]" "EN" 443.837
cap "a_36494_158#" "a_36346_n387#" 0.412744
cap "a_35978_n384#" "PHI_1" 53.3033
cap "PHI_2" "a_57530_158#" 0.894075
cap "PHI_2" "D_in" 341.491
cap "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_35510_n402#" 0.631066
cap "a_30106_158#" "PHI_2" 0.788786
cap "a_23030_n402#" "Q[4]" 167.786
cap "PHI_2" "a_8102_38#" 31.7446
cap "Q[10]" "a_59143_n425#" 2.40703
cap "Q[6]" "a_31734_n402#" 2.24809
cap "a_5146_n387#" "EN" 2.20111
cap "VDD" "Q[1]" 563.262
cap "a_37974_n402#" "PHI_1" 17.3317
cap "gc[8]" "a_42978_n387#" 0.556976
cap "a_47990_n402#" "Q[8]" 167.786
cap "a_30598_38#" "Q[5]" 2.42459
cap "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_44682_n384#" 361.625
cap "gc[2]" "a_5538_n387#" 0.556976
cap "a_n602_38#" "a_n1930_n402#" 24.0342
cap "VDD" "a_11738_158#" 15.0582
cap "a_31734_n402#" "EN" 86.9424
cap "gc[5]" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 235.351
cap "Q[8]" "PHI_1" 57.9751
cap "a_17626_n387#" "gc[4]" 0.309194
cap "a_20238_158#" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 15.3633
cap "VDD" "a_23866_158#" 4.91015
cap "a_4310_n402#" "a_6774_n402#" 0.0131275
cap "PHI_2" "gc[6]" 310.846
cap "a_49218_n387#" "a_49318_38#" 0.622982
cap "a_5498_158#" "a_5638_38#" 1.09095
cap "a_26722_n387#" "a_26478_158#" 15.9495
cap "a_36698_158#" "EN" 3.68034
cap "VDD" "a_45050_158#" 4.91015
cap "a_58022_38#" "EN" 52.2033
cap "gc[10]" "PHI_1" 8.45871
cap "PHI_2" "Q[10]" 320.187
cap "PHI_2" "gc[2]" 310.846
cap "VDD" "a_51642_158#" 15.0582
cap "VDD" "a_48974_158#" 560.472
cap "a_n742_158#" "PHI_1" 5.33797
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_1518_158#" 15.3633
cap "gc[7]" "a_39202_n387#" 0.556976
cap "Q[9]" "a_50922_n384#" 1.01111
cap "gc[2]" "a_5294_158#" 13.287
cap "a_8102_38#" "a_7758_158#" 578.45
cap "gc[5]" "gc[4]" 10.492
cap "a_42734_158#" "EN" 110.553
cap "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_57530_n387#" 0.127528
cap "VDD" "a_n1930_n402#" 997.455
cap "a_n946_158#" "a_n1930_n402#" 70.5524
cap "a_14242_n387#" "PHI_2" 0.45995
cap "a_45050_n387#" "a_44682_n384#" 1.93897
cap "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_6774_n402#" 166.893
cap "a_25962_n384#" "EN" 51.2449
cap "a_35978_n384#" "a_37974_n402#" 0.0220637
cap "PHI_1" "a_42218_n384#" 53.3033
cap "a_57678_158#" "a_57882_158#" 11.5072
cap "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_44682_n384#" 0.0330438
cap "a_50454_n402#" "a_51438_158#" 70.5524
cap "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_1" 20.7301
cap "EN" "a_10550_n402#" 87.5156
cap "PHI_2" "a_7610_n387#" 0.2689
cap "PHI_2" "Q[1]" 635.781
cap "Q[9]" "a_55066_n387#" 0.127528
cap "a_55558_38#" "a_55458_n387#" 0.622982
cap "a_17978_158#" "EN" 3.68034
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "EN" 204.147
cap "gc[3]" "PHI_1" 10.235
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_1" 20.7301
cap "PHI_2" "a_11738_158#" 4.11442
cap "a_5294_158#" "Q[1]" 15.5191
cap "gc[2]" "a_7758_158#" 15.5253
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_36838_38#" 255.601
cap "PHI_2" "a_23866_158#" 0.788786
cap "gc[3]" "a_11018_n384#" 6.67512
cap "a_30598_38#" "a_30458_158#" 1.09095
cap "VDD" "a_5498_158#" 15.0582
cap "a_26330_n387#" "PHI_2" 0.2689
cap "PHI_2" "a_45050_158#" 0.894075
cap "Q[6]" "a_33062_38#" 258.742
cap "a_32718_158#" "PHI_1" 18.0387
cap "a_51642_158#" "PHI_2" 4.21834
cap "a_57162_n384#" "PHI_1" 12.7656
cap "VDD" "a_30598_38#" 325.992
cap "a_11386_n387#" "a_11534_158#" 0.412744
cap "PHI_2" "a_48974_158#" 48.9451
cap "VDD" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 342.373
cap "a_30598_38#" "a_29270_n402#" 24.0342
cap "EN" "a_42586_158#" 1.01023
cap "a_56694_n402#" "EN" 86.9424
cap "a_41750_n402#" "gc[7]" 4.93201
cap "PHI_1" "a_11878_38#" 13.1403
cap "PHI_2" "a_n1930_n402#" 27.2344
cap "gc[5]" "a_25962_n384#" 6.67512
cap "a_33062_38#" "EN" 52.2033
cap "PHI_2" "a_51682_n387#" 0.45995
cap "a_20582_38#" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 2.42459
cap "a_7758_158#" "a_7610_n387#" 0.412744
cap "a_11018_n384#" "a_11878_38#" 8.87917
cap "gc[2]" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 334.724
cap "a_20238_158#" "a_19722_n384#" 300.534
cap "gc[3]" "Q[3]" 224.179
cap "PHI_2" "a_32570_n387#" 0.2689
cap "a_26722_n387#" "a_26822_38#" 0.622982
cap "a_51782_38#" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 2.42459
cap "a_57882_158#" "a_58022_38#" 1.09095
cap "a_14242_n387#" "a_13998_158#" 15.9495
cap "a_17774_158#" "a_16790_n402#" 70.5524
cap "a_52903_n425#" "PHI_2" 0.272964
cap "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "EN" 652.712
cap "a_30254_158#" "a_30498_n387#" 15.9495
cap "VDD" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 342.373
cap "a_1002_n384#" "a_534_n402#" 305.277
cap "a_15463_n425#" "PHI_2" 0.272964
cap "a_26330_158#" "EN" 1.01023
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_1" 20.7301
cap "a_5498_158#" "PHI_2" 4.11442
cap "VDD" "a_13482_n384#" 422.448
cap "a_37974_n402#" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0274252
cap "a_50454_n402#" "a_49318_38#" 0.0312492
cap "a_49218_n387#" "a_48974_158#" 15.9495
cap "a_38958_158#" "a_39202_n387#" 15.9495
cap "a_5498_158#" "a_5294_158#" 11.5072
cap "gc[8]" "EN" 443.837
cap "a_31734_n402#" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 166.893
cap "a_42586_n387#" "gc[7]" 0.0885516
cap "a_21703_n425#" "EN" 3.9848
cap "a_30598_38#" "PHI_2" 32.0709
cap "PHI_2" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 454.128
cap "a_38442_n384#" "EN" 51.2449
cap "PHI_2" "a_1370_n387#" 0.2689
cap "a_24258_n387#" "a_24014_158#" 15.9495
cap "a_19254_n402#" "PHI_1" 17.3317
cap "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_20238_158#" 1.4355
cap "a_13850_n387#" "EN" 2.20029
cap "a_13014_n402#" "a_10550_n402#" 0.0131275
cap "VDD" "a_20238_158#" 551.365
cap "VDD" "a_51290_158#" 4.91015
cap "a_20482_n387#" "gc[4]" 0.556976
cap "a_23866_158#" "a_23498_n384#" 2.941
cap "a_41750_n402#" "a_44214_n402#" 0.0131275
cap "a_1862_38#" "PHI_1" 12.6069
cap "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "EN" 204.147
cap "a_49318_38#" "a_49178_158#" 1.09095
cap "a_17258_n384#" "a_16790_n402#" 305.277
cap "a_54230_n402#" "EN" 87.5156
cap "VDD" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 426.353
cap "a_48826_n387#" "gc[8]" 0.0885516
cap "a_48826_158#" "EN" 1.01023
cap "Q[7]" "gc[7]" 224.179
cap "a_57162_n384#" "gc[10]" 6.67512
cap "a_n1094_n387#" "gc[1]" 0.309194
cap "a_38958_158#" "gc[7]" 15.5253
cap "a_36346_158#" "PHI_1" 2.006
cap "Q[9]" "PHI_1" 57.9751
cap "PHI_2" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 454.128
cap "VDD" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 342.373
cap "PHI_2" "a_13482_n384#" 73.9492
cap "Q[7]" "a_41750_n402#" 167.786
cap "gc[9]" "gc[8]" 10.492
cap "a_20238_158#" "a_20090_158#" 0.457803
cap "VDD" "Q[2]" 563.262
cap "a_20582_38#" "a_19722_n384#" 8.87917
cap "a_24014_158#" "a_25494_n402#" 2.68185
cap "VDD" "a_36838_38#" 325.992
cap "a_4310_n402#" "PHI_1" 701.408
cap "a_55418_158#" "a_55558_38#" 1.09095
cap "a_30106_n387#" "EN" 2.20111
cap "a_30106_158#" "a_30254_158#" 0.457803
cap "a_32962_n387#" "a_33062_38#" 0.622982
cap "a_23030_n402#" "a_24358_38#" 24.0342
cap "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_1" 20.7301
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "PHI_1" 13.6904
cap "a_4778_n384#" "gc[1]" 0.80366
cap "a_24258_n387#" "EN" 5.76921
cap "gc[9]" "a_54230_n402#" 4.93201
cap "a_14342_38#" "EN" 52.2033
cap "a_20238_158#" "PHI_2" 40.1085
cap "gc[7]" "a_36346_n387#" 0.309194
cap "PHI_2" "a_45050_n387#" 0.2689
cap "PHI_2" "a_51290_158#" 0.894075
cap "a_57678_158#" "PHI_1" 18.0387
cap "gc[6]" "a_32922_158#" 0.0123814
cap "gc[1]" "a_534_n402#" 9.85113
cap "Q[1]" "a_1002_n384#" 1.01111
cap "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "PHI_1" 13.6904
cap "gc[3]" "a_11878_38#" 9.72014
cap "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_13998_158#" 15.3633
cap "PHI_2" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 37.7349
cap "a_33062_38#" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 2.42459
cap "a_55214_158#" "EN" 110.553
cap "a_30254_158#" "gc[6]" 13.287
cap "a_35978_n384#" "a_36346_158#" 2.941
cap "a_26722_n387#" "PHI_2" 0.45995
cap "a_26478_158#" "EN" 114.426
cap "EN" "a_n702_n387#" 5.76638
cap "Q[7]" "a_42586_n387#" 0.127528
cap "a_32202_n384#" "a_32570_158#" 2.941
cap "a_11386_n387#" "gc[2]" 0.0885516
cap "a_18118_38#" "PHI_1" 13.1403
cap "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "EN" 204.147
cap "a_n1462_n384#" "PHI_1" 53.3033
cap "gc[4]" "PHI_1" 10.235
cap "PHI_2" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 454.128
cap "VDD" "a_20582_38#" 325.992
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "Q[6]" 10.6753
cap "VDD" "a_13850_158#" 4.91015
cap "VDD" "a_32202_n384#" 422.448
cap "gc[1]" "D_in" 171.625
cap "PHI_2" "Q[2]" 635.781
cap "PHI_2" "a_51290_n387#" 0.2689
cap "a_17258_n384#" "a_17774_158#" 300.534
cap "a_36838_38#" "PHI_2" 32.0709
cap "a_30106_158#" "a_29738_n384#" 2.941
cap "a_30106_n387#" "gc[5]" 0.0885516
cap "a_38810_158#" "a_38442_n384#" 2.941
cap "a_25494_n402#" "EN" 86.9424
cap "a_48458_n384#" "gc[8]" 0.80366
cap "a_48974_158#" "a_50454_n402#" 2.68185
cap "a_44214_n402#" "a_45198_158#" 70.5524
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "EN" 204.147
cap "a_13998_158#" "a_13482_n384#" 300.534
cap "a_39162_158#" "EN" 3.68034
cap "EN" "a_44682_n384#" 51.2449
cap "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_43078_38#" 255.601
cap "gc[5]" "a_24258_n387#" 0.556976
cap "Q[9]" "gc[10]" 171.625
cap "a_31734_n402#" "PHI_1" 17.3317
cap "gc[6]" "a_29738_n384#" 6.67512
cap "Q[7]" "a_38958_158#" 114.332
cap "a_18118_38#" "Q[3]" 2.42459
cap "Q[3]" "gc[4]" 171.625
cap "gc[2]" "gc[1]" 10.492
cap "a_5146_158#" "a_4778_n384#" 2.941
cap "a_36698_158#" "PHI_1" 5.33797
cap "a_48974_158#" "a_49178_158#" 11.5072
cap "a_58022_38#" "PHI_1" 12.6069
cap "a_48458_n384#" "a_48826_158#" 2.941
cap "PHI_2" "a_36738_n387#" 0.45995
cap "gc[5]" "a_26478_158#" 15.5253
cap "VDD" "a_24218_158#" 15.0582
cap "a_7758_158#" "Q[2]" 114.332
cap "a_42734_158#" "PHI_1" 18.821
cap "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "Q[9]" 85.7476
cap "a_25962_n384#" "PHI_1" 12.7656
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_35510_n402#" 1.15561
cap "a_14202_158#" "EN" 3.68034
cap "a_20582_38#" "PHI_2" 31.7446
cap "Q[5]" "EN" 512.997
cap "PHI_2" "a_42978_n387#" 0.45995
cap "a_13850_158#" "PHI_2" 0.894075
cap "a_57678_158#" "gc[10]" 15.5253
cap "PHI_2" "a_32202_n384#" 73.9492
cap "a_51782_38#" "EN" 52.2033
cap "gc[5]" "a_25494_n402#" 9.85113
cap "a_1370_n387#" "a_1002_n384#" 1.93897
cap "a_54698_n384#" "a_55558_38#" 8.87917
cap "gc[1]" "Q[1]" 224.179
cap "a_10550_n402#" "PHI_1" 701.408
cap "PHI_2" "a_57530_n387#" 0.2689
cap "a_14342_38#" "a_13014_n402#" 24.0342
cap "a_26822_38#" "EN" 52.2033
cap "VDD" "a_24014_158#" 560.472
cap "a_11018_n384#" "a_10550_n402#" 305.277
cap "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "Q[2]" 85.7476
cap "a_17978_158#" "PHI_1" 5.33797
cap "a_34183_n425#" "gc[6]" 1.12921
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "PHI_1" 13.6904
cap "a_19722_n384#" "EN" 51.2449
cap "EN" "a_5638_38#" 51.2387
cap "VDD" "a_20442_158#" 15.0582
cap "VDD" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 426.353
cap "a_45542_38#" "a_44214_n402#" 24.0342
cap "gc[6]" "gc[7]" 10.492
cap "a_17626_158#" "a_17774_158#" 0.457803
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_40423_n425#" 9.69547
cap "a_36838_38#" "a_36494_158#" 578.45
cap "a_8102_38#" "a_7242_n384#" 8.87917
cap "PHI_2" "a_24218_158#" 4.11442
cap "VDD" "a_1518_158#" 551.365
cap "PHI_1" "a_42586_158#" 2.006
cap "gc[1]" "a_n1930_n402#" 9.85113
cap "a_30598_38#" "a_30254_158#" 578.45
cap "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_32718_158#" 1.4355
cap "a_56694_n402#" "PHI_1" 17.3317
cap "a_n602_38#" "EN" 51.2387
cap "gc[9]" "a_51782_38#" 10.1354
cap "a_33062_38#" "PHI_1" 12.6069
cap "a_39302_38#" "EN" 52.2033
cap "a_45402_158#" "EN" 3.68034
cap "gc[5]" "Q[5]" 224.179
cap "a_20238_158#" "Q[4]" 114.332
cap "a_55214_158#" "a_55066_n387#" 0.412744
cap "a_38442_n384#" "a_38810_n387#" 1.93897
cap "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_46663_n425#" 9.69547
cap "a_57162_n384#" "a_57678_158#" 300.534
cap "gc[3]" "gc[4]" 10.492
cap "VDD" "a_1370_158#" 4.91015
cap "gc[10]" "a_58022_38#" 10.1354
cap "VDD" "Q[6]" 563.262
cap "a_32570_158#" "EN" 1.01023
cap "a_30458_158#" "EN" 3.68034
cap "gc[5]" "a_26822_38#" 10.1354
cap "a_36494_158#" "a_36738_n387#" 15.9495
cap "gc[2]" "a_7242_n384#" 6.67512
cap "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "EN" 652.712
cap "PHI_2" "a_24014_158#" 48.9451
cap "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_1" 16.3598
cap "a_13850_158#" "a_13998_158#" 0.457803
cap "a_45542_38#" "a_45198_158#" 578.45
cap "a_1722_158#" "a_1518_158#" 11.5072
cap "VDD" "EN" 3514.64
cap "EN" "a_n946_158#" 110.549
cap "a_4310_n402#" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.631066
cap "a_17626_158#" "a_17258_n384#" 2.941
cap "a_45442_n387#" "a_45198_158#" 15.9495
cap "a_26330_158#" "PHI_1" 1.63773
cap "a_20442_158#" "PHI_2" 4.21834
cap "a_42978_n387#" "a_43078_38#" 0.622982
cap "PHI_2" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 37.7349
cap "a_29270_n402#" "EN" 87.5156
cap "a_11778_n387#" "PHI_2" 0.45995
cap "gc[8]" "a_47990_n402#" 4.93201
cap "gc[8]" "PHI_1" 10.235
cap "a_42734_158#" "a_42218_n384#" 300.534
cap "a_30598_38#" "a_29738_n384#" 8.87917
cap "a_26682_158#" "EN" 3.68034
cap "EN" "a_42938_158#" 3.68034
cap "PHI_2" "a_1518_158#" 40.1085
cap "a_38442_n384#" "PHI_1" 12.7656
cap "a_1370_n387#" "gc[1]" 0.309194
cap "a_7242_n384#" "a_7610_n387#" 1.93897
cap "a_5638_38#" "a_6774_n402#" 0.0312492
cap "EN" "a_59143_n425#" 3.9848
cap "a_50454_n402#" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 166.893
cap "a_20090_158#" "EN" 1.01023
cap "a_2983_n425#" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 9.69547
cap "a_51782_38#" "a_50922_n384#" 8.87917
cap "a_31734_n402#" "a_32718_158#" 70.5524
cap "EN" "a_1722_158#" 3.68034
cap "EN" "a_5538_n387#" 5.76921
cap "VDD" "a_35510_n402#" 1000.28
cap "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "PHI_1" 13.6904
cap "a_54230_n402#" "PHI_1" 701.408
cap "PHI_2" "a_1370_158#" 0.894075
cap "Q[6]" "PHI_2" 635.781
cap "a_48826_158#" "PHI_1" 2.006
cap "a_23866_n387#" "a_24014_158#" 0.412744
cap "Q[5]" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 10.6753
cap "VDD" "gc[9]" 267.657
cap "a_57162_n384#" "a_58022_38#" 8.87917
cap "a_20090_n387#" "gc[4]" 0.309194
cap "VDD" "gc[5]" 267.657
cap "a_56694_n402#" "gc[10]" 9.85113
cap "PHI_2" "EN" 1353.56
cap "gc[3]" "a_10550_n402#" 9.85113
cap "gc[5]" "a_29270_n402#" 4.93201
cap "a_55066_158#" "a_54698_n384#" 2.941
cap "a_20582_38#" "Q[4]" 258.742
cap "VDD" "a_7962_158#" 15.0582
cap "a_5294_158#" "EN" 110.553
cap "a_18118_38#" "a_19254_n402#" 0.0312492
cap "a_19254_n402#" "gc[4]" 9.85113
cap "a_42218_n384#" "a_42586_158#" 2.941
cap "a_11386_n387#" "Q[2]" 0.127528
cap "a_8102_38#" "a_8002_n387#" 0.622982
cap "gc[5]" "a_26682_158#" 0.0123814
cap "a_45542_38#" "a_45442_n387#" 0.622982
cap "VDD" "a_6774_n402#" 1036.07
cap "gc[10]" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 334.724
cap "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_13998_158#" 1.4355
cap "a_24014_158#" "a_23498_n384#" 300.534
cap "PHI_2" "a_48826_n387#" 0.2689
cap "a_37974_n402#" "a_38442_n384#" 305.277
cap "a_10550_n402#" "a_11878_38#" 24.0342
cap "VDD" "a_57882_158#" 15.0582
cap "a_17626_n387#" "PHI_2" 0.2689
cap "PHI_2" "a_1762_n387#" 0.45995
cap "gc[8]" "Q[8]" 224.179
cap "gc[6]" "a_36346_n387#" 0.0885516
cap "a_4310_n402#" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 1.15561
cap "a_14342_38#" "PHI_1" 12.6069
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_38810_n387#" 0.127528
cap "a_n1094_n387#" "D_in" 0.127528
cap "PHI_2" "a_35510_n402#" 27.6193
cap "VDD" "a_13014_n402#" 1036.07
cap "a_7758_158#" "EN" 114.426
cap "a_55214_158#" "PHI_1" 18.821
cap "gc[2]" "a_8002_n387#" 0.556976
cap "VDD" "a_38810_158#" 4.91015
cap "PHI_2" "gc[9]" 310.846
cap "a_26478_158#" "PHI_1" 18.0387
cap "a_49218_n387#" "EN" 5.76921
cap "a_23866_n387#" "EN" 2.20111
cap "gc[6]" "a_30498_n387#" 0.556976
cap "VDD" "a_50922_n384#" 422.448
cap "gc[5]" "PHI_2" 310.846
cap "a_33062_38#" "a_32718_158#" 578.45
cap "VDD" "a_48458_n384#" 422.498
cap "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "PHI_1" 13.6904
cap "a_18018_n387#" "EN" 5.76921
cap "a_57162_n384#" "a_56694_n402#" 305.277
cap "gc[8]" "a_42218_n384#" 6.67512
cap "PHI_2" "a_7962_158#" 4.21834
cap "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "gc[10]" 235.351
cap "gc[10]" "a_54230_n402#" 9.85113
cap "VDD" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 342.373
cap "a_36494_158#" "Q[6]" 15.5191
cap "a_14342_38#" "Q[3]" 258.742
cap "a_11534_158#" "a_11738_158#" 11.5072
cap "EN" "a_13998_158#" 114.426
cap "a_25494_n402#" "PHI_1" 17.3317
cap "a_45050_158#" "a_45198_158#" 0.457803
cap "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "EN" 652.712
cap "a_29270_n402#" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 1.15561
cap "PHI_2" "a_6774_n402#" 601.194
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "PHI_1" 13.6904
cap "a_41750_n402#" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 1.15561
cap "a_39162_158#" "PHI_1" 4.7684
cap "Q[4]" "a_24014_158#" 15.5191
cap "a_57162_n384#" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0330438
cap "PHI_1" "a_44682_n384#" 12.7656
cap "EN" "a_43078_38#" 51.2387
cap "a_36494_158#" "EN" 110.553
cap "PHI_2" "a_57882_158#" 4.21834
cap "a_23498_n384#" "EN" 51.0826
cap "a_5294_158#" "a_6774_n402#" 2.68185
cap "a_51642_158#" "a_51438_158#" 11.5072
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_38442_n384#" 0.0330438
cap "a_13850_n387#" "gc[3]" 0.309194
cap "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "Q[3]" 10.6753
cap "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_54230_n402#" 0.631066
cap "gc[9]" "a_49218_n387#" 0.556976
cap "PHI_2" "a_13014_n402#" 601.194
cap "a_18118_38#" "gc[4]" 9.72014
cap "a_31734_n402#" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.0274252
cap "gc[5]" "a_23866_n387#" 0.309194
cap "PHI_2" "a_38810_158#" 0.894075
cap "a_57922_n387#" "EN" 5.78676
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_1862_38#" 2.42459
cap "a_51682_n387#" "a_51438_158#" 15.9495
cap "PHI_2" "a_50922_n384#" 73.9492
cap "a_32962_n387#" "PHI_2" 0.45995
cap "a_7962_158#" "a_7758_158#" 11.5072
cap "gc[2]" "a_4778_n384#" 6.67512
cap "VDD" "a_11386_158#" 4.91015
cap "VDD" "a_7610_158#" 4.91015
cap "PHI_2" "a_48458_n384#" 33.2144
cap "a_14202_158#" "PHI_1" 4.7684
cap "Q[5]" "PHI_1" 57.9751
cap "a_57678_158#" "a_58022_38#" 578.45
cap "a_7758_158#" "a_6774_n402#" 70.5524
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_35978_n384#" 0.711461
cap "a_51782_38#" "PHI_1" 12.6069
cap "a_36494_158#" "a_35510_n402#" 70.5524
cap "a_1518_158#" "a_1002_n384#" 300.534
cap "PHI_2" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 454.128
cap "a_57162_n384#" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 361.625
cap "a_55214_158#" "gc[10]" 13.287
cap "a_36838_38#" "gc[7]" 9.72014
cap "a_44214_n402#" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 166.893
cap "a_25962_n384#" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 361.625
cap "PHI_2" "a_55066_n387#" 0.2689
cap "a_26822_38#" "PHI_1" 12.6069
cap "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "EN" 652.712
cap "EN" "a_46663_n425#" 3.9848
cap "a_4778_n384#" "Q[1]" 362.033
cap "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_37974_n402#" 166.893
cap "gc[2]" "a_8102_38#" 10.1354
cap "gc[5]" "a_23498_n384#" 6.67512
cap "a_19722_n384#" "PHI_1" 12.7656
cap "a_1370_158#" "a_1002_n384#" 2.941
cap "Q[1]" "a_534_n402#" 2.24809
cap "a_5638_38#" "PHI_1" 13.1403
cap "Q[4]" "EN" 512.997
cap "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_11534_158#" 95.0125
cap "Q[7]" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 10.6753
cap "Q[2]" "a_7242_n384#" 1.01111
cap "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_6774_n402#" 0.0274252
cap "Q[8]" "a_44682_n384#" 1.01111
cap "a_14342_38#" "gc[3]" 10.1354
cap "EN" "a_1002_n384#" 51.2449
cap "a_36738_n387#" "gc[7]" 0.556976
cap "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_44214_n402#" 0.0274252
cap "a_50454_n402#" "EN" 86.9424
cap "a_n602_38#" "PHI_1" 13.1403
cap "PHI_2" "a_11386_158#" 0.788786
cap "PHI_2" "a_7610_158#" 0.894075
cap "a_39302_38#" "PHI_1" 12.6069
cap "a_45402_158#" "PHI_1" 4.7684
cap "a_13014_n402#" "a_13998_158#" 70.5524
cap "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_45198_158#" 15.3633
cap "PHI_2" "a_20482_n387#" 0.45995
cap "a_30598_38#" "a_30498_n387#" 0.622982
cap "a_48974_158#" "a_49318_38#" 578.45
cap "a_17978_158#" "a_18118_38#" 1.09095
cap "a_534_n402#" "a_n1930_n402#" 0.0131275
cap "a_17978_158#" "gc[4]" 0.0123814
cap "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_n1462_n384#" 0.711461
cap "a_32570_158#" "PHI_1" 1.63773
cap "a_30458_158#" "PHI_1" 5.33797
cap "a_56694_n402#" "a_57678_158#" 70.5524
cap "VDD" "a_47990_n402#" 1000.28
cap "gc[5]" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 334.724
cap "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "PHI_1" 20.7301
cap "a_49178_158#" "EN" 3.68034
cap "VDD" "PHI_1" 9884.53
cap "a_n946_158#" "PHI_1" 18.821
cap "a_32922_158#" "EN" 3.68034
cap "gc[5]" "Q[4]" 171.625
cap "a_29270_n402#" "PHI_1" 701.408
cap "gc[2]" "a_7610_n387#" 0.309194
cap "a_11386_n387#" "EN" 2.20111
cap "VDD" "a_11018_n384#" 422.498
cap "D_in" "a_n1930_n402#" 158.908
cap "gc[2]" "Q[1]" 171.625
cap "a_30254_158#" "EN" 110.553
cap "a_45050_n387#" "a_45198_158#" 0.412744
cap "a_7758_158#" "a_7610_158#" 0.457803
cap "a_57678_158#" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 1.4355
cap "PHI_2" "a_38810_n387#" 0.2689
cap "gc[9]" "a_50454_n402#" 9.85113
cap "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" "a_45198_158#" 1.4355
cap "a_1518_158#" "gc[1]" 15.5253
cap "a_26682_158#" "PHI_1" 4.7684
cap "a_51290_158#" "a_51438_158#" 0.457803
cap "PHI_1" "a_42938_158#" 5.33797
cap "Q[9]" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 10.6753
cap "Q[9]" "a_54230_n402#" 167.786
cap "a_20090_158#" "PHI_1" 1.63773
cap "a_1722_158#" "PHI_1" 4.7684
cap "a_37974_n402#" "a_39302_38#" 24.0342
cap "VDD" "Q[3]" 563.262
cap "gc[9]" "a_49178_158#" 0.0123814
cap "VDD" "a_35978_n384#" 422.498
cap "a_16790_n402#" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 0.631066
cap "gc[6]" "a_32570_n387#" 0.309194
cap "a_14202_158#" "gc[3]" 0.0123814
cap "a_55458_n387#" "EN" 5.76921
cap "a_31734_n402#" "a_33062_38#" 24.0342
cap "a_11534_158#" "Q[2]" 15.5191
cap "a_51438_158#" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 15.3633
cap "PHI_2" "a_47990_n402#" 27.6193
cap "a_45542_38#" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 2.42459
cap "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_20090_n387#" 0.127528
cap "EN" "gc[1]" 443.837
cap "a_51290_n387#" "a_51438_158#" 0.412744
cap "a_56694_n402#" "a_58022_38#" 24.0342
cap "PHI_2" "PHI_1" 24269.8
cap "a_57678_158#" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 15.3633
cap "a_29738_n384#" "EN" 51.0826
cap "a_21703_n425#" "gc[4]" 1.12921
cap "VDD" "a_37974_n402#" 1036.07
cap "a_42734_158#" "a_42586_158#" 0.457803
cap "a_n602_38#" "a_n742_158#" 1.09095
cap "PHI_2" "a_11018_n384#" 33.2144
cap "a_24218_158#" "a_24358_38#" 1.09095
cap "a_5294_158#" "PHI_1" 18.821
cap "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" "a_19254_n402#" 166.893
cap "VDD" "Q[8]" 563.262
device msubckt nfet_05v0 59582 -425 59583 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "gc[10]" 264 23232,704
device msubckt nfet_05v0 59207 -425 59208 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "EN" 240 0 "a_59143_n425#" 264 8448,328 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 59023 -425 59024 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[10]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_59143_n425#" 264 8448,328
device msubckt nfet_05v0 58654 -425 58655 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_57678_158#" 240 0 "Q[10]" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 58286 -387 58287 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_57678_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_58022_38#" 158 13904,492
device msubckt nfet_05v0 58062 -387 58063 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_58022_38#" 240 0 "a_57922_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 57802 -387 57803 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_56694_n402#" 240 0 "a_57678_158#" 140 7280,244 "a_57922_n387#" 140 10520,298
device msubckt nfet_05v0 57578 -387 57579 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_57162_n384#" 240 0 "a_57530_n387#" 140 3360,188 "a_57678_158#" 140 7280,244
device msubckt nfet_05v0 57410 -387 57411 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_57530_n387#" 140 3360,188
device msubckt nfet_05v0 57042 -384 57043 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_56694_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_57162_n384#" 140 12320,456
device msubckt nfet_05v0 56782 -402 56783 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_56694_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 59602 79 59603 80 l=100 w=366 "VDD" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "VDD" 366 32208,908 "gc[10]" 366 32208,908
device msubckt pfet_05v0 59227 79 59228 80 l=100 w=329 "VDD" "EN" 200 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "VDD" 329 28952,834
device msubckt pfet_05v0 59023 79 59024 80 l=100 w=329 "VDD" "Q[10]" 200 0 "VDD" 329 28952,834 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 58654 79 58655 80 l=100 w=366 "VDD" "a_57678_158#" 200 0 "Q[10]" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 58226 82 58227 83 l=100 w=276 "VDD" "a_57678_158#" 200 0 "VDD" 276 14352,380 "a_58022_38#" 276 24288,728
device msubckt pfet_05v0 58022 82 58023 83 l=100 w=276 "VDD" "a_58022_38#" 200 0 "a_57882_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 56190 -425 56191 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_55214_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 55822 -387 55823 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_55214_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_55558_38#" 158 13904,492
device msubckt nfet_05v0 55598 -387 55599 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_55558_38#" 240 0 "a_55458_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 55338 -387 55339 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_54230_n402#" 240 0 "a_55214_158#" 140 7280,244 "a_55458_n387#" 140 10520,298
device msubckt nfet_05v0 55114 -387 55115 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_54698_n384#" 240 0 "a_55066_n387#" 140 3360,188 "a_55214_158#" 140 7280,244
device msubckt nfet_05v0 54946 -387 54947 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[9]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_55066_n387#" 140 3360,188
device msubckt pfet_05v0 57782 158 57783 159 l=100 w=200 "VDD" "a_57162_n384#" 200 0 "a_57678_158#" 200 10400,304 "a_57882_158#" 200 17040,416
device msubckt pfet_05v0 57578 158 57579 159 l=100 w=200 "VDD" "a_56694_n402#" 200 0 "a_57530_158#" 200 4800,248 "a_57678_158#" 200 10400,304
device msubckt pfet_05v0 57430 158 57431 159 l=100 w=200 "VDD" "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 200 0 "VDD" 200 17600,576 "a_57530_158#" 200 4800,248
device msubckt pfet_05v0 57062 155 57063 156 l=100 w=200 "VDD" "a_56694_n402#" 200 0 "VDD" 200 19040,436 "a_57162_n384#" 200 17600,576
device msubckt pfet_05v0 56802 79 56803 80 l=100 w=276 "VDD" "PHI_2" 200 0 "a_56694_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 54578 -384 54579 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_54230_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_54698_n384#" 140 12320,456
device msubckt nfet_05v0 54318 -402 54319 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_54230_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 56190 79 56191 80 l=100 w=366 "VDD" "a_55214_158#" 200 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 55762 82 55763 83 l=100 w=276 "VDD" "a_55214_158#" 200 0 "VDD" 276 14352,380 "a_55558_38#" 276 24288,728
device msubckt pfet_05v0 55558 82 55559 83 l=100 w=276 "VDD" "a_55558_38#" 200 0 "a_55418_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 53342 -425 53343 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "gc[9]" 264 23232,704
device msubckt nfet_05v0 52967 -425 52968 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "EN" 240 0 "a_52903_n425#" 264 8448,328 "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 52783 -425 52784 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[9]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_52903_n425#" 264 8448,328
device msubckt nfet_05v0 52414 -425 52415 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_51438_158#" 240 0 "Q[9]" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 52046 -387 52047 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_51438_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_51782_38#" 158 13904,492
device msubckt nfet_05v0 51822 -387 51823 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_51782_38#" 240 0 "a_51682_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 51562 -387 51563 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_50454_n402#" 240 0 "a_51438_158#" 140 7280,244 "a_51682_n387#" 140 10520,298
device msubckt nfet_05v0 51338 -387 51339 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_50922_n384#" 240 0 "a_51290_n387#" 140 3360,188 "a_51438_158#" 140 7280,244
device msubckt nfet_05v0 51170 -387 51171 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_51290_n387#" 140 3360,188
device msubckt pfet_05v0 55318 158 55319 159 l=100 w=200 "VDD" "a_54698_n384#" 200 0 "a_55214_158#" 200 10400,304 "a_55418_158#" 200 17040,416
device msubckt pfet_05v0 55114 158 55115 159 l=100 w=200 "VDD" "a_54230_n402#" 200 0 "a_55066_158#" 200 4800,248 "a_55214_158#" 200 10400,304
device msubckt pfet_05v0 54966 158 54967 159 l=100 w=200 "VDD" "Q[9]" 200 0 "VDD" 200 17600,576 "a_55066_158#" 200 4800,248
device msubckt pfet_05v0 54598 155 54599 156 l=100 w=200 "VDD" "a_54230_n402#" 200 0 "VDD" 200 19040,436 "a_54698_n384#" 200 17600,576
device msubckt pfet_05v0 54338 79 54339 80 l=100 w=276 "VDD" "PHI_1" 200 0 "a_54230_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 50802 -384 50803 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_50454_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_50922_n384#" 140 12320,456
device msubckt nfet_05v0 50542 -402 50543 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_50454_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 53362 79 53363 80 l=100 w=366 "VDD" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "VDD" 366 32208,908 "gc[9]" 366 32208,908
device msubckt pfet_05v0 52987 79 52988 80 l=100 w=329 "VDD" "EN" 200 0 "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "VDD" 329 28952,834
device msubckt pfet_05v0 52783 79 52784 80 l=100 w=329 "VDD" "Q[9]" 200 0 "VDD" 329 28952,834 "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 52414 79 52415 80 l=100 w=366 "VDD" "a_51438_158#" 200 0 "Q[9]" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 51986 82 51987 83 l=100 w=276 "VDD" "a_51438_158#" 200 0 "VDD" 276 14352,380 "a_51782_38#" 276 24288,728
device msubckt pfet_05v0 51782 82 51783 83 l=100 w=276 "VDD" "a_51782_38#" 200 0 "a_51642_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 49950 -425 49951 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_48974_158#" 240 0 "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 49582 -387 49583 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_48974_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_49318_38#" 158 13904,492
device msubckt nfet_05v0 49358 -387 49359 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_49318_38#" 240 0 "a_49218_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 49098 -387 49099 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_47990_n402#" 240 0 "a_48974_158#" 140 7280,244 "a_49218_n387#" 140 10520,298
device msubckt nfet_05v0 48874 -387 48875 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_48458_n384#" 240 0 "a_48826_n387#" 140 3360,188 "a_48974_158#" 140 7280,244
device msubckt nfet_05v0 48706 -387 48707 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[8]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_48826_n387#" 140 3360,188
device msubckt pfet_05v0 51542 158 51543 159 l=100 w=200 "VDD" "a_50922_n384#" 200 0 "a_51438_158#" 200 10400,304 "a_51642_158#" 200 17040,416
device msubckt pfet_05v0 51338 158 51339 159 l=100 w=200 "VDD" "a_50454_n402#" 200 0 "a_51290_158#" 200 4800,248 "a_51438_158#" 200 10400,304
device msubckt pfet_05v0 51190 158 51191 159 l=100 w=200 "VDD" "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 200 0 "VDD" 200 17600,576 "a_51290_158#" 200 4800,248
device msubckt pfet_05v0 50822 155 50823 156 l=100 w=200 "VDD" "a_50454_n402#" 200 0 "VDD" 200 19040,436 "a_50922_n384#" 200 17600,576
device msubckt pfet_05v0 50562 79 50563 80 l=100 w=276 "VDD" "PHI_2" 200 0 "a_50454_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 48338 -384 48339 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_47990_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_48458_n384#" 140 12320,456
device msubckt nfet_05v0 48078 -402 48079 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_47990_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 49950 79 49951 80 l=100 w=366 "VDD" "a_48974_158#" 200 0 "DFF_2phase_1$1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 49522 82 49523 83 l=100 w=276 "VDD" "a_48974_158#" 200 0 "VDD" 276 14352,380 "a_49318_38#" 276 24288,728
device msubckt pfet_05v0 49318 82 49319 83 l=100 w=276 "VDD" "a_49318_38#" 200 0 "a_49178_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 47102 -425 47103 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "gc[8]" 264 23232,704
device msubckt nfet_05v0 46727 -425 46728 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "EN" 240 0 "a_46663_n425#" 264 8448,328 "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 46543 -425 46544 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[8]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_46663_n425#" 264 8448,328
device msubckt nfet_05v0 46174 -425 46175 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_45198_158#" 240 0 "Q[8]" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 45806 -387 45807 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_45198_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_45542_38#" 158 13904,492
device msubckt nfet_05v0 45582 -387 45583 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_45542_38#" 240 0 "a_45442_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 45322 -387 45323 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_44214_n402#" 240 0 "a_45198_158#" 140 7280,244 "a_45442_n387#" 140 10520,298
device msubckt nfet_05v0 45098 -387 45099 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_44682_n384#" 240 0 "a_45050_n387#" 140 3360,188 "a_45198_158#" 140 7280,244
device msubckt nfet_05v0 44930 -387 44931 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_45050_n387#" 140 3360,188
device msubckt pfet_05v0 49078 158 49079 159 l=100 w=200 "VDD" "a_48458_n384#" 200 0 "a_48974_158#" 200 10400,304 "a_49178_158#" 200 17040,416
device msubckt pfet_05v0 48874 158 48875 159 l=100 w=200 "VDD" "a_47990_n402#" 200 0 "a_48826_158#" 200 4800,248 "a_48974_158#" 200 10400,304
device msubckt pfet_05v0 48726 158 48727 159 l=100 w=200 "VDD" "Q[8]" 200 0 "VDD" 200 17600,576 "a_48826_158#" 200 4800,248
device msubckt pfet_05v0 48358 155 48359 156 l=100 w=200 "VDD" "a_47990_n402#" 200 0 "VDD" 200 19040,436 "a_48458_n384#" 200 17600,576
device msubckt pfet_05v0 48098 79 48099 80 l=100 w=276 "VDD" "PHI_1" 200 0 "a_47990_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 44562 -384 44563 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_44214_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_44682_n384#" 140 12320,456
device msubckt nfet_05v0 44302 -402 44303 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_44214_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 47122 79 47123 80 l=100 w=366 "VDD" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "VDD" 366 32208,908 "gc[8]" 366 32208,908
device msubckt pfet_05v0 46747 79 46748 80 l=100 w=329 "VDD" "EN" 200 0 "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "VDD" 329 28952,834
device msubckt pfet_05v0 46543 79 46544 80 l=100 w=329 "VDD" "Q[8]" 200 0 "VDD" 329 28952,834 "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 46174 79 46175 80 l=100 w=366 "VDD" "a_45198_158#" 200 0 "Q[8]" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 45746 82 45747 83 l=100 w=276 "VDD" "a_45198_158#" 200 0 "VDD" 276 14352,380 "a_45542_38#" 276 24288,728
device msubckt pfet_05v0 45542 82 45543 83 l=100 w=276 "VDD" "a_45542_38#" 200 0 "a_45402_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 43710 -425 43711 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_42734_158#" 240 0 "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 43342 -387 43343 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_42734_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_43078_38#" 158 13904,492
device msubckt nfet_05v0 43118 -387 43119 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_43078_38#" 240 0 "a_42978_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 42858 -387 42859 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_41750_n402#" 240 0 "a_42734_158#" 140 7280,244 "a_42978_n387#" 140 10520,298
device msubckt nfet_05v0 42634 -387 42635 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_42218_n384#" 240 0 "a_42586_n387#" 140 3360,188 "a_42734_158#" 140 7280,244
device msubckt nfet_05v0 42466 -387 42467 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[7]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_42586_n387#" 140 3360,188
device msubckt pfet_05v0 45302 158 45303 159 l=100 w=200 "VDD" "a_44682_n384#" 200 0 "a_45198_158#" 200 10400,304 "a_45402_158#" 200 17040,416
device msubckt pfet_05v0 45098 158 45099 159 l=100 w=200 "VDD" "a_44214_n402#" 200 0 "a_45050_158#" 200 4800,248 "a_45198_158#" 200 10400,304
device msubckt pfet_05v0 44950 158 44951 159 l=100 w=200 "VDD" "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 200 0 "VDD" 200 17600,576 "a_45050_158#" 200 4800,248
device msubckt pfet_05v0 44582 155 44583 156 l=100 w=200 "VDD" "a_44214_n402#" 200 0 "VDD" 200 19040,436 "a_44682_n384#" 200 17600,576
device msubckt pfet_05v0 44322 79 44323 80 l=100 w=276 "VDD" "PHI_2" 200 0 "a_44214_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 42098 -384 42099 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_41750_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_42218_n384#" 140 12320,456
device msubckt nfet_05v0 41838 -402 41839 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_41750_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 43710 79 43711 80 l=100 w=366 "VDD" "a_42734_158#" 200 0 "DFF_2phase_1$1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 43282 82 43283 83 l=100 w=276 "VDD" "a_42734_158#" 200 0 "VDD" 276 14352,380 "a_43078_38#" 276 24288,728
device msubckt pfet_05v0 43078 82 43079 83 l=100 w=276 "VDD" "a_43078_38#" 200 0 "a_42938_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 40862 -425 40863 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "gc[7]" 264 23232,704
device msubckt nfet_05v0 40487 -425 40488 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "EN" 240 0 "a_40423_n425#" 264 8448,328 "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 40303 -425 40304 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[7]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_40423_n425#" 264 8448,328
device msubckt nfet_05v0 39934 -425 39935 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_38958_158#" 240 0 "Q[7]" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 39566 -387 39567 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_38958_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_39302_38#" 158 13904,492
device msubckt nfet_05v0 39342 -387 39343 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_39302_38#" 240 0 "a_39202_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 39082 -387 39083 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_37974_n402#" 240 0 "a_38958_158#" 140 7280,244 "a_39202_n387#" 140 10520,298
device msubckt nfet_05v0 38858 -387 38859 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_38442_n384#" 240 0 "a_38810_n387#" 140 3360,188 "a_38958_158#" 140 7280,244
device msubckt nfet_05v0 38690 -387 38691 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_38810_n387#" 140 3360,188
device msubckt pfet_05v0 42838 158 42839 159 l=100 w=200 "VDD" "a_42218_n384#" 200 0 "a_42734_158#" 200 10400,304 "a_42938_158#" 200 17040,416
device msubckt pfet_05v0 42634 158 42635 159 l=100 w=200 "VDD" "a_41750_n402#" 200 0 "a_42586_158#" 200 4800,248 "a_42734_158#" 200 10400,304
device msubckt pfet_05v0 42486 158 42487 159 l=100 w=200 "VDD" "Q[7]" 200 0 "VDD" 200 17600,576 "a_42586_158#" 200 4800,248
device msubckt pfet_05v0 42118 155 42119 156 l=100 w=200 "VDD" "a_41750_n402#" 200 0 "VDD" 200 19040,436 "a_42218_n384#" 200 17600,576
device msubckt pfet_05v0 41858 79 41859 80 l=100 w=276 "VDD" "PHI_1" 200 0 "a_41750_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 38322 -384 38323 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_37974_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_38442_n384#" 140 12320,456
device msubckt nfet_05v0 38062 -402 38063 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_37974_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 40882 79 40883 80 l=100 w=366 "VDD" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "VDD" 366 32208,908 "gc[7]" 366 32208,908
device msubckt pfet_05v0 40507 79 40508 80 l=100 w=329 "VDD" "EN" 200 0 "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "VDD" 329 28952,834
device msubckt pfet_05v0 40303 79 40304 80 l=100 w=329 "VDD" "Q[7]" 200 0 "VDD" 329 28952,834 "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 39934 79 39935 80 l=100 w=366 "VDD" "a_38958_158#" 200 0 "Q[7]" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 39506 82 39507 83 l=100 w=276 "VDD" "a_38958_158#" 200 0 "VDD" 276 14352,380 "a_39302_38#" 276 24288,728
device msubckt pfet_05v0 39302 82 39303 83 l=100 w=276 "VDD" "a_39302_38#" 200 0 "a_39162_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 37470 -425 37471 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_36494_158#" 240 0 "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 37102 -387 37103 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_36494_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_36838_38#" 158 13904,492
device msubckt nfet_05v0 36878 -387 36879 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_36838_38#" 240 0 "a_36738_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 36618 -387 36619 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_35510_n402#" 240 0 "a_36494_158#" 140 7280,244 "a_36738_n387#" 140 10520,298
device msubckt nfet_05v0 36394 -387 36395 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_35978_n384#" 240 0 "a_36346_n387#" 140 3360,188 "a_36494_158#" 140 7280,244
device msubckt nfet_05v0 36226 -387 36227 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[6]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_36346_n387#" 140 3360,188
device msubckt pfet_05v0 39062 158 39063 159 l=100 w=200 "VDD" "a_38442_n384#" 200 0 "a_38958_158#" 200 10400,304 "a_39162_158#" 200 17040,416
device msubckt pfet_05v0 38858 158 38859 159 l=100 w=200 "VDD" "a_37974_n402#" 200 0 "a_38810_158#" 200 4800,248 "a_38958_158#" 200 10400,304
device msubckt pfet_05v0 38710 158 38711 159 l=100 w=200 "VDD" "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 200 0 "VDD" 200 17600,576 "a_38810_158#" 200 4800,248
device msubckt pfet_05v0 38342 155 38343 156 l=100 w=200 "VDD" "a_37974_n402#" 200 0 "VDD" 200 19040,436 "a_38442_n384#" 200 17600,576
device msubckt pfet_05v0 38082 79 38083 80 l=100 w=276 "VDD" "PHI_2" 200 0 "a_37974_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 35858 -384 35859 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_35510_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_35978_n384#" 140 12320,456
device msubckt nfet_05v0 35598 -402 35599 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_35510_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 37470 79 37471 80 l=100 w=366 "VDD" "a_36494_158#" 200 0 "DFF_2phase_1$1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 37042 82 37043 83 l=100 w=276 "VDD" "a_36494_158#" 200 0 "VDD" 276 14352,380 "a_36838_38#" 276 24288,728
device msubckt pfet_05v0 36838 82 36839 83 l=100 w=276 "VDD" "a_36838_38#" 200 0 "a_36698_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 34622 -425 34623 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "gc[6]" 264 23232,704
device msubckt nfet_05v0 34247 -425 34248 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "EN" 240 0 "a_34183_n425#" 264 8448,328 "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 34063 -425 34064 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[6]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_34183_n425#" 264 8448,328
device msubckt nfet_05v0 33694 -425 33695 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_32718_158#" 240 0 "Q[6]" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 33326 -387 33327 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_32718_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_33062_38#" 158 13904,492
device msubckt nfet_05v0 33102 -387 33103 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_33062_38#" 240 0 "a_32962_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 32842 -387 32843 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_31734_n402#" 240 0 "a_32718_158#" 140 7280,244 "a_32962_n387#" 140 10520,298
device msubckt nfet_05v0 32618 -387 32619 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_32202_n384#" 240 0 "a_32570_n387#" 140 3360,188 "a_32718_158#" 140 7280,244
device msubckt nfet_05v0 32450 -387 32451 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_32570_n387#" 140 3360,188
device msubckt pfet_05v0 36598 158 36599 159 l=100 w=200 "VDD" "a_35978_n384#" 200 0 "a_36494_158#" 200 10400,304 "a_36698_158#" 200 17040,416
device msubckt pfet_05v0 36394 158 36395 159 l=100 w=200 "VDD" "a_35510_n402#" 200 0 "a_36346_158#" 200 4800,248 "a_36494_158#" 200 10400,304
device msubckt pfet_05v0 36246 158 36247 159 l=100 w=200 "VDD" "Q[6]" 200 0 "VDD" 200 17600,576 "a_36346_158#" 200 4800,248
device msubckt pfet_05v0 35878 155 35879 156 l=100 w=200 "VDD" "a_35510_n402#" 200 0 "VDD" 200 19040,436 "a_35978_n384#" 200 17600,576
device msubckt pfet_05v0 35618 79 35619 80 l=100 w=276 "VDD" "PHI_1" 200 0 "a_35510_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 32082 -384 32083 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_31734_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_32202_n384#" 140 12320,456
device msubckt nfet_05v0 31822 -402 31823 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_31734_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 34642 79 34643 80 l=100 w=366 "VDD" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "VDD" 366 32208,908 "gc[6]" 366 32208,908
device msubckt pfet_05v0 34267 79 34268 80 l=100 w=329 "VDD" "EN" 200 0 "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "VDD" 329 28952,834
device msubckt pfet_05v0 34063 79 34064 80 l=100 w=329 "VDD" "Q[6]" 200 0 "VDD" 329 28952,834 "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 33694 79 33695 80 l=100 w=366 "VDD" "a_32718_158#" 200 0 "Q[6]" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 33266 82 33267 83 l=100 w=276 "VDD" "a_32718_158#" 200 0 "VDD" 276 14352,380 "a_33062_38#" 276 24288,728
device msubckt pfet_05v0 33062 82 33063 83 l=100 w=276 "VDD" "a_33062_38#" 200 0 "a_32922_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 31230 -425 31231 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_30254_158#" 240 0 "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 30862 -387 30863 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_30254_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_30598_38#" 158 13904,492
device msubckt nfet_05v0 30638 -387 30639 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_30598_38#" 240 0 "a_30498_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 30378 -387 30379 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_29270_n402#" 240 0 "a_30254_158#" 140 7280,244 "a_30498_n387#" 140 10520,298
device msubckt nfet_05v0 30154 -387 30155 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_29738_n384#" 240 0 "a_30106_n387#" 140 3360,188 "a_30254_158#" 140 7280,244
device msubckt nfet_05v0 29986 -387 29987 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[5]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_30106_n387#" 140 3360,188
device msubckt pfet_05v0 32822 158 32823 159 l=100 w=200 "VDD" "a_32202_n384#" 200 0 "a_32718_158#" 200 10400,304 "a_32922_158#" 200 17040,416
device msubckt pfet_05v0 32618 158 32619 159 l=100 w=200 "VDD" "a_31734_n402#" 200 0 "a_32570_158#" 200 4800,248 "a_32718_158#" 200 10400,304
device msubckt pfet_05v0 32470 158 32471 159 l=100 w=200 "VDD" "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 200 0 "VDD" 200 17600,576 "a_32570_158#" 200 4800,248
device msubckt pfet_05v0 32102 155 32103 156 l=100 w=200 "VDD" "a_31734_n402#" 200 0 "VDD" 200 19040,436 "a_32202_n384#" 200 17600,576
device msubckt pfet_05v0 31842 79 31843 80 l=100 w=276 "VDD" "PHI_2" 200 0 "a_31734_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 29618 -384 29619 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_29270_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_29738_n384#" 140 12320,456
device msubckt nfet_05v0 29358 -402 29359 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_29270_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 31230 79 31231 80 l=100 w=366 "VDD" "a_30254_158#" 200 0 "DFF_2phase_1$1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 30802 82 30803 83 l=100 w=276 "VDD" "a_30254_158#" 200 0 "VDD" 276 14352,380 "a_30598_38#" 276 24288,728
device msubckt pfet_05v0 30598 82 30599 83 l=100 w=276 "VDD" "a_30598_38#" 200 0 "a_30458_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 28382 -425 28383 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "gc[5]" 264 23232,704
device msubckt nfet_05v0 28007 -425 28008 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "EN" 240 0 "a_27943_n425#" 264 8448,328 "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 27823 -425 27824 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[5]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_27943_n425#" 264 8448,328
device msubckt nfet_05v0 27454 -425 27455 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_26478_158#" 240 0 "Q[5]" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 27086 -387 27087 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_26478_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_26822_38#" 158 13904,492
device msubckt nfet_05v0 26862 -387 26863 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_26822_38#" 240 0 "a_26722_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 26602 -387 26603 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_25494_n402#" 240 0 "a_26478_158#" 140 7280,244 "a_26722_n387#" 140 10520,298
device msubckt nfet_05v0 26378 -387 26379 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_25962_n384#" 240 0 "a_26330_n387#" 140 3360,188 "a_26478_158#" 140 7280,244
device msubckt nfet_05v0 26210 -387 26211 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_26330_n387#" 140 3360,188
device msubckt pfet_05v0 30358 158 30359 159 l=100 w=200 "VDD" "a_29738_n384#" 200 0 "a_30254_158#" 200 10400,304 "a_30458_158#" 200 17040,416
device msubckt pfet_05v0 30154 158 30155 159 l=100 w=200 "VDD" "a_29270_n402#" 200 0 "a_30106_158#" 200 4800,248 "a_30254_158#" 200 10400,304
device msubckt pfet_05v0 30006 158 30007 159 l=100 w=200 "VDD" "Q[5]" 200 0 "VDD" 200 17600,576 "a_30106_158#" 200 4800,248
device msubckt pfet_05v0 29638 155 29639 156 l=100 w=200 "VDD" "a_29270_n402#" 200 0 "VDD" 200 19040,436 "a_29738_n384#" 200 17600,576
device msubckt pfet_05v0 29378 79 29379 80 l=100 w=276 "VDD" "PHI_1" 200 0 "a_29270_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 25842 -384 25843 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_25494_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_25962_n384#" 140 12320,456
device msubckt nfet_05v0 25582 -402 25583 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_25494_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 28402 79 28403 80 l=100 w=366 "VDD" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "VDD" 366 32208,908 "gc[5]" 366 32208,908
device msubckt pfet_05v0 28027 79 28028 80 l=100 w=329 "VDD" "EN" 200 0 "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "VDD" 329 28952,834
device msubckt pfet_05v0 27823 79 27824 80 l=100 w=329 "VDD" "Q[5]" 200 0 "VDD" 329 28952,834 "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 27454 79 27455 80 l=100 w=366 "VDD" "a_26478_158#" 200 0 "Q[5]" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 27026 82 27027 83 l=100 w=276 "VDD" "a_26478_158#" 200 0 "VDD" 276 14352,380 "a_26822_38#" 276 24288,728
device msubckt pfet_05v0 26822 82 26823 83 l=100 w=276 "VDD" "a_26822_38#" 200 0 "a_26682_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 24990 -425 24991 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_24014_158#" 240 0 "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 24622 -387 24623 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_24014_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_24358_38#" 158 13904,492
device msubckt nfet_05v0 24398 -387 24399 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_24358_38#" 240 0 "a_24258_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 24138 -387 24139 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_23030_n402#" 240 0 "a_24014_158#" 140 7280,244 "a_24258_n387#" 140 10520,298
device msubckt nfet_05v0 23914 -387 23915 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_23498_n384#" 240 0 "a_23866_n387#" 140 3360,188 "a_24014_158#" 140 7280,244
device msubckt nfet_05v0 23746 -387 23747 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[4]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_23866_n387#" 140 3360,188
device msubckt pfet_05v0 26582 158 26583 159 l=100 w=200 "VDD" "a_25962_n384#" 200 0 "a_26478_158#" 200 10400,304 "a_26682_158#" 200 17040,416
device msubckt pfet_05v0 26378 158 26379 159 l=100 w=200 "VDD" "a_25494_n402#" 200 0 "a_26330_158#" 200 4800,248 "a_26478_158#" 200 10400,304
device msubckt pfet_05v0 26230 158 26231 159 l=100 w=200 "VDD" "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 200 0 "VDD" 200 17600,576 "a_26330_158#" 200 4800,248
device msubckt pfet_05v0 25862 155 25863 156 l=100 w=200 "VDD" "a_25494_n402#" 200 0 "VDD" 200 19040,436 "a_25962_n384#" 200 17600,576
device msubckt pfet_05v0 25602 79 25603 80 l=100 w=276 "VDD" "PHI_2" 200 0 "a_25494_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 23378 -384 23379 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_23030_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_23498_n384#" 140 12320,456
device msubckt nfet_05v0 23118 -402 23119 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_23030_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 24990 79 24991 80 l=100 w=366 "VDD" "a_24014_158#" 200 0 "DFF_2phase_1$1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 24562 82 24563 83 l=100 w=276 "VDD" "a_24014_158#" 200 0 "VDD" 276 14352,380 "a_24358_38#" 276 24288,728
device msubckt pfet_05v0 24358 82 24359 83 l=100 w=276 "VDD" "a_24358_38#" 200 0 "a_24218_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 22142 -425 22143 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "gc[4]" 264 23232,704
device msubckt nfet_05v0 21767 -425 21768 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "EN" 240 0 "a_21703_n425#" 264 8448,328 "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 21583 -425 21584 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[4]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_21703_n425#" 264 8448,328
device msubckt nfet_05v0 21214 -425 21215 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_20238_158#" 240 0 "Q[4]" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 20846 -387 20847 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_20238_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_20582_38#" 158 13904,492
device msubckt nfet_05v0 20622 -387 20623 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_20582_38#" 240 0 "a_20482_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 20362 -387 20363 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_19254_n402#" 240 0 "a_20238_158#" 140 7280,244 "a_20482_n387#" 140 10520,298
device msubckt nfet_05v0 20138 -387 20139 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_19722_n384#" 240 0 "a_20090_n387#" 140 3360,188 "a_20238_158#" 140 7280,244
device msubckt nfet_05v0 19970 -387 19971 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_20090_n387#" 140 3360,188
device msubckt pfet_05v0 24118 158 24119 159 l=100 w=200 "VDD" "a_23498_n384#" 200 0 "a_24014_158#" 200 10400,304 "a_24218_158#" 200 17040,416
device msubckt pfet_05v0 23914 158 23915 159 l=100 w=200 "VDD" "a_23030_n402#" 200 0 "a_23866_158#" 200 4800,248 "a_24014_158#" 200 10400,304
device msubckt pfet_05v0 23766 158 23767 159 l=100 w=200 "VDD" "Q[4]" 200 0 "VDD" 200 17600,576 "a_23866_158#" 200 4800,248
device msubckt pfet_05v0 23398 155 23399 156 l=100 w=200 "VDD" "a_23030_n402#" 200 0 "VDD" 200 19040,436 "a_23498_n384#" 200 17600,576
device msubckt pfet_05v0 23138 79 23139 80 l=100 w=276 "VDD" "PHI_1" 200 0 "a_23030_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 19602 -384 19603 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_19254_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_19722_n384#" 140 12320,456
device msubckt nfet_05v0 19342 -402 19343 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_19254_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 22162 79 22163 80 l=100 w=366 "VDD" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "VDD" 366 32208,908 "gc[4]" 366 32208,908
device msubckt pfet_05v0 21787 79 21788 80 l=100 w=329 "VDD" "EN" 200 0 "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "VDD" 329 28952,834
device msubckt pfet_05v0 21583 79 21584 80 l=100 w=329 "VDD" "Q[4]" 200 0 "VDD" 329 28952,834 "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 21214 79 21215 80 l=100 w=366 "VDD" "a_20238_158#" 200 0 "Q[4]" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 20786 82 20787 83 l=100 w=276 "VDD" "a_20238_158#" 200 0 "VDD" 276 14352,380 "a_20582_38#" 276 24288,728
device msubckt pfet_05v0 20582 82 20583 83 l=100 w=276 "VDD" "a_20582_38#" 200 0 "a_20442_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 18750 -425 18751 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_17774_158#" 240 0 "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 18382 -387 18383 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_17774_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_18118_38#" 158 13904,492
device msubckt nfet_05v0 18158 -387 18159 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_18118_38#" 240 0 "a_18018_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 17898 -387 17899 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_16790_n402#" 240 0 "a_17774_158#" 140 7280,244 "a_18018_n387#" 140 10520,298
device msubckt nfet_05v0 17674 -387 17675 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_17258_n384#" 240 0 "a_17626_n387#" 140 3360,188 "a_17774_158#" 140 7280,244
device msubckt nfet_05v0 17506 -387 17507 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[3]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_17626_n387#" 140 3360,188
device msubckt pfet_05v0 20342 158 20343 159 l=100 w=200 "VDD" "a_19722_n384#" 200 0 "a_20238_158#" 200 10400,304 "a_20442_158#" 200 17040,416
device msubckt pfet_05v0 20138 158 20139 159 l=100 w=200 "VDD" "a_19254_n402#" 200 0 "a_20090_158#" 200 4800,248 "a_20238_158#" 200 10400,304
device msubckt pfet_05v0 19990 158 19991 159 l=100 w=200 "VDD" "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 200 0 "VDD" 200 17600,576 "a_20090_158#" 200 4800,248
device msubckt pfet_05v0 19622 155 19623 156 l=100 w=200 "VDD" "a_19254_n402#" 200 0 "VDD" 200 19040,436 "a_19722_n384#" 200 17600,576
device msubckt pfet_05v0 19362 79 19363 80 l=100 w=276 "VDD" "PHI_2" 200 0 "a_19254_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 17138 -384 17139 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_16790_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_17258_n384#" 140 12320,456
device msubckt nfet_05v0 16878 -402 16879 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_16790_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 18750 79 18751 80 l=100 w=366 "VDD" "a_17774_158#" 200 0 "DFF_2phase_1$1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 18322 82 18323 83 l=100 w=276 "VDD" "a_17774_158#" 200 0 "VDD" 276 14352,380 "a_18118_38#" 276 24288,728
device msubckt pfet_05v0 18118 82 18119 83 l=100 w=276 "VDD" "a_18118_38#" 200 0 "a_17978_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 15902 -425 15903 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "gc[3]" 264 23232,704
device msubckt nfet_05v0 15527 -425 15528 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "EN" 240 0 "a_15463_n425#" 264 8448,328 "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 15343 -425 15344 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[3]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_15463_n425#" 264 8448,328
device msubckt nfet_05v0 14974 -425 14975 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_13998_158#" 240 0 "Q[3]" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 14606 -387 14607 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_13998_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_14342_38#" 158 13904,492
device msubckt nfet_05v0 14382 -387 14383 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_14342_38#" 240 0 "a_14242_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 14122 -387 14123 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_13014_n402#" 240 0 "a_13998_158#" 140 7280,244 "a_14242_n387#" 140 10520,298
device msubckt nfet_05v0 13898 -387 13899 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_13482_n384#" 240 0 "a_13850_n387#" 140 3360,188 "a_13998_158#" 140 7280,244
device msubckt nfet_05v0 13730 -387 13731 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_13850_n387#" 140 3360,188
device msubckt pfet_05v0 17878 158 17879 159 l=100 w=200 "VDD" "a_17258_n384#" 200 0 "a_17774_158#" 200 10400,304 "a_17978_158#" 200 17040,416
device msubckt pfet_05v0 17674 158 17675 159 l=100 w=200 "VDD" "a_16790_n402#" 200 0 "a_17626_158#" 200 4800,248 "a_17774_158#" 200 10400,304
device msubckt pfet_05v0 17526 158 17527 159 l=100 w=200 "VDD" "Q[3]" 200 0 "VDD" 200 17600,576 "a_17626_158#" 200 4800,248
device msubckt pfet_05v0 17158 155 17159 156 l=100 w=200 "VDD" "a_16790_n402#" 200 0 "VDD" 200 19040,436 "a_17258_n384#" 200 17600,576
device msubckt pfet_05v0 16898 79 16899 80 l=100 w=276 "VDD" "PHI_1" 200 0 "a_16790_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 13362 -384 13363 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_13014_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_13482_n384#" 140 12320,456
device msubckt nfet_05v0 13102 -402 13103 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_13014_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 15922 79 15923 80 l=100 w=366 "VDD" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "VDD" 366 32208,908 "gc[3]" 366 32208,908
device msubckt pfet_05v0 15547 79 15548 80 l=100 w=329 "VDD" "EN" 200 0 "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "VDD" 329 28952,834
device msubckt pfet_05v0 15343 79 15344 80 l=100 w=329 "VDD" "Q[3]" 200 0 "VDD" 329 28952,834 "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 14974 79 14975 80 l=100 w=366 "VDD" "a_13998_158#" 200 0 "Q[3]" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 14546 82 14547 83 l=100 w=276 "VDD" "a_13998_158#" 200 0 "VDD" 276 14352,380 "a_14342_38#" 276 24288,728
device msubckt pfet_05v0 14342 82 14343 83 l=100 w=276 "VDD" "a_14342_38#" 200 0 "a_14202_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 12510 -425 12511 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_11534_158#" 240 0 "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 12142 -387 12143 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_11534_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_11878_38#" 158 13904,492
device msubckt nfet_05v0 11918 -387 11919 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_11878_38#" 240 0 "a_11778_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 11658 -387 11659 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_10550_n402#" 240 0 "a_11534_158#" 140 7280,244 "a_11778_n387#" 140 10520,298
device msubckt nfet_05v0 11434 -387 11435 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_11018_n384#" 240 0 "a_11386_n387#" 140 3360,188 "a_11534_158#" 140 7280,244
device msubckt nfet_05v0 11266 -387 11267 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[2]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_11386_n387#" 140 3360,188
device msubckt pfet_05v0 14102 158 14103 159 l=100 w=200 "VDD" "a_13482_n384#" 200 0 "a_13998_158#" 200 10400,304 "a_14202_158#" 200 17040,416
device msubckt pfet_05v0 13898 158 13899 159 l=100 w=200 "VDD" "a_13014_n402#" 200 0 "a_13850_158#" 200 4800,248 "a_13998_158#" 200 10400,304
device msubckt pfet_05v0 13750 158 13751 159 l=100 w=200 "VDD" "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 200 0 "VDD" 200 17600,576 "a_13850_158#" 200 4800,248
device msubckt pfet_05v0 13382 155 13383 156 l=100 w=200 "VDD" "a_13014_n402#" 200 0 "VDD" 200 19040,436 "a_13482_n384#" 200 17600,576
device msubckt pfet_05v0 13122 79 13123 80 l=100 w=276 "VDD" "PHI_2" 200 0 "a_13014_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 10898 -384 10899 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_10550_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_11018_n384#" 140 12320,456
device msubckt nfet_05v0 10638 -402 10639 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_10550_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 12510 79 12511 80 l=100 w=366 "VDD" "a_11534_158#" 200 0 "DFF_2phase_1$1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 12082 82 12083 83 l=100 w=276 "VDD" "a_11534_158#" 200 0 "VDD" 276 14352,380 "a_11878_38#" 276 24288,728
device msubckt pfet_05v0 11878 82 11879 83 l=100 w=276 "VDD" "a_11878_38#" 200 0 "a_11738_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 9662 -425 9663 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "gc[2]" 264 23232,704
device msubckt nfet_05v0 9287 -425 9288 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "EN" 240 0 "a_9223_n425#" 264 8448,328 "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 9103 -425 9104 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[2]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_9223_n425#" 264 8448,328
device msubckt nfet_05v0 8734 -425 8735 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_7758_158#" 240 0 "Q[2]" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 8366 -387 8367 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_7758_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_8102_38#" 158 13904,492
device msubckt nfet_05v0 8142 -387 8143 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_8102_38#" 240 0 "a_8002_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 7882 -387 7883 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_6774_n402#" 240 0 "a_7758_158#" 140 7280,244 "a_8002_n387#" 140 10520,298
device msubckt nfet_05v0 7658 -387 7659 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_7242_n384#" 240 0 "a_7610_n387#" 140 3360,188 "a_7758_158#" 140 7280,244
device msubckt nfet_05v0 7490 -387 7491 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_7610_n387#" 140 3360,188
device msubckt pfet_05v0 11638 158 11639 159 l=100 w=200 "VDD" "a_11018_n384#" 200 0 "a_11534_158#" 200 10400,304 "a_11738_158#" 200 17040,416
device msubckt pfet_05v0 11434 158 11435 159 l=100 w=200 "VDD" "a_10550_n402#" 200 0 "a_11386_158#" 200 4800,248 "a_11534_158#" 200 10400,304
device msubckt pfet_05v0 11286 158 11287 159 l=100 w=200 "VDD" "Q[2]" 200 0 "VDD" 200 17600,576 "a_11386_158#" 200 4800,248
device msubckt pfet_05v0 10918 155 10919 156 l=100 w=200 "VDD" "a_10550_n402#" 200 0 "VDD" 200 19040,436 "a_11018_n384#" 200 17600,576
device msubckt pfet_05v0 10658 79 10659 80 l=100 w=276 "VDD" "PHI_1" 200 0 "a_10550_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 7122 -384 7123 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_6774_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_7242_n384#" 140 12320,456
device msubckt nfet_05v0 6862 -402 6863 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_6774_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 9682 79 9683 80 l=100 w=366 "VDD" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "VDD" 366 32208,908 "gc[2]" 366 32208,908
device msubckt pfet_05v0 9307 79 9308 80 l=100 w=329 "VDD" "EN" 200 0 "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "VDD" 329 28952,834
device msubckt pfet_05v0 9103 79 9104 80 l=100 w=329 "VDD" "Q[2]" 200 0 "VDD" 329 28952,834 "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 8734 79 8735 80 l=100 w=366 "VDD" "a_7758_158#" 200 0 "Q[2]" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 8306 82 8307 83 l=100 w=276 "VDD" "a_7758_158#" 200 0 "VDD" 276 14352,380 "a_8102_38#" 276 24288,728
device msubckt pfet_05v0 8102 82 8103 83 l=100 w=276 "VDD" "a_8102_38#" 200 0 "a_7962_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 6270 -425 6271 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_5294_158#" 240 0 "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 5902 -387 5903 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_5294_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_5638_38#" 158 13904,492
device msubckt nfet_05v0 5678 -387 5679 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_5638_38#" 240 0 "a_5538_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 5418 -387 5419 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_4310_n402#" 240 0 "a_5294_158#" 140 7280,244 "a_5538_n387#" 140 10520,298
device msubckt nfet_05v0 5194 -387 5195 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_4778_n384#" 240 0 "a_5146_n387#" 140 3360,188 "a_5294_158#" 140 7280,244
device msubckt nfet_05v0 5026 -387 5027 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[1]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_5146_n387#" 140 3360,188
device msubckt pfet_05v0 7862 158 7863 159 l=100 w=200 "VDD" "a_7242_n384#" 200 0 "a_7758_158#" 200 10400,304 "a_7962_158#" 200 17040,416
device msubckt pfet_05v0 7658 158 7659 159 l=100 w=200 "VDD" "a_6774_n402#" 200 0 "a_7610_158#" 200 4800,248 "a_7758_158#" 200 10400,304
device msubckt pfet_05v0 7510 158 7511 159 l=100 w=200 "VDD" "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 200 0 "VDD" 200 17600,576 "a_7610_158#" 200 4800,248
device msubckt pfet_05v0 7142 155 7143 156 l=100 w=200 "VDD" "a_6774_n402#" 200 0 "VDD" 200 19040,436 "a_7242_n384#" 200 17600,576
device msubckt pfet_05v0 6882 79 6883 80 l=100 w=276 "VDD" "PHI_2" 200 0 "a_6774_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 4658 -384 4659 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_4310_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_4778_n384#" 140 12320,456
device msubckt nfet_05v0 4398 -402 4399 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_4310_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 6270 79 6271 80 l=100 w=366 "VDD" "a_5294_158#" 200 0 "DFF_2phase_1$1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 5842 82 5843 83 l=100 w=276 "VDD" "a_5294_158#" 200 0 "VDD" 276 14352,380 "a_5638_38#" 276 24288,728
device msubckt pfet_05v0 5638 82 5639 83 l=100 w=276 "VDD" "a_5638_38#" 200 0 "a_5498_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 3422 -425 3423 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "gc[1]" 264 23232,704
device msubckt nfet_05v0 3047 -425 3048 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "EN" 240 0 "a_2983_n425#" 264 8448,328 "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 2863 -425 2864 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "Q[1]" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704 "a_2983_n425#" 264 8448,328
device msubckt nfet_05v0 2494 -425 2495 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_1518_158#" 240 0 "Q[1]" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 2126 -387 2127 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_1518_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_1862_38#" 158 13904,492
device msubckt nfet_05v0 1902 -387 1903 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_1862_38#" 240 0 "a_1762_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 1642 -387 1643 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_534_n402#" 240 0 "a_1518_158#" 140 7280,244 "a_1762_n387#" 140 10520,298
device msubckt nfet_05v0 1418 -387 1419 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_1002_n384#" 240 0 "a_1370_n387#" 140 3360,188 "a_1518_158#" 140 7280,244
device msubckt nfet_05v0 1250 -387 1251 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_1370_n387#" 140 3360,188
device msubckt pfet_05v0 5398 158 5399 159 l=100 w=200 "VDD" "a_4778_n384#" 200 0 "a_5294_158#" 200 10400,304 "a_5498_158#" 200 17040,416
device msubckt pfet_05v0 5194 158 5195 159 l=100 w=200 "VDD" "a_4310_n402#" 200 0 "a_5146_158#" 200 4800,248 "a_5294_158#" 200 10400,304
device msubckt pfet_05v0 5046 158 5047 159 l=100 w=200 "VDD" "Q[1]" 200 0 "VDD" 200 17600,576 "a_5146_158#" 200 4800,248
device msubckt pfet_05v0 4678 155 4679 156 l=100 w=200 "VDD" "a_4310_n402#" 200 0 "VDD" 200 19040,436 "a_4778_n384#" 200 17600,576
device msubckt pfet_05v0 4418 79 4419 80 l=100 w=276 "VDD" "PHI_1" 200 0 "a_4310_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 882 -384 883 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_534_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_1002_n384#" 140 12320,456
device msubckt nfet_05v0 622 -402 623 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_2" 240 0 "a_534_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 3442 79 3443 80 l=100 w=366 "VDD" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "VDD" 366 32208,908 "gc[1]" 366 32208,908
device msubckt pfet_05v0 3067 79 3068 80 l=100 w=329 "VDD" "EN" 200 0 "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "VDD" 329 28952,834
device msubckt pfet_05v0 2863 79 2864 80 l=100 w=329 "VDD" "Q[1]" 200 0 "VDD" 329 28952,834 "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 2494 79 2495 80 l=100 w=366 "VDD" "a_1518_158#" 200 0 "Q[1]" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 2066 82 2067 83 l=100 w=276 "VDD" "a_1518_158#" 200 0 "VDD" 276 14352,380 "a_1862_38#" 276 24288,728
device msubckt pfet_05v0 1862 82 1863 83 l=100 w=276 "VDD" "a_1862_38#" 200 0 "a_1722_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt nfet_05v0 30 -425 31 -424 l=120 w=264 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_n946_158#" 240 0 "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 264 23232,704 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 264 23232,704
device msubckt nfet_05v0 -338 -387 -337 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_n946_158#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262 "a_n602_38#" 158 13904,492
device msubckt nfet_05v0 -562 -387 -561 -386 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_n602_38#" 240 0 "a_n702_n387#" 158 10520,298 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 8216,262
device msubckt nfet_05v0 -822 -387 -821 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_n1930_n402#" 240 0 "a_n946_158#" 140 7280,244 "a_n702_n387#" 140 10520,298
device msubckt nfet_05v0 -1046 -387 -1045 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_n1462_n384#" 240 0 "a_n1094_n387#" 140 3360,188 "a_n946_158#" 140 7280,244
device msubckt nfet_05v0 -1214 -387 -1213 -386 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "D_in" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 12320,456 "a_n1094_n387#" 140 3360,188
device msubckt pfet_05v0 1622 158 1623 159 l=100 w=200 "VDD" "a_1002_n384#" 200 0 "a_1518_158#" 200 10400,304 "a_1722_158#" 200 17040,416
device msubckt pfet_05v0 1418 158 1419 159 l=100 w=200 "VDD" "a_534_n402#" 200 0 "a_1370_158#" 200 4800,248 "a_1518_158#" 200 10400,304
device msubckt pfet_05v0 1270 158 1271 159 l=100 w=200 "VDD" "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 200 0 "VDD" 200 17600,576 "a_1370_158#" 200 4800,248
device msubckt pfet_05v0 902 155 903 156 l=100 w=200 "VDD" "a_534_n402#" 200 0 "VDD" 200 19040,436 "a_1002_n384#" 200 17600,576
device msubckt pfet_05v0 642 79 643 80 l=100 w=276 "VDD" "PHI_2" 200 0 "a_534_n402#" 276 24288,728 "VDD" 276 19040,436
device msubckt nfet_05v0 -1582 -384 -1581 -383 l=120 w=140 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "a_n1930_n402#" 240 0 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 140 10520,298 "a_n1462_n384#" 140 12320,456
device msubckt nfet_05v0 -1842 -402 -1841 -401 l=120 w=158 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "PHI_1" 240 0 "a_n1930_n402#" 158 13904,492 "DFF_2phase_1$1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 158 10520,298
device msubckt pfet_05v0 30 79 31 80 l=100 w=366 "VDD" "a_n946_158#" 200 0 "DFF_2phase_1$1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1_1.Q" 366 32208,908 "VDD" 366 32208,908
device msubckt pfet_05v0 -398 82 -397 83 l=100 w=276 "VDD" "a_n946_158#" 200 0 "VDD" 276 14352,380 "a_n602_38#" 276 24288,728
device msubckt pfet_05v0 -602 82 -601 83 l=100 w=276 "VDD" "a_n602_38#" 200 0 "a_n742_158#" 276 17040,416 "VDD" 276 14352,380
device msubckt pfet_05v0 -842 158 -841 159 l=100 w=200 "VDD" "a_n1462_n384#" 200 0 "a_n946_158#" 200 10400,304 "a_n742_158#" 200 17040,416
device msubckt pfet_05v0 -1046 158 -1045 159 l=100 w=200 "VDD" "a_n1930_n402#" 200 0 "a_n1094_158#" 200 4800,248 "a_n946_158#" 200 10400,304
device msubckt pfet_05v0 -1194 158 -1193 159 l=100 w=200 "VDD" "D_in" 200 0 "VDD" 200 17600,576 "a_n1094_158#" 200 4800,248
device msubckt pfet_05v0 -1562 155 -1561 156 l=100 w=200 "VDD" "a_n1930_n402#" 200 0 "VDD" 200 19040,436 "a_n1462_n384#" 200 17600,576
device msubckt pfet_05v0 -1822 79 -1821 80 l=100 w=276 "VDD" "PHI_1" 200 0 "a_n1930_n402#" 276 24288,728 "VDD" 276 19040,436
