<?xml version="1.0" encoding="UTF-8" ?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
    <spirit:vendor>Andes</spirit:vendor>
    <spirit:library>Andes_ip</spirit:library>
    <spirit:name>n22_core</spirit:name>
    <spirit:version></spirit:version>
    <spirit:model>
        <spirit:views>
            <spirit:view>
                <spirit:name>verilogwrapper</spirit:name>
                <spirit:envIdentifier>:modelsim.mentor.com:</spirit:envIdentifier>
                <spirit:envIdentifier>:ncsim.cadence.com:</spirit:envIdentifier>
                <spirit:envIdentifier>:vcs.synopsys.com:</spirit:envIdentifier>
                <spirit:envIdentifier>:designcompiler.synopsys.com:</spirit:envIdentifier>
                <spirit:language>Verilog</spirit:language>
                <spirit:modelName>n22_core</spirit:modelName>
            </spirit:view>
        </spirit:views>
        <spirit:ports>
            <spirit:port>
                <spirit:name>dmactive</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>jtag_tck</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>jtag_tms</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>jtag_tdi</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>jtag_tdo</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>jtag_tdo_en</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>disable_ext_debugger</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>dbg_srst_req</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>hart_halted</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>core_clk_aon</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>core_clk</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>core_reset_n</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>por_reset_n</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>reset_bypass</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>clkgate_bypass</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>nmi</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>meip</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>mtime_toggle_a</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>clic_irq</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>31</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>ilm_cs</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>ilm_addr</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>12</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>ilm_byte_we</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>3</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>ilm_wdata</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>31</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>ilm_rdata</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>31</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>clk_ilm_ram</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>dlm_cs</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>dlm_addr</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>12</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>dlm_byte_we</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>3</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>dlm_wdata</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>31</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>dlm_rdata</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>31</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>clk_dlm_ram</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>htrans</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>1</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>hwrite</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>haddr</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>31</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>hsize</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>2</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>hburst</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>2</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>hmastlock</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>hwdata</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>31</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>hprot</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>3</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>master</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>1</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>hrdata</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>31</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>hresp</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>1</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>hready</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>tx_evt</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>rx_evt</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>hart_id</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>31</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>reset_vector</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>31</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>core_wfi_mode</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>core_sleep_value</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
        </spirit:ports>
        <spirit:modelParameters>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>N22_DLM_BASE_ADDR</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.N22_DLM_BASE_ADDR" spirit:bitStringLength="32">0xfffd0000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>N22_ILM_BASE_ADDR</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.N22_ILM_BASE_ADDR" spirit:bitStringLength="32">0xfffb0000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="integer">
                <spirit:name>N22_PPI_BASE_ADDR</spirit:name>
                <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.N22_PPI_BASE_ADDR" spirit:dependency="{(32){}}">0</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="integer">
                <spirit:name>N22_FIO_BASE_ADDR</spirit:name>
                <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.N22_FIO_BASE_ADDR" spirit:dependency="{(32){}}">0</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="integer">
                <spirit:name>N22_DEVICE_REGION0_BASE</spirit:name>
                <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.N22_DEVICE_REGION0_BASE" spirit:dependency="{(32){}}">0</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="integer">
                <spirit:name>N22_DEVICE_REGION1_BASE</spirit:name>
                <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.N22_DEVICE_REGION1_BASE" spirit:dependency="{(32){}}">0</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="integer">
                <spirit:name>N22_DEVICE_REGION2_BASE</spirit:name>
                <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.N22_DEVICE_REGION2_BASE" spirit:dependency="{(32){}}">0</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="integer">
                <spirit:name>N22_DEVICE_REGION3_BASE</spirit:name>
                <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.N22_DEVICE_REGION3_BASE" spirit:dependency="{(32){}}">0</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="integer">
                <spirit:name>N22_DEVICE_REGION4_BASE</spirit:name>
                <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.N22_DEVICE_REGION4_BASE" spirit:dependency="{(32){}}">0</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="integer">
                <spirit:name>N22_DEVICE_REGION5_BASE</spirit:name>
                <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.N22_DEVICE_REGION5_BASE" spirit:dependency="{(32){}}">0</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="integer">
                <spirit:name>N22_DEVICE_REGION6_BASE</spirit:name>
                <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.N22_DEVICE_REGION6_BASE" spirit:dependency="{(32){}}">0</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="integer">
                <spirit:name>N22_DEVICE_REGION7_BASE</spirit:name>
                <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.N22_DEVICE_REGION7_BASE" spirit:dependency="{(32){}}">0</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>N22_TMR_BASE_ADDR</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.N22_TMR_BASE_ADDR" spirit:bitStringLength="32">0xe6000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>N22_CLIC_BASE_ADDR</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.N22_CLIC_BASE_ADDR" spirit:bitStringLength="32">0xe2000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>N22_DEBUG_BASE_ADDR</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.N22_DEBUG_BASE_ADDR" spirit:bitStringLength="32">0xe6800000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="string">
                <spirit:name>DEBUG_INTERFACE</spirit:name>
                <spirit:value spirit:format="string" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEBUG_INTERFACE">"jtag"</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="integer">
                <spirit:name>PROGBUF_SIZE</spirit:name>
                <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PROGBUF_SIZE">8</spirit:value>
            </spirit:modelParameter>
        </spirit:modelParameters>
    </spirit:model>
    <spirit:fileSets>
        <spirit:fileSet>
        <spirit:name>fs-verilogwrapper</spirit:name>
        <spirit:file>
            <spirit:name>$NDS_HOME/andes_ip/n22_core/top/hdl/n22_core.v</spirit:name>
            <spirit:fileType>verilogSource</spirit:fileType>
        </spirit:file>
        </spirit:fileSet>
    </spirit:fileSets>
    <spirit:description>n22_core</spirit:description>
    <spirit:parameters>
        <spirit:parameter>
            <spirit:name>N22_DLM_BASE_ADDR</spirit:name>
            <spirit:displayName>N22_DLM_BASE_ADDR</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.N22_DLM_BASE_ADDR" spirit:bitStringLength="32">0xfffd0000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>N22_ILM_BASE_ADDR</spirit:name>
            <spirit:displayName>N22_ILM_BASE_ADDR</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.N22_ILM_BASE_ADDR" spirit:bitStringLength="32">0xfffb0000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>N22_PPI_BASE_ADDR</spirit:name>
            <spirit:displayName>N22_PPI_BASE_ADDR</spirit:displayName>
            <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="PARAM_VALUE.N22_PPI_BASE_ADDR" spirit:dependency="{(32){}}">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>N22_FIO_BASE_ADDR</spirit:name>
            <spirit:displayName>N22_FIO_BASE_ADDR</spirit:displayName>
            <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="PARAM_VALUE.N22_FIO_BASE_ADDR" spirit:dependency="{(32){}}">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>N22_DEVICE_REGION0_BASE</spirit:name>
            <spirit:displayName>N22_DEVICE_REGION0_BASE</spirit:displayName>
            <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="PARAM_VALUE.N22_DEVICE_REGION0_BASE" spirit:dependency="{(32){}}">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>N22_DEVICE_REGION1_BASE</spirit:name>
            <spirit:displayName>N22_DEVICE_REGION1_BASE</spirit:displayName>
            <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="PARAM_VALUE.N22_DEVICE_REGION1_BASE" spirit:dependency="{(32){}}">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>N22_DEVICE_REGION2_BASE</spirit:name>
            <spirit:displayName>N22_DEVICE_REGION2_BASE</spirit:displayName>
            <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="PARAM_VALUE.N22_DEVICE_REGION2_BASE" spirit:dependency="{(32){}}">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>N22_DEVICE_REGION3_BASE</spirit:name>
            <spirit:displayName>N22_DEVICE_REGION3_BASE</spirit:displayName>
            <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="PARAM_VALUE.N22_DEVICE_REGION3_BASE" spirit:dependency="{(32){}}">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>N22_DEVICE_REGION4_BASE</spirit:name>
            <spirit:displayName>N22_DEVICE_REGION4_BASE</spirit:displayName>
            <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="PARAM_VALUE.N22_DEVICE_REGION4_BASE" spirit:dependency="{(32){}}">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>N22_DEVICE_REGION5_BASE</spirit:name>
            <spirit:displayName>N22_DEVICE_REGION5_BASE</spirit:displayName>
            <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="PARAM_VALUE.N22_DEVICE_REGION5_BASE" spirit:dependency="{(32){}}">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>N22_DEVICE_REGION6_BASE</spirit:name>
            <spirit:displayName>N22_DEVICE_REGION6_BASE</spirit:displayName>
            <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="PARAM_VALUE.N22_DEVICE_REGION6_BASE" spirit:dependency="{(32){}}">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>N22_DEVICE_REGION7_BASE</spirit:name>
            <spirit:displayName>N22_DEVICE_REGION7_BASE</spirit:displayName>
            <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="PARAM_VALUE.N22_DEVICE_REGION7_BASE" spirit:dependency="{(32){}}">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>N22_TMR_BASE_ADDR</spirit:name>
            <spirit:displayName>N22_TMR_BASE_ADDR</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.N22_TMR_BASE_ADDR" spirit:bitStringLength="32">0xe6000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>N22_CLIC_BASE_ADDR</spirit:name>
            <spirit:displayName>N22_CLIC_BASE_ADDR</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.N22_CLIC_BASE_ADDR" spirit:bitStringLength="32">0xe2000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>N22_DEBUG_BASE_ADDR</spirit:name>
            <spirit:displayName>N22_DEBUG_BASE_ADDR</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.N22_DEBUG_BASE_ADDR" spirit:bitStringLength="32">0xe6800000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEBUG_INTERFACE</spirit:name>
            <spirit:displayName>DEBUG_INTERFACE</spirit:displayName>
            <spirit:value spirit:format="string" spirit:resolve="user" spirit:id="PARAM_VALUE.DEBUG_INTERFACE">"jtag"</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>PROGBUF_SIZE</spirit:name>
            <spirit:displayName>PROGBUF_SIZE</spirit:displayName>
            <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PROGBUF_SIZE">8</spirit:value>
        </spirit:parameter>
    </spirit:parameters>
    <spirit:vendorExtensions>
        <xilinx:coreExtensions>
            <xilinx:taxonomies>
                <xilinx:taxonomy>/Embedded_Processing/Processor</xilinx:taxonomy>
            </xilinx:taxonomies>
            <xilinx:displayName>n22_core</xilinx:displayName>
            <xilinx:vendorDisplayName>Andes</xilinx:vendorDisplayName>
            <xilinx:vendorURL>http://www.andestech.com</xilinx:vendorURL>
        </xilinx:coreExtensions>
    </spirit:vendorExtensions>
</spirit:component>
