
Assignment2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084b8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000052c  08008658  08008658  00009658  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b84  08008b84  0000a1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008b84  08008b84  00009b84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b8c  08008b8c  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b8c  08008b8c  00009b8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008b90  08008b90  00009b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008b94  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000350  200001d8  08008d6c  0000a1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000528  08008d6c  0000a528  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001378d  00000000  00000000  0000a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b3e  00000000  00000000  0001d995  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001180  00000000  00000000  000204d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dcc  00000000  00000000  00021658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000044bd  00000000  00000000  00022424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015b72  00000000  00000000  000268e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009eaf0  00000000  00000000  0003c453  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000daf43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b70  00000000  00000000  000daf88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000e0af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008640 	.word	0x08008640

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08008640 	.word	0x08008640

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <lcd_send_cmd>:

uint16_t addr_8=SLAVE_ADDRESS_LCD;


void lcd_send_cmd (char cmd,int i2c_frame_size)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af02      	add	r7, sp, #8
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	6039      	str	r1, [r7, #0]
 8000f8e:	71fb      	strb	r3, [r7, #7]

		uint8_t i2c_frame_data[4];

		i2c_frame_data[0] = (cmd & 0xF0) | 0x0c;
 8000f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f94:	f023 030f 	bic.w	r3, r3, #15
 8000f98:	b25b      	sxtb	r3, r3
 8000f9a:	f043 030c 	orr.w	r3, r3, #12
 8000f9e:	b25b      	sxtb	r3, r3
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	733b      	strb	r3, [r7, #12]
		i2c_frame_data[1] = i2c_frame_data[0] & 0xFB;
 8000fa4:	7b3b      	ldrb	r3, [r7, #12]
 8000fa6:	f023 0304 	bic.w	r3, r3, #4
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	737b      	strb	r3, [r7, #13]

		i2c_frame_data[2] = ((cmd << 4) & 0xF0) | 0x0c;
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb2:	011b      	lsls	r3, r3, #4
 8000fb4:	b25b      	sxtb	r3, r3
 8000fb6:	f043 030c 	orr.w	r3, r3, #12
 8000fba:	b25b      	sxtb	r3, r3
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	73bb      	strb	r3, [r7, #14]
		i2c_frame_data[3] = i2c_frame_data[2] & 0xFB;
 8000fc0:	7bbb      	ldrb	r3, [r7, #14]
 8000fc2:	f023 0304 	bic.w	r3, r3, #4
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	73fb      	strb	r3, [r7, #15]

		// HAL transmits i2c_frame_data[0],[1], ... , i2c_frame_data[i2c_frame_size-1]
		//Please write your own code here
		HAL_I2C_Master_Transmit(&hi2c1, addr_8, i2c_frame_data, i2c_frame_size, 100);
 8000fca:	4b09      	ldr	r3, [pc, #36]	@ (8000ff0 <lcd_send_cmd+0x6c>)
 8000fcc:	8819      	ldrh	r1, [r3, #0]
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	f107 020c 	add.w	r2, r7, #12
 8000fd6:	2064      	movs	r0, #100	@ 0x64
 8000fd8:	9000      	str	r0, [sp, #0]
 8000fda:	4806      	ldr	r0, [pc, #24]	@ (8000ff4 <lcd_send_cmd+0x70>)
 8000fdc:	f002 fc5a 	bl	8003894 <HAL_I2C_Master_Transmit>
		
		HAL_Delay(1);
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	f001 fc29 	bl	8002838 <HAL_Delay>

}
 8000fe6:	bf00      	nop
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	20000000 	.word	0x20000000
 8000ff4:	2000023c 	.word	0x2000023c

08000ff8 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af02      	add	r7, sp, #8
 8000ffe:	4603      	mov	r3, r0
 8001000:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t i2c_frame_data[4];
	data_u = (data&0xf0);
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	f023 030f 	bic.w	r3, r3, #15
 8001008:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	011b      	lsls	r3, r3, #4
 800100e:	73bb      	strb	r3, [r7, #14]
	i2c_frame_data[0] = data_u|0x0D;  //en=1, rs=0
 8001010:	7bfb      	ldrb	r3, [r7, #15]
 8001012:	f043 030d 	orr.w	r3, r3, #13
 8001016:	b2db      	uxtb	r3, r3
 8001018:	723b      	strb	r3, [r7, #8]
	i2c_frame_data[1] = data_u|0x09;  //en=0, rs=0
 800101a:	7bfb      	ldrb	r3, [r7, #15]
 800101c:	f043 0309 	orr.w	r3, r3, #9
 8001020:	b2db      	uxtb	r3, r3
 8001022:	727b      	strb	r3, [r7, #9]
	i2c_frame_data[2] = data_l|0x0D;  //en=1, rs=0
 8001024:	7bbb      	ldrb	r3, [r7, #14]
 8001026:	f043 030d 	orr.w	r3, r3, #13
 800102a:	b2db      	uxtb	r3, r3
 800102c:	72bb      	strb	r3, [r7, #10]
	i2c_frame_data[3] = data_l|0x09;  //en=0, rs=0
 800102e:	7bbb      	ldrb	r3, [r7, #14]
 8001030:	f043 0309 	orr.w	r3, r3, #9
 8001034:	b2db      	uxtb	r3, r3
 8001036:	72fb      	strb	r3, [r7, #11]
	// HAL transmits i2c_frame_data[0],[1], ... , i2c_frame_data[i2c_frame_size-1]
		//Please write your own code here
	
	HAL_I2C_Master_Transmit(&hi2c1, addr_8, i2c_frame_data, 4, 100);
 8001038:	4b08      	ldr	r3, [pc, #32]	@ (800105c <lcd_send_data+0x64>)
 800103a:	8819      	ldrh	r1, [r3, #0]
 800103c:	f107 0208 	add.w	r2, r7, #8
 8001040:	2364      	movs	r3, #100	@ 0x64
 8001042:	9300      	str	r3, [sp, #0]
 8001044:	2304      	movs	r3, #4
 8001046:	4806      	ldr	r0, [pc, #24]	@ (8001060 <lcd_send_data+0x68>)
 8001048:	f002 fc24 	bl	8003894 <HAL_I2C_Master_Transmit>
	
	HAL_Delay(1);
 800104c:	2001      	movs	r0, #1
 800104e:	f001 fbf3 	bl	8002838 <HAL_Delay>
}
 8001052:	bf00      	nop
 8001054:	3710      	adds	r7, #16
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	20000000 	.word	0x20000000
 8001060:	2000023c 	.word	0x2000023c

08001064 <lcd_clear>:

void lcd_clear (void)  // clear display
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
	//send command to clear the display
	//Please write your own code here
	
	lcd_send_cmd(LCD_CLEARDISPLAY, 4);
 8001068:	2104      	movs	r1, #4
 800106a:	2001      	movs	r0, #1
 800106c:	f7ff ff8a 	bl	8000f84 <lcd_send_cmd>
	HAL_Delay(1);
 8001070:	2001      	movs	r0, #1
 8001072:	f001 fbe1 	bl	8002838 <HAL_Delay>
}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <lcd_init>:

void lcd_init (uint16_t addr_7)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b086      	sub	sp, #24
 8001080:	af02      	add	r7, sp, #8
 8001082:	4603      	mov	r3, r0
 8001084:	80fb      	strh	r3, [r7, #6]

	addr_8=addr_7<<1;
 8001086:	88fb      	ldrh	r3, [r7, #6]
 8001088:	005b      	lsls	r3, r3, #1
 800108a:	b29a      	uxth	r2, r3
 800108c:	4b2e      	ldr	r3, [pc, #184]	@ (8001148 <lcd_init+0xcc>)
 800108e:	801a      	strh	r2, [r3, #0]
	// Wait for LCD to power up
		HAL_Delay(50);
 8001090:	2032      	movs	r0, #50	@ 0x32
 8001092:	f001 fbd1 	bl	8002838 <HAL_Delay>

		// Special initialization sequence for 4-bit mode
		// First command
		uint8_t init_data[1] = {0x30};  // 0011 0000 - Function set
 8001096:	2330      	movs	r3, #48	@ 0x30
 8001098:	733b      	strb	r3, [r7, #12]
		HAL_I2C_Master_Transmit(&hi2c1, addr_8, init_data, 1, 100);
 800109a:	4b2b      	ldr	r3, [pc, #172]	@ (8001148 <lcd_init+0xcc>)
 800109c:	8819      	ldrh	r1, [r3, #0]
 800109e:	f107 020c 	add.w	r2, r7, #12
 80010a2:	2364      	movs	r3, #100	@ 0x64
 80010a4:	9300      	str	r3, [sp, #0]
 80010a6:	2301      	movs	r3, #1
 80010a8:	4828      	ldr	r0, [pc, #160]	@ (800114c <lcd_init+0xd0>)
 80010aa:	f002 fbf3 	bl	8003894 <HAL_I2C_Master_Transmit>
		HAL_Delay(5);
 80010ae:	2005      	movs	r0, #5
 80010b0:	f001 fbc2 	bl	8002838 <HAL_Delay>

		// Second command
		HAL_I2C_Master_Transmit(&hi2c1, addr_8, init_data, 1, 100);
 80010b4:	4b24      	ldr	r3, [pc, #144]	@ (8001148 <lcd_init+0xcc>)
 80010b6:	8819      	ldrh	r1, [r3, #0]
 80010b8:	f107 020c 	add.w	r2, r7, #12
 80010bc:	2364      	movs	r3, #100	@ 0x64
 80010be:	9300      	str	r3, [sp, #0]
 80010c0:	2301      	movs	r3, #1
 80010c2:	4822      	ldr	r0, [pc, #136]	@ (800114c <lcd_init+0xd0>)
 80010c4:	f002 fbe6 	bl	8003894 <HAL_I2C_Master_Transmit>
		HAL_Delay(5);
 80010c8:	2005      	movs	r0, #5
 80010ca:	f001 fbb5 	bl	8002838 <HAL_Delay>

		// Third command
		HAL_I2C_Master_Transmit(&hi2c1, addr_8, init_data, 1, 100);
 80010ce:	4b1e      	ldr	r3, [pc, #120]	@ (8001148 <lcd_init+0xcc>)
 80010d0:	8819      	ldrh	r1, [r3, #0]
 80010d2:	f107 020c 	add.w	r2, r7, #12
 80010d6:	2364      	movs	r3, #100	@ 0x64
 80010d8:	9300      	str	r3, [sp, #0]
 80010da:	2301      	movs	r3, #1
 80010dc:	481b      	ldr	r0, [pc, #108]	@ (800114c <lcd_init+0xd0>)
 80010de:	f002 fbd9 	bl	8003894 <HAL_I2C_Master_Transmit>
		HAL_Delay(5);
 80010e2:	2005      	movs	r0, #5
 80010e4:	f001 fba8 	bl	8002838 <HAL_Delay>

		// Set to 4-bit mode
		init_data[0] = 0x20;  // 0010 0000 - 4-bit mode
 80010e8:	2320      	movs	r3, #32
 80010ea:	733b      	strb	r3, [r7, #12]
		HAL_I2C_Master_Transmit(&hi2c1, addr_8, init_data, 1, 100);
 80010ec:	4b16      	ldr	r3, [pc, #88]	@ (8001148 <lcd_init+0xcc>)
 80010ee:	8819      	ldrh	r1, [r3, #0]
 80010f0:	f107 020c 	add.w	r2, r7, #12
 80010f4:	2364      	movs	r3, #100	@ 0x64
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2301      	movs	r3, #1
 80010fa:	4814      	ldr	r0, [pc, #80]	@ (800114c <lcd_init+0xd0>)
 80010fc:	f002 fbca 	bl	8003894 <HAL_I2C_Master_Transmit>
		HAL_Delay(5);
 8001100:	2005      	movs	r0, #5
 8001102:	f001 fb99 	bl	8002838 <HAL_Delay>

		// Now in 4-bit mode, continue with other settings
		lcd_send_cmd(0x28, 4);  // 2 line, 5x8 font size
 8001106:	2104      	movs	r1, #4
 8001108:	2028      	movs	r0, #40	@ 0x28
 800110a:	f7ff ff3b 	bl	8000f84 <lcd_send_cmd>
		HAL_Delay(1);
 800110e:	2001      	movs	r0, #1
 8001110:	f001 fb92 	bl	8002838 <HAL_Delay>
		lcd_send_cmd(0x0C, 4);  // Display on, cursor off
 8001114:	2104      	movs	r1, #4
 8001116:	200c      	movs	r0, #12
 8001118:	f7ff ff34 	bl	8000f84 <lcd_send_cmd>
		HAL_Delay(1);
 800111c:	2001      	movs	r0, #1
 800111e:	f001 fb8b 	bl	8002838 <HAL_Delay>
		lcd_send_cmd(0x06, 4);  // Auto increment cursor, no display shift
 8001122:	2104      	movs	r1, #4
 8001124:	2006      	movs	r0, #6
 8001126:	f7ff ff2d 	bl	8000f84 <lcd_send_cmd>
		HAL_Delay(1);
 800112a:	2001      	movs	r0, #1
 800112c:	f001 fb84 	bl	8002838 <HAL_Delay>
		lcd_send_cmd(0x01, 4);  // Clear display
 8001130:	2104      	movs	r1, #4
 8001132:	2001      	movs	r0, #1
 8001134:	f7ff ff26 	bl	8000f84 <lcd_send_cmd>
		HAL_Delay(2);
 8001138:	2002      	movs	r0, #2
 800113a:	f001 fb7d 	bl	8002838 <HAL_Delay>

}
 800113e:	bf00      	nop
 8001140:	3710      	adds	r7, #16
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	20000000 	.word	0x20000000
 800114c:	2000023c 	.word	0x2000023c

08001150 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
	while (*str) {
 8001158:	e006      	b.n	8001168 <lcd_send_string+0x18>
		lcd_send_data(*str++);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	1c5a      	adds	r2, r3, #1
 800115e:	607a      	str	r2, [r7, #4]
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff ff48 	bl	8000ff8 <lcd_send_data>
	while (*str) {
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d1f4      	bne.n	800115a <lcd_send_string+0xa>
	}
	HAL_Delay(1);
 8001170:	2001      	movs	r0, #1
 8001172:	f001 fb61 	bl	8002838 <HAL_Delay>
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <HAL_TIM_PeriodElapsedCallback>:
uint8_t displayToggle = 0;  // 0 = Pot view, 1 = Ultra view
uint32_t lastToggleTime = 0;
const uint32_t DISPLAY_TOGGLE_INTERVAL = 3000;  // Toggle every 3 seconds

/* TIM2 interrupt callback */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800117e:	b580      	push	{r7, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
    Signals_HandleTimerInterrupt(htim);
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f000 fe4a 	bl	8001e20 <Signals_HandleTimerInterrupt>
}
 800118c:	bf00      	nop
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b090      	sub	sp, #64	@ 0x40
 8001198:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800119a:	f001 fadb 	bl	8002754 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800119e:	f000 f89f 	bl	80012e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011a2:	f000 fa4d 	bl	8001640 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011a6:	f000 fa21 	bl	80015ec <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80011aa:	f000 f955 	bl	8001458 <MX_I2C1_Init>
  MX_TIM1_Init();
 80011ae:	f000 f981 	bl	80014b4 <MX_TIM1_Init>
  MX_ADC1_Init();
 80011b2:	f000 f8ff 	bl	80013b4 <MX_ADC1_Init>
  MX_TIM2_Init();
 80011b6:	f000 f9cd 	bl	8001554 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  lcd_init(0x27);
 80011ba:	2027      	movs	r0, #39	@ 0x27
 80011bc:	f7ff ff5e 	bl	800107c <lcd_init>

  Signals_Init(&htim2, &htim1, &hadc1);
 80011c0:	4a3b      	ldr	r2, [pc, #236]	@ (80012b0 <main+0x11c>)
 80011c2:	493c      	ldr	r1, [pc, #240]	@ (80012b4 <main+0x120>)
 80011c4:	483c      	ldr	r0, [pc, #240]	@ (80012b8 <main+0x124>)
 80011c6:	f000 fdf9 	bl	8001dbc <Signals_Init>

  // Welcome message
  lcd_clear();
 80011ca:	f7ff ff4b 	bl	8001064 <lcd_clear>
  lcd_send_string("Dual Sensor");
 80011ce:	483b      	ldr	r0, [pc, #236]	@ (80012bc <main+0x128>)
 80011d0:	f7ff ffbe 	bl	8001150 <lcd_send_string>
  lcd_send_cmd(LCD_LINE2, 4);
 80011d4:	2104      	movs	r1, #4
 80011d6:	20c0      	movs	r0, #192	@ 0xc0
 80011d8:	f7ff fed4 	bl	8000f84 <lcd_send_cmd>
  lcd_send_string("Recorder v1.0");
 80011dc:	4838      	ldr	r0, [pc, #224]	@ (80012c0 <main+0x12c>)
 80011de:	f7ff ffb7 	bl	8001150 <lcd_send_string>

  char buffer[50];

  HAL_Delay(2000);
 80011e2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011e6:	f001 fb27 	bl	8002838 <HAL_Delay>
  lcd_clear();
 80011ea:	f7ff ff3b 	bl	8001064 <lcd_clear>
  lcd_send_string("Press B1 to");
 80011ee:	4835      	ldr	r0, [pc, #212]	@ (80012c4 <main+0x130>)
 80011f0:	f7ff ffae 	bl	8001150 <lcd_send_string>
  lcd_send_cmd(LCD_LINE2, 4);
 80011f4:	2104      	movs	r1, #4
 80011f6:	20c0      	movs	r0, #192	@ 0xc0
 80011f8:	f7ff fec4 	bl	8000f84 <lcd_send_cmd>
  lcd_send_string("start recording");
 80011fc:	4832      	ldr	r0, [pc, #200]	@ (80012c8 <main+0x134>)
 80011fe:	f7ff ffa7 	bl	8001150 <lcd_send_string>

  // Init toggle timing
  lastToggleTime = HAL_GetTick();
 8001202:	f001 fb0d 	bl	8002820 <HAL_GetTick>
 8001206:	4603      	mov	r3, r0
 8001208:	4a30      	ldr	r2, [pc, #192]	@ (80012cc <main+0x138>)
 800120a:	6013      	str	r3, [r2, #0]
  uint32_t lastDisplayUpdateTime = 0;
 800120c:	2300      	movs	r3, #0
 800120e:	63fb      	str	r3, [r7, #60]	@ 0x3c
//    if (HAL_GetTick() - lastDebugTime > 500) {
//        Signals_DebugOutput();
//        lastDebugTime = HAL_GetTick();
//    }
    /* USER CODE END WHILE */
	  uint32_t currentTime = HAL_GetTick();
 8001210:	f001 fb06 	bl	8002820 <HAL_GetTick>
 8001214:	63b8      	str	r0, [r7, #56]	@ 0x38

	  /* Read button state (B1 is active low) */
	  prevButtonState = buttonState;
 8001216:	4b2e      	ldr	r3, [pc, #184]	@ (80012d0 <main+0x13c>)
 8001218:	781a      	ldrb	r2, [r3, #0]
 800121a:	4b2e      	ldr	r3, [pc, #184]	@ (80012d4 <main+0x140>)
 800121c:	701a      	strb	r2, [r3, #0]
	  buttonState = !HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);  // Invert because button is active low
 800121e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001222:	482d      	ldr	r0, [pc, #180]	@ (80012d8 <main+0x144>)
 8001224:	f002 f9c0 	bl	80035a8 <HAL_GPIO_ReadPin>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	bf0c      	ite	eq
 800122e:	2301      	moveq	r3, #1
 8001230:	2300      	movne	r3, #0
 8001232:	b2db      	uxtb	r3, r3
 8001234:	461a      	mov	r2, r3
 8001236:	4b26      	ldr	r3, [pc, #152]	@ (80012d0 <main+0x13c>)
 8001238:	701a      	strb	r2, [r3, #0]

	  /* Button press detection (rising edge) */
	  if (buttonState && !prevButtonState) {
 800123a:	4b25      	ldr	r3, [pc, #148]	@ (80012d0 <main+0x13c>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d00d      	beq.n	800125e <main+0xca>
 8001242:	4b24      	ldr	r3, [pc, #144]	@ (80012d4 <main+0x140>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d109      	bne.n	800125e <main+0xca>
		  if (!Signals_IsRecording()) {
 800124a:	f000 fe4d 	bl	8001ee8 <Signals_IsRecording>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d102      	bne.n	800125a <main+0xc6>
			  Signals_StartRecording();
 8001254:	f000 fe2c 	bl	8001eb0 <Signals_StartRecording>
 8001258:	e001      	b.n	800125e <main+0xca>
		  } else {
			  Signals_StopRecording();
 800125a:	f000 fe37 	bl	8001ecc <Signals_StopRecording>
		  }
	  }

	  /* Toggle display if needed */
	  if (currentTime - lastToggleTime > DISPLAY_TOGGLE_INTERVAL) {
 800125e:	4b1b      	ldr	r3, [pc, #108]	@ (80012cc <main+0x138>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800126a:	4293      	cmp	r3, r2
 800126c:	d90c      	bls.n	8001288 <main+0xf4>
		  displayToggle = !displayToggle;
 800126e:	4b1b      	ldr	r3, [pc, #108]	@ (80012dc <main+0x148>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	bf0c      	ite	eq
 8001276:	2301      	moveq	r3, #1
 8001278:	2300      	movne	r3, #0
 800127a:	b2db      	uxtb	r3, r3
 800127c:	461a      	mov	r2, r3
 800127e:	4b17      	ldr	r3, [pc, #92]	@ (80012dc <main+0x148>)
 8001280:	701a      	strb	r2, [r3, #0]
		  lastToggleTime = currentTime;
 8001282:	4a12      	ldr	r2, [pc, #72]	@ (80012cc <main+0x138>)
 8001284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001286:	6013      	str	r3, [r2, #0]
	  }

	  /* Update display at reasonable rate (5Hz is plenty for LCD) */
	  if (currentTime - lastDisplayUpdateTime >= 200) {
 8001288:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800128a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2bc7      	cmp	r3, #199	@ 0xc7
 8001290:	d90a      	bls.n	80012a8 <main+0x114>
		  /* Display statistics on LCD based on current view */
		  if (displayToggle == 0) {
 8001292:	4b12      	ldr	r3, [pc, #72]	@ (80012dc <main+0x148>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d102      	bne.n	80012a0 <main+0x10c>
			  Signals_DisplayPotView();
 800129a:	f000 fe31 	bl	8001f00 <Signals_DisplayPotView>
 800129e:	e001      	b.n	80012a4 <main+0x110>
		  } else {
			  Signals_DisplayUltraView();
 80012a0:	f000 fece 	bl	8002040 <Signals_DisplayUltraView>
		  }
		  lastDisplayUpdateTime = currentTime;
 80012a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80012a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  }

	  /* Small delay for system performance */
	  HAL_Delay(1);
 80012a8:	2001      	movs	r0, #1
 80012aa:	f001 fac5 	bl	8002838 <HAL_Delay>
    {
 80012ae:	e7af      	b.n	8001210 <main+0x7c>
 80012b0:	200001f4 	.word	0x200001f4
 80012b4:	20000290 	.word	0x20000290
 80012b8:	200002d8 	.word	0x200002d8
 80012bc:	08008658 	.word	0x08008658
 80012c0:	08008664 	.word	0x08008664
 80012c4:	08008674 	.word	0x08008674
 80012c8:	08008680 	.word	0x08008680
 80012cc:	2000036c 	.word	0x2000036c
 80012d0:	20000368 	.word	0x20000368
 80012d4:	20000369 	.word	0x20000369
 80012d8:	40020800 	.word	0x40020800
 80012dc:	2000036a 	.word	0x2000036a

080012e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b094      	sub	sp, #80	@ 0x50
 80012e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012e6:	f107 0320 	add.w	r3, r7, #32
 80012ea:	2230      	movs	r2, #48	@ 0x30
 80012ec:	2100      	movs	r1, #0
 80012ee:	4618      	mov	r0, r3
 80012f0:	f005 f8d9 	bl	80064a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	60da      	str	r2, [r3, #12]
 8001302:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001304:	2300      	movs	r3, #0
 8001306:	60bb      	str	r3, [r7, #8]
 8001308:	4b28      	ldr	r3, [pc, #160]	@ (80013ac <SystemClock_Config+0xcc>)
 800130a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800130c:	4a27      	ldr	r2, [pc, #156]	@ (80013ac <SystemClock_Config+0xcc>)
 800130e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001312:	6413      	str	r3, [r2, #64]	@ 0x40
 8001314:	4b25      	ldr	r3, [pc, #148]	@ (80013ac <SystemClock_Config+0xcc>)
 8001316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001318:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800131c:	60bb      	str	r3, [r7, #8]
 800131e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001320:	2300      	movs	r3, #0
 8001322:	607b      	str	r3, [r7, #4]
 8001324:	4b22      	ldr	r3, [pc, #136]	@ (80013b0 <SystemClock_Config+0xd0>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a21      	ldr	r2, [pc, #132]	@ (80013b0 <SystemClock_Config+0xd0>)
 800132a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800132e:	6013      	str	r3, [r2, #0]
 8001330:	4b1f      	ldr	r3, [pc, #124]	@ (80013b0 <SystemClock_Config+0xd0>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001338:	607b      	str	r3, [r7, #4]
 800133a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800133c:	2302      	movs	r3, #2
 800133e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001340:	2301      	movs	r3, #1
 8001342:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001344:	2310      	movs	r3, #16
 8001346:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001348:	2302      	movs	r3, #2
 800134a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800134c:	2300      	movs	r3, #0
 800134e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001350:	2310      	movs	r3, #16
 8001352:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001354:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001358:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800135a:	2304      	movs	r3, #4
 800135c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800135e:	2304      	movs	r3, #4
 8001360:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001362:	f107 0320 	add.w	r3, r7, #32
 8001366:	4618      	mov	r0, r3
 8001368:	f002 fdee 	bl	8003f48 <HAL_RCC_OscConfig>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001372:	f000 f9e1 	bl	8001738 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001376:	230f      	movs	r3, #15
 8001378:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800137a:	2302      	movs	r3, #2
 800137c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800137e:	2300      	movs	r3, #0
 8001380:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001382:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001386:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001388:	2300      	movs	r3, #0
 800138a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800138c:	f107 030c 	add.w	r3, r7, #12
 8001390:	2102      	movs	r1, #2
 8001392:	4618      	mov	r0, r3
 8001394:	f003 f850 	bl	8004438 <HAL_RCC_ClockConfig>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800139e:	f000 f9cb 	bl	8001738 <Error_Handler>
  }
}
 80013a2:	bf00      	nop
 80013a4:	3750      	adds	r7, #80	@ 0x50
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40023800 	.word	0x40023800
 80013b0:	40007000 	.word	0x40007000

080013b4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013ba:	463b      	mov	r3, r7
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80013c6:	4b21      	ldr	r3, [pc, #132]	@ (800144c <MX_ADC1_Init+0x98>)
 80013c8:	4a21      	ldr	r2, [pc, #132]	@ (8001450 <MX_ADC1_Init+0x9c>)
 80013ca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013cc:	4b1f      	ldr	r3, [pc, #124]	@ (800144c <MX_ADC1_Init+0x98>)
 80013ce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80013d2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013d4:	4b1d      	ldr	r3, [pc, #116]	@ (800144c <MX_ADC1_Init+0x98>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80013da:	4b1c      	ldr	r3, [pc, #112]	@ (800144c <MX_ADC1_Init+0x98>)
 80013dc:	2200      	movs	r2, #0
 80013de:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013e0:	4b1a      	ldr	r3, [pc, #104]	@ (800144c <MX_ADC1_Init+0x98>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013e6:	4b19      	ldr	r3, [pc, #100]	@ (800144c <MX_ADC1_Init+0x98>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013ee:	4b17      	ldr	r3, [pc, #92]	@ (800144c <MX_ADC1_Init+0x98>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013f4:	4b15      	ldr	r3, [pc, #84]	@ (800144c <MX_ADC1_Init+0x98>)
 80013f6:	4a17      	ldr	r2, [pc, #92]	@ (8001454 <MX_ADC1_Init+0xa0>)
 80013f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013fa:	4b14      	ldr	r3, [pc, #80]	@ (800144c <MX_ADC1_Init+0x98>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001400:	4b12      	ldr	r3, [pc, #72]	@ (800144c <MX_ADC1_Init+0x98>)
 8001402:	2201      	movs	r2, #1
 8001404:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001406:	4b11      	ldr	r3, [pc, #68]	@ (800144c <MX_ADC1_Init+0x98>)
 8001408:	2200      	movs	r2, #0
 800140a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800140e:	4b0f      	ldr	r3, [pc, #60]	@ (800144c <MX_ADC1_Init+0x98>)
 8001410:	2201      	movs	r2, #1
 8001412:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001414:	480d      	ldr	r0, [pc, #52]	@ (800144c <MX_ADC1_Init+0x98>)
 8001416:	f001 fa33 	bl	8002880 <HAL_ADC_Init>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001420:	f000 f98a 	bl	8001738 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001424:	2300      	movs	r3, #0
 8001426:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001428:	2301      	movs	r3, #1
 800142a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800142c:	2303      	movs	r3, #3
 800142e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001430:	463b      	mov	r3, r7
 8001432:	4619      	mov	r1, r3
 8001434:	4805      	ldr	r0, [pc, #20]	@ (800144c <MX_ADC1_Init+0x98>)
 8001436:	f001 fbe7 	bl	8002c08 <HAL_ADC_ConfigChannel>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001440:	f000 f97a 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001444:	bf00      	nop
 8001446:	3710      	adds	r7, #16
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	200001f4 	.word	0x200001f4
 8001450:	40012000 	.word	0x40012000
 8001454:	0f000001 	.word	0x0f000001

08001458 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800145c:	4b12      	ldr	r3, [pc, #72]	@ (80014a8 <MX_I2C1_Init+0x50>)
 800145e:	4a13      	ldr	r2, [pc, #76]	@ (80014ac <MX_I2C1_Init+0x54>)
 8001460:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001462:	4b11      	ldr	r3, [pc, #68]	@ (80014a8 <MX_I2C1_Init+0x50>)
 8001464:	4a12      	ldr	r2, [pc, #72]	@ (80014b0 <MX_I2C1_Init+0x58>)
 8001466:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001468:	4b0f      	ldr	r3, [pc, #60]	@ (80014a8 <MX_I2C1_Init+0x50>)
 800146a:	2200      	movs	r2, #0
 800146c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800146e:	4b0e      	ldr	r3, [pc, #56]	@ (80014a8 <MX_I2C1_Init+0x50>)
 8001470:	2200      	movs	r2, #0
 8001472:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001474:	4b0c      	ldr	r3, [pc, #48]	@ (80014a8 <MX_I2C1_Init+0x50>)
 8001476:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800147a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800147c:	4b0a      	ldr	r3, [pc, #40]	@ (80014a8 <MX_I2C1_Init+0x50>)
 800147e:	2200      	movs	r2, #0
 8001480:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001482:	4b09      	ldr	r3, [pc, #36]	@ (80014a8 <MX_I2C1_Init+0x50>)
 8001484:	2200      	movs	r2, #0
 8001486:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001488:	4b07      	ldr	r3, [pc, #28]	@ (80014a8 <MX_I2C1_Init+0x50>)
 800148a:	2200      	movs	r2, #0
 800148c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800148e:	4b06      	ldr	r3, [pc, #24]	@ (80014a8 <MX_I2C1_Init+0x50>)
 8001490:	2200      	movs	r2, #0
 8001492:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001494:	4804      	ldr	r0, [pc, #16]	@ (80014a8 <MX_I2C1_Init+0x50>)
 8001496:	f002 f8b9 	bl	800360c <HAL_I2C_Init>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014a0:	f000 f94a 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014a4:	bf00      	nop
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	2000023c 	.word	0x2000023c
 80014ac:	40005400 	.word	0x40005400
 80014b0:	000186a0 	.word	0x000186a0

080014b4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b086      	sub	sp, #24
 80014b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ba:	f107 0308 	add.w	r3, r7, #8
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	605a      	str	r2, [r3, #4]
 80014c4:	609a      	str	r2, [r3, #8]
 80014c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014c8:	463b      	mov	r3, r7
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
 80014ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014d0:	4b1e      	ldr	r3, [pc, #120]	@ (800154c <MX_TIM1_Init+0x98>)
 80014d2:	4a1f      	ldr	r2, [pc, #124]	@ (8001550 <MX_TIM1_Init+0x9c>)
 80014d4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80014d6:	4b1d      	ldr	r3, [pc, #116]	@ (800154c <MX_TIM1_Init+0x98>)
 80014d8:	2247      	movs	r2, #71	@ 0x47
 80014da:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014dc:	4b1b      	ldr	r3, [pc, #108]	@ (800154c <MX_TIM1_Init+0x98>)
 80014de:	2200      	movs	r2, #0
 80014e0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80014e2:	4b1a      	ldr	r3, [pc, #104]	@ (800154c <MX_TIM1_Init+0x98>)
 80014e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014e8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ea:	4b18      	ldr	r3, [pc, #96]	@ (800154c <MX_TIM1_Init+0x98>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014f0:	4b16      	ldr	r3, [pc, #88]	@ (800154c <MX_TIM1_Init+0x98>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014f6:	4b15      	ldr	r3, [pc, #84]	@ (800154c <MX_TIM1_Init+0x98>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80014fc:	4813      	ldr	r0, [pc, #76]	@ (800154c <MX_TIM1_Init+0x98>)
 80014fe:	f003 f9bb 	bl	8004878 <HAL_TIM_Base_Init>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001508:	f000 f916 	bl	8001738 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800150c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001510:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001512:	f107 0308 	add.w	r3, r7, #8
 8001516:	4619      	mov	r1, r3
 8001518:	480c      	ldr	r0, [pc, #48]	@ (800154c <MX_TIM1_Init+0x98>)
 800151a:	f003 fba9 	bl	8004c70 <HAL_TIM_ConfigClockSource>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001524:	f000 f908 	bl	8001738 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001528:	2300      	movs	r3, #0
 800152a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800152c:	2300      	movs	r3, #0
 800152e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001530:	463b      	mov	r3, r7
 8001532:	4619      	mov	r1, r3
 8001534:	4805      	ldr	r0, [pc, #20]	@ (800154c <MX_TIM1_Init+0x98>)
 8001536:	f003 fdab 	bl	8005090 <HAL_TIMEx_MasterConfigSynchronization>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001540:	f000 f8fa 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001544:	bf00      	nop
 8001546:	3718      	adds	r7, #24
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	20000290 	.word	0x20000290
 8001550:	40010000 	.word	0x40010000

08001554 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b086      	sub	sp, #24
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800155a:	f107 0308 	add.w	r3, r7, #8
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]
 8001564:	609a      	str	r2, [r3, #8]
 8001566:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001568:	463b      	mov	r3, r7
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001570:	4b1d      	ldr	r3, [pc, #116]	@ (80015e8 <MX_TIM2_Init+0x94>)
 8001572:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001576:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8001578:	4b1b      	ldr	r3, [pc, #108]	@ (80015e8 <MX_TIM2_Init+0x94>)
 800157a:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800157e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001580:	4b19      	ldr	r3, [pc, #100]	@ (80015e8 <MX_TIM2_Init+0x94>)
 8001582:	2200      	movs	r2, #0
 8001584:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001586:	4b18      	ldr	r3, [pc, #96]	@ (80015e8 <MX_TIM2_Init+0x94>)
 8001588:	2209      	movs	r2, #9
 800158a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800158c:	4b16      	ldr	r3, [pc, #88]	@ (80015e8 <MX_TIM2_Init+0x94>)
 800158e:	2200      	movs	r2, #0
 8001590:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001592:	4b15      	ldr	r3, [pc, #84]	@ (80015e8 <MX_TIM2_Init+0x94>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001598:	4813      	ldr	r0, [pc, #76]	@ (80015e8 <MX_TIM2_Init+0x94>)
 800159a:	f003 f96d 	bl	8004878 <HAL_TIM_Base_Init>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80015a4:	f000 f8c8 	bl	8001738 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015ae:	f107 0308 	add.w	r3, r7, #8
 80015b2:	4619      	mov	r1, r3
 80015b4:	480c      	ldr	r0, [pc, #48]	@ (80015e8 <MX_TIM2_Init+0x94>)
 80015b6:	f003 fb5b 	bl	8004c70 <HAL_TIM_ConfigClockSource>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80015c0:	f000 f8ba 	bl	8001738 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015c4:	2300      	movs	r3, #0
 80015c6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c8:	2300      	movs	r3, #0
 80015ca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015cc:	463b      	mov	r3, r7
 80015ce:	4619      	mov	r1, r3
 80015d0:	4805      	ldr	r0, [pc, #20]	@ (80015e8 <MX_TIM2_Init+0x94>)
 80015d2:	f003 fd5d 	bl	8005090 <HAL_TIMEx_MasterConfigSynchronization>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80015dc:	f000 f8ac 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015e0:	bf00      	nop
 80015e2:	3718      	adds	r7, #24
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	200002d8 	.word	0x200002d8

080015ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015f0:	4b11      	ldr	r3, [pc, #68]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 80015f2:	4a12      	ldr	r2, [pc, #72]	@ (800163c <MX_USART2_UART_Init+0x50>)
 80015f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015f6:	4b10      	ldr	r3, [pc, #64]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 80015f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 8001600:	2200      	movs	r2, #0
 8001602:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001604:	4b0c      	ldr	r3, [pc, #48]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 8001606:	2200      	movs	r2, #0
 8001608:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800160a:	4b0b      	ldr	r3, [pc, #44]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 800160c:	2200      	movs	r2, #0
 800160e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001610:	4b09      	ldr	r3, [pc, #36]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 8001612:	220c      	movs	r2, #12
 8001614:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001616:	4b08      	ldr	r3, [pc, #32]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 8001618:	2200      	movs	r2, #0
 800161a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800161c:	4b06      	ldr	r3, [pc, #24]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 800161e:	2200      	movs	r2, #0
 8001620:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001622:	4805      	ldr	r0, [pc, #20]	@ (8001638 <MX_USART2_UART_Init+0x4c>)
 8001624:	f003 fdb6 	bl	8005194 <HAL_UART_Init>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800162e:	f000 f883 	bl	8001738 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001632:	bf00      	nop
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	20000320 	.word	0x20000320
 800163c:	40004400 	.word	0x40004400

08001640 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b08a      	sub	sp, #40	@ 0x28
 8001644:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001646:	f107 0314 	add.w	r3, r7, #20
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	605a      	str	r2, [r3, #4]
 8001650:	609a      	str	r2, [r3, #8]
 8001652:	60da      	str	r2, [r3, #12]
 8001654:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	613b      	str	r3, [r7, #16]
 800165a:	4b34      	ldr	r3, [pc, #208]	@ (800172c <MX_GPIO_Init+0xec>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165e:	4a33      	ldr	r2, [pc, #204]	@ (800172c <MX_GPIO_Init+0xec>)
 8001660:	f043 0304 	orr.w	r3, r3, #4
 8001664:	6313      	str	r3, [r2, #48]	@ 0x30
 8001666:	4b31      	ldr	r3, [pc, #196]	@ (800172c <MX_GPIO_Init+0xec>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	f003 0304 	and.w	r3, r3, #4
 800166e:	613b      	str	r3, [r7, #16]
 8001670:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	60fb      	str	r3, [r7, #12]
 8001676:	4b2d      	ldr	r3, [pc, #180]	@ (800172c <MX_GPIO_Init+0xec>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167a:	4a2c      	ldr	r2, [pc, #176]	@ (800172c <MX_GPIO_Init+0xec>)
 800167c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001680:	6313      	str	r3, [r2, #48]	@ 0x30
 8001682:	4b2a      	ldr	r3, [pc, #168]	@ (800172c <MX_GPIO_Init+0xec>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	60bb      	str	r3, [r7, #8]
 8001692:	4b26      	ldr	r3, [pc, #152]	@ (800172c <MX_GPIO_Init+0xec>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001696:	4a25      	ldr	r2, [pc, #148]	@ (800172c <MX_GPIO_Init+0xec>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6313      	str	r3, [r2, #48]	@ 0x30
 800169e:	4b23      	ldr	r3, [pc, #140]	@ (800172c <MX_GPIO_Init+0xec>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	60bb      	str	r3, [r7, #8]
 80016a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	607b      	str	r3, [r7, #4]
 80016ae:	4b1f      	ldr	r3, [pc, #124]	@ (800172c <MX_GPIO_Init+0xec>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	4a1e      	ldr	r2, [pc, #120]	@ (800172c <MX_GPIO_Init+0xec>)
 80016b4:	f043 0302 	orr.w	r3, r3, #2
 80016b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ba:	4b1c      	ldr	r3, [pc, #112]	@ (800172c <MX_GPIO_Init+0xec>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	607b      	str	r3, [r7, #4]
 80016c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|TRIG_Pin, GPIO_PIN_RESET);
 80016c6:	2200      	movs	r2, #0
 80016c8:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80016cc:	4818      	ldr	r0, [pc, #96]	@ (8001730 <MX_GPIO_Init+0xf0>)
 80016ce:	f001 ff83 	bl	80035d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016d2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016d8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80016dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016e2:	f107 0314 	add.w	r3, r7, #20
 80016e6:	4619      	mov	r1, r3
 80016e8:	4812      	ldr	r0, [pc, #72]	@ (8001734 <MX_GPIO_Init+0xf4>)
 80016ea:	f001 fdd9 	bl	80032a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO_Pin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 80016ee:	2310      	movs	r3, #16
 80016f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016f2:	2300      	movs	r3, #0
 80016f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f6:	2300      	movs	r3, #0
 80016f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 80016fa:	f107 0314 	add.w	r3, r7, #20
 80016fe:	4619      	mov	r1, r3
 8001700:	480b      	ldr	r0, [pc, #44]	@ (8001730 <MX_GPIO_Init+0xf0>)
 8001702:	f001 fdcd 	bl	80032a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin TRIG_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|TRIG_Pin;
 8001706:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 800170a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800170c:	2301      	movs	r3, #1
 800170e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001710:	2300      	movs	r3, #0
 8001712:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001714:	2300      	movs	r3, #0
 8001716:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001718:	f107 0314 	add.w	r3, r7, #20
 800171c:	4619      	mov	r1, r3
 800171e:	4804      	ldr	r0, [pc, #16]	@ (8001730 <MX_GPIO_Init+0xf0>)
 8001720:	f001 fdbe 	bl	80032a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001724:	bf00      	nop
 8001726:	3728      	adds	r7, #40	@ 0x28
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	40023800 	.word	0x40023800
 8001730:	40020000 	.word	0x40020000
 8001734:	40020800 	.word	0x40020800

08001738 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800173c:	b672      	cpsid	i
}
 800173e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001740:	bf00      	nop
 8001742:	e7fd      	b.n	8001740 <Error_Handler+0x8>

08001744 <Potentiometer_Init>:
/**
  * @brief Initialize potentiometer (ADC settings)
  * @param hadc Pointer to ADC handle
  * @retval None
  */
void Potentiometer_Init(ADC_HandleTypeDef *hadc) {
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
    potADC = hadc;
 800174c:	4a04      	ldr	r2, [pc, #16]	@ (8001760 <Potentiometer_Init+0x1c>)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6013      	str	r3, [r2, #0]
}
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	20000370 	.word	0x20000370

08001764 <Potentiometer_Read>:

uint16_t Potentiometer_Read(void) {
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
    // Start conversion
    HAL_ADC_Start(potADC);
 800176a:	4b10      	ldr	r3, [pc, #64]	@ (80017ac <Potentiometer_Read+0x48>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4618      	mov	r0, r3
 8001770:	f001 f8ca 	bl	8002908 <HAL_ADC_Start>

    // Wait for conversion to complete with timeout
    if (HAL_ADC_PollForConversion(potADC, 10) != HAL_OK) {
 8001774:	4b0d      	ldr	r3, [pc, #52]	@ (80017ac <Potentiometer_Read+0x48>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	210a      	movs	r1, #10
 800177a:	4618      	mov	r0, r3
 800177c:	f001 f9ab 	bl	8002ad6 <HAL_ADC_PollForConversion>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <Potentiometer_Read+0x26>
        return 0; // Return 0 if timeout or error
 8001786:	2300      	movs	r3, #0
 8001788:	e00c      	b.n	80017a4 <Potentiometer_Read+0x40>
    }

    // Read ADC value
    uint16_t value = HAL_ADC_GetValue(potADC);
 800178a:	4b08      	ldr	r3, [pc, #32]	@ (80017ac <Potentiometer_Read+0x48>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4618      	mov	r0, r3
 8001790:	f001 fa2c 	bl	8002bec <HAL_ADC_GetValue>
 8001794:	4603      	mov	r3, r0
 8001796:	80fb      	strh	r3, [r7, #6]

    // Stop conversion
    HAL_ADC_Stop(potADC);
 8001798:	4b04      	ldr	r3, [pc, #16]	@ (80017ac <Potentiometer_Read+0x48>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4618      	mov	r0, r3
 800179e:	f001 f967 	bl	8002a70 <HAL_ADC_Stop>

    return value;
 80017a2:	88fb      	ldrh	r3, [r7, #6]
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3708      	adds	r7, #8
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20000370 	.word	0x20000370

080017b0 <Potentiometer_GetVoltage>:
/**
  * @brief Get voltage from potentiometer (0-3.3V)
  * @retval Voltage in volts
  */
float Potentiometer_GetVoltage(void) {
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
    uint16_t rawValue = Potentiometer_Read();
 80017b6:	f7ff ffd5 	bl	8001764 <Potentiometer_Read>
 80017ba:	4603      	mov	r3, r0
 80017bc:	80fb      	strh	r3, [r7, #6]

    // Ensure valid reading
    if (rawValue == 0 && HAL_ADC_GetState(potADC) != HAL_ADC_STATE_READY) {
 80017be:	88fb      	ldrh	r3, [r7, #6]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d10a      	bne.n	80017da <Potentiometer_GetVoltage+0x2a>
 80017c4:	4b16      	ldr	r3, [pc, #88]	@ (8001820 <Potentiometer_GetVoltage+0x70>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f001 fb4f 	bl	8002e6c <HAL_ADC_GetState>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d002      	beq.n	80017da <Potentiometer_GetVoltage+0x2a>
        return 0.0f; // Return 0 if ADC is not ready
 80017d4:	f04f 0300 	mov.w	r3, #0
 80017d8:	e01b      	b.n	8001812 <Potentiometer_GetVoltage+0x62>
    }

    // Convert to voltage (assuming 12-bit ADC and 3.3V reference)
    // Add a small epsilon to avoid negative zero (-0.00) in display
    float voltage = ((float)rawValue * 3.3f) / 4095.0f;
 80017da:	88fb      	ldrh	r3, [r7, #6]
 80017dc:	ee07 3a90 	vmov	s15, r3
 80017e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017e4:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001824 <Potentiometer_GetVoltage+0x74>
 80017e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80017ec:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001828 <Potentiometer_GetVoltage+0x78>
 80017f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017f4:	edc7 7a00 	vstr	s15, [r7]
    return voltage < 0.001f ? 0.0f : voltage;  // Prevent negative zero
 80017f8:	edd7 7a00 	vldr	s15, [r7]
 80017fc:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800182c <Potentiometer_GetVoltage+0x7c>
 8001800:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001808:	d502      	bpl.n	8001810 <Potentiometer_GetVoltage+0x60>
 800180a:	f04f 0300 	mov.w	r3, #0
 800180e:	e000      	b.n	8001812 <Potentiometer_GetVoltage+0x62>
 8001810:	683b      	ldr	r3, [r7, #0]
}
 8001812:	ee07 3a90 	vmov	s15, r3
 8001816:	eeb0 0a67 	vmov.f32	s0, s15
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	20000370 	.word	0x20000370
 8001824:	40533333 	.word	0x40533333
 8001828:	457ff000 	.word	0x457ff000
 800182c:	3a83126f 	.word	0x3a83126f

08001830 <PotRecording_Init>:
#include "i2c-lcd.h"
#include <stdio.h>
#include <string.h>

/* Potentiometer recording functions */
void PotRecording_Init(PotRecordingData *data) {
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
    data->startTime = 0;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]
    data->elapsedTime = 0;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2200      	movs	r2, #0
 8001842:	605a      	str	r2, [r3, #4]
    data->minVoltage = 3.3f;  // Initialize to max possible value
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4a0e      	ldr	r2, [pc, #56]	@ (8001880 <PotRecording_Init+0x50>)
 8001848:	609a      	str	r2, [r3, #8]
    data->maxVoltage = 0.0f;  // Initialize to min possible value
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	f04f 0200 	mov.w	r2, #0
 8001850:	60da      	str	r2, [r3, #12]
    data->peakCount = 0;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2200      	movs	r2, #0
 8001856:	611a      	str	r2, [r3, #16]
    data->isRecording = 0;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2200      	movs	r2, #0
 800185c:	751a      	strb	r2, [r3, #20]
    data->lastVoltage = 0.0f;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f04f 0200 	mov.w	r2, #0
 8001864:	619a      	str	r2, [r3, #24]
    data->risingEdge = 0;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2200      	movs	r2, #0
 800186a:	771a      	strb	r2, [r3, #28]
    data->peakThreshold = 0.1f;  // 10% of range as threshold for peaks
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	4a05      	ldr	r2, [pc, #20]	@ (8001884 <PotRecording_Init+0x54>)
 8001870:	621a      	str	r2, [r3, #32]
}
 8001872:	bf00      	nop
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	40533333 	.word	0x40533333
 8001884:	3dcccccd 	.word	0x3dcccccd

08001888 <PotRecording_Start>:

void PotRecording_Start(PotRecordingData *data) {
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
    data->startTime = HAL_GetTick();
 8001890:	f000 ffc6 	bl	8002820 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	601a      	str	r2, [r3, #0]
    data->isRecording = 1;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2201      	movs	r2, #1
 800189e:	751a      	strb	r2, [r3, #20]
    data->peakCount = 0;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2200      	movs	r2, #0
 80018a4:	611a      	str	r2, [r3, #16]
    // Start with more reasonable initial values
    data->minVoltage = 3.3f;  // Start high so any reading will become the new minimum
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4a09      	ldr	r2, [pc, #36]	@ (80018d0 <PotRecording_Start+0x48>)
 80018aa:	609a      	str	r2, [r3, #8]
    data->maxVoltage = 0.0f;  // Start low so any reading will become the new maximum
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f04f 0200 	mov.w	r2, #0
 80018b2:	60da      	str	r2, [r3, #12]
    data->lastVoltage = -1.0f; // Invalid initial value to force first reading comparison
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	4a07      	ldr	r2, [pc, #28]	@ (80018d4 <PotRecording_Start+0x4c>)
 80018b8:	619a      	str	r2, [r3, #24]
    data->risingEdge = 0;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2200      	movs	r2, #0
 80018be:	771a      	strb	r2, [r3, #28]
    data->elapsedTime = 0;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2200      	movs	r2, #0
 80018c4:	605a      	str	r2, [r3, #4]
}
 80018c6:	bf00      	nop
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	40533333 	.word	0x40533333
 80018d4:	bf800000 	.word	0xbf800000

080018d8 <PotRecording_Stop>:
void PotRecording_Stop(PotRecordingData *data) {
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
    data->isRecording = 0;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2200      	movs	r2, #0
 80018e4:	751a      	strb	r2, [r3, #20]
}
 80018e6:	bf00      	nop
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
	...

080018f4 <PotRecording_Process>:

void PotRecording_Process(PotRecordingData *data, float voltage) {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b092      	sub	sp, #72	@ 0x48
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	ed87 0a00 	vstr	s0, [r7]
    if (!data->isRecording) {
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	7d1b      	ldrb	r3, [r3, #20]
 8001904:	2b00      	cmp	r3, #0
 8001906:	f000 8091 	beq.w	8001a2c <PotRecording_Process+0x138>
     char buffer[50];
//     sprintf(buffer, "V: %.2f, Min: %.2f, Max: %.2f\r\n", voltage, data->minVoltage, data->maxVoltage);
//     HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 10);

    // Update elapsed time
    data->elapsedTime = HAL_GetTick() - data->startTime;
 800190a:	f000 ff89 	bl	8002820 <HAL_GetTick>
 800190e:	4602      	mov	r2, r0
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	1ad2      	subs	r2, r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	605a      	str	r2, [r3, #4]

    // Validate input (safety check)
    if (voltage < 0.0f || voltage > 3.4f) {
 800191a:	edd7 7a00 	vldr	s15, [r7]
 800191e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001926:	f100 8083 	bmi.w	8001a30 <PotRecording_Process+0x13c>
 800192a:	edd7 7a00 	vldr	s15, [r7]
 800192e:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8001a38 <PotRecording_Process+0x144>
 8001932:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800193a:	dc79      	bgt.n	8001a30 <PotRecording_Process+0x13c>
        return; // Skip invalid readings
    }

    // Update min/max voltage
    if (voltage < data->minVoltage) {
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001942:	ed97 7a00 	vldr	s14, [r7]
 8001946:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800194a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800194e:	d502      	bpl.n	8001956 <PotRecording_Process+0x62>
        data->minVoltage = voltage;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	683a      	ldr	r2, [r7, #0]
 8001954:	609a      	str	r2, [r3, #8]
    }
    if (voltage > data->maxVoltage) {
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	edd3 7a03 	vldr	s15, [r3, #12]
 800195c:	ed97 7a00 	vldr	s14, [r7]
 8001960:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001968:	dd02      	ble.n	8001970 <PotRecording_Process+0x7c>
        data->maxVoltage = voltage;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	683a      	ldr	r2, [r7, #0]
 800196e:	60da      	str	r2, [r3, #12]
    }

    // Revised peak detection based on professor's clarification:
    float noiseThreshold = 0.1f;  // 100mV, adjust based on your testing
 8001970:	4b32      	ldr	r3, [pc, #200]	@ (8001a3c <PotRecording_Process+0x148>)
 8001972:	647b      	str	r3, [r7, #68]	@ 0x44
    float minPeakHeight = 0.2f;   // Minimum height for a peak to be counted
 8001974:	4b32      	ldr	r3, [pc, #200]	@ (8001a40 <PotRecording_Process+0x14c>)
 8001976:	643b      	str	r3, [r7, #64]	@ 0x40

    // Special case for first reading
    if (data->lastVoltage < 0.0f) {
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	edd3 7a06 	vldr	s15, [r3, #24]
 800197e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001986:	d503      	bpl.n	8001990 <PotRecording_Process+0x9c>
        data->lastVoltage = voltage;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	683a      	ldr	r2, [r7, #0]
 800198c:	619a      	str	r2, [r3, #24]
        return;
 800198e:	e050      	b.n	8001a32 <PotRecording_Process+0x13e>
    }

    // Only look for peaks when we have enough signal amplitude
    if (data->maxVoltage - data->minVoltage >= minPeakHeight) {
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	ed93 7a03 	vldr	s14, [r3, #12]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	edd3 7a02 	vldr	s15, [r3, #8]
 800199c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019a0:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80019a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ac:	d83a      	bhi.n	8001a24 <PotRecording_Process+0x130>
        // Track rising and falling edges with hysteresis (noise reduction)
        if (!data->risingEdge) {
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	7f1b      	ldrb	r3, [r3, #28]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d111      	bne.n	80019da <PotRecording_Process+0xe6>
            // Look for rising edge
            if (voltage > data->lastVoltage + noiseThreshold) {
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	ed93 7a06 	vldr	s14, [r3, #24]
 80019bc:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80019c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c4:	ed97 7a00 	vldr	s14, [r7]
 80019c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d0:	dd28      	ble.n	8001a24 <PotRecording_Process+0x130>
                data->risingEdge = 1;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2201      	movs	r2, #1
 80019d6:	771a      	strb	r2, [r3, #28]
 80019d8:	e024      	b.n	8001a24 <PotRecording_Process+0x130>
            }
        } else {
            // Already on rising edge, look for falling edge (peak)
            if (voltage < data->lastVoltage - noiseThreshold) {
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	ed93 7a06 	vldr	s14, [r3, #24]
 80019e0:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80019e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019e8:	ed97 7a00 	vldr	s14, [r7]
 80019ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f4:	d516      	bpl.n	8001a24 <PotRecording_Process+0x130>
                // Verify the peak is significant enough
                if (data->lastVoltage >= data->minVoltage + minPeakHeight) {
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	ed93 7a06 	vldr	s14, [r3, #24]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	edd3 6a02 	vldr	s13, [r3, #8]
 8001a02:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001a06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001a0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a12:	db04      	blt.n	8001a1e <PotRecording_Process+0x12a>
                    // We have a peak! (rise then fall)
                    data->peakCount++;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	691b      	ldr	r3, [r3, #16]
 8001a18:	1c5a      	adds	r2, r3, #1
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	611a      	str	r2, [r3, #16]
                }
                data->risingEdge = 0;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2200      	movs	r2, #0
 8001a22:	771a      	strb	r2, [r3, #28]
            }
        }
    }

    // Store current voltage for next comparison
    data->lastVoltage = voltage;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	683a      	ldr	r2, [r7, #0]
 8001a28:	619a      	str	r2, [r3, #24]
 8001a2a:	e002      	b.n	8001a32 <PotRecording_Process+0x13e>
        return;
 8001a2c:	bf00      	nop
 8001a2e:	e000      	b.n	8001a32 <PotRecording_Process+0x13e>
        return; // Skip invalid readings
 8001a30:	bf00      	nop
}
 8001a32:	3748      	adds	r7, #72	@ 0x48
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	4059999a 	.word	0x4059999a
 8001a3c:	3dcccccd 	.word	0x3dcccccd
 8001a40:	3e4ccccd 	.word	0x3e4ccccd

08001a44 <UltraRecording_Init>:
    sprintf(buffer, "%.1fV", data->maxVoltage);
    lcd_send_string(buffer);
}

/* Ultrasonic recording functions */
void UltraRecording_Init(UltraRecordingData *data) {
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
    data->startTime = 0;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]
    data->elapsedTime = 0;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2200      	movs	r2, #0
 8001a56:	605a      	str	r2, [r3, #4]
    data->minDistance = 5000.0f;  // Initialize to a large value (5m)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	4a0c      	ldr	r2, [pc, #48]	@ (8001a8c <UltraRecording_Init+0x48>)
 8001a5c:	609a      	str	r2, [r3, #8]
    data->maxDistance = 0.0f;     // Initialize to a small value
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f04f 0200 	mov.w	r2, #0
 8001a64:	60da      	str	r2, [r3, #12]
    data->dirChangeCount = 0;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	611a      	str	r2, [r3, #16]
    data->isRecording = 0;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	751a      	strb	r2, [r3, #20]
    data->lastDistance = 0.0f;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f04f 0200 	mov.w	r2, #0
 8001a78:	619a      	str	r2, [r3, #24]
    data->lastDirection = 0;      // Start with no direction
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	771a      	strb	r2, [r3, #28]
}
 8001a80:	bf00      	nop
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr
 8001a8c:	459c4000 	.word	0x459c4000

08001a90 <UltraRecording_Start>:

void UltraRecording_Start(UltraRecordingData *data) {
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
    data->startTime = HAL_GetTick();
 8001a98:	f000 fec2 	bl	8002820 <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	601a      	str	r2, [r3, #0]
    data->isRecording = 1;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	751a      	strb	r2, [r3, #20]
    data->dirChangeCount = 0;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	611a      	str	r2, [r3, #16]
    data->minDistance = 5000.0f;  // 5m as initial max
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a08      	ldr	r2, [pc, #32]	@ (8001ad4 <UltraRecording_Start+0x44>)
 8001ab2:	609a      	str	r2, [r3, #8]
    data->maxDistance = 0.0f;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f04f 0200 	mov.w	r2, #0
 8001aba:	60da      	str	r2, [r3, #12]
    data->lastDistance = 0.0f;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f04f 0200 	mov.w	r2, #0
 8001ac2:	619a      	str	r2, [r3, #24]
    data->lastDirection = 0;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	771a      	strb	r2, [r3, #28]
}
 8001aca:	bf00      	nop
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	459c4000 	.word	0x459c4000

08001ad8 <UltraRecording_Stop>:

void UltraRecording_Stop(UltraRecordingData *data) {
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
    data->isRecording = 0;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	751a      	strb	r2, [r3, #20]
}
 8001ae6:	bf00      	nop
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
	...

08001af4 <UltraRecording_Process>:

void UltraRecording_Process(UltraRecordingData *data, float distance) {
 8001af4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001af6:	b0a7      	sub	sp, #156	@ 0x9c
 8001af8:	af06      	add	r7, sp, #24
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	ed87 0a02 	vstr	s0, [r7, #8]
    if (!data->isRecording || distance < 0) {  // Skip if not recording or error
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	7d1b      	ldrb	r3, [r3, #20]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	f000 80ae 	beq.w	8001c66 <UltraRecording_Process+0x172>
 8001b0a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b0e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b16:	f100 80a6 	bmi.w	8001c66 <UltraRecording_Process+0x172>
        return;
    }

    // Update elapsed time
    data->elapsedTime = HAL_GetTick() - data->startTime;
 8001b1a:	f000 fe81 	bl	8002820 <HAL_GetTick>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	1ad2      	subs	r2, r2, r3
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	605a      	str	r2, [r3, #4]

    // Skip the first reading to initialize last distance
    if (data->lastDistance == 0.0f) {
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001b30:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b38:	d103      	bne.n	8001b42 <UltraRecording_Process+0x4e>
        data->lastDistance = distance;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	68ba      	ldr	r2, [r7, #8]
 8001b3e:	619a      	str	r2, [r3, #24]
        return;
 8001b40:	e092      	b.n	8001c68 <UltraRecording_Process+0x174>
    }

    // Update min/max distance
    if (distance < data->minDistance) {
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b48:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b54:	d502      	bpl.n	8001b5c <UltraRecording_Process+0x68>
        data->minDistance = distance;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	68ba      	ldr	r2, [r7, #8]
 8001b5a:	609a      	str	r2, [r3, #8]
    }
    if (distance > data->maxDistance) {
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b62:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b6e:	dd02      	ble.n	8001b76 <UltraRecording_Process+0x82>
        data->maxDistance = distance;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	68ba      	ldr	r2, [r7, #8]
 8001b74:	60da      	str	r2, [r3, #12]
    }

    // Determine current direction (with a small deadband to reduce noise)
    int8_t currentDirection = 0;
 8001b76:	2300      	movs	r3, #0
 8001b78:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    float deadband = 15.0f;  // 5mm deadband
 8001b7c:	4b3c      	ldr	r3, [pc, #240]	@ (8001c70 <UltraRecording_Process+0x17c>)
 8001b7e:	67bb      	str	r3, [r7, #120]	@ 0x78

    if (distance > data->lastDistance + deadband) {
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	ed93 7a06 	vldr	s14, [r3, #24]
 8001b86:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001b8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b8e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b9a:	dd03      	ble.n	8001ba4 <UltraRecording_Process+0xb0>
        currentDirection = 1;  // Moving away
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8001ba2:	e010      	b.n	8001bc6 <UltraRecording_Process+0xd2>
    } else if (distance < data->lastDistance - deadband) {
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	ed93 7a06 	vldr	s14, [r3, #24]
 8001baa:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001bae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bb2:	ed97 7a02 	vldr	s14, [r7, #8]
 8001bb6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bbe:	d502      	bpl.n	8001bc6 <UltraRecording_Process+0xd2>
        currentDirection = -1; // Moving closer
 8001bc0:	23ff      	movs	r3, #255	@ 0xff
 8001bc2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    }

    // Detect direction change
    if (data->lastDirection != 0 && currentDirection != 0 &&
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	f993 301c 	ldrsb.w	r3, [r3, #28]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d00f      	beq.n	8001bf0 <UltraRecording_Process+0xfc>
 8001bd0:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d00b      	beq.n	8001bf0 <UltraRecording_Process+0xfc>
        currentDirection != data->lastDirection) {
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f993 301c 	ldrsb.w	r3, [r3, #28]
    if (data->lastDirection != 0 && currentDirection != 0 &&
 8001bde:	f997 207f 	ldrsb.w	r2, [r7, #127]	@ 0x7f
 8001be2:	429a      	cmp	r2, r3
 8001be4:	d004      	beq.n	8001bf0 <UltraRecording_Process+0xfc>
        data->dirChangeCount++;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	691b      	ldr	r3, [r3, #16]
 8001bea:	1c5a      	adds	r2, r3, #1
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	611a      	str	r2, [r3, #16]
    }

    // Update last values for next comparison
    data->lastDistance = distance;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	68ba      	ldr	r2, [r7, #8]
 8001bf4:	619a      	str	r2, [r3, #24]
    if (currentDirection != 0) {  // Only update if not in deadband
 8001bf6:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d003      	beq.n	8001c06 <UltraRecording_Process+0x112>
        data->lastDirection = currentDirection;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8001c04:	771a      	strb	r2, [r3, #28]
    }

    extern UART_HandleTypeDef huart2;
    char debug[100];
    sprintf(debug, "Dist: %.1f, Last: %.1f, CurDir: %d, LastDir: %d, Changes: %lu\r\n",
 8001c06:	68b8      	ldr	r0, [r7, #8]
 8001c08:	f7fe fca6 	bl	8000558 <__aeabi_f2d>
 8001c0c:	4604      	mov	r4, r0
 8001c0e:	460d      	mov	r5, r1
            distance, data->lastDistance, currentDirection, data->lastDirection, data->dirChangeCount);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	699b      	ldr	r3, [r3, #24]
    sprintf(debug, "Dist: %.1f, Last: %.1f, CurDir: %d, LastDir: %d, Changes: %lu\r\n",
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7fe fc9f 	bl	8000558 <__aeabi_f2d>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	f997 107f 	ldrsb.w	r1, [r7, #127]	@ 0x7f
            distance, data->lastDistance, currentDirection, data->lastDirection, data->dirChangeCount);
 8001c22:	68f8      	ldr	r0, [r7, #12]
 8001c24:	f990 001c 	ldrsb.w	r0, [r0, #28]
    sprintf(debug, "Dist: %.1f, Last: %.1f, CurDir: %d, LastDir: %d, Changes: %lu\r\n",
 8001c28:	6078      	str	r0, [r7, #4]
 8001c2a:	68f8      	ldr	r0, [r7, #12]
 8001c2c:	6900      	ldr	r0, [r0, #16]
 8001c2e:	f107 0614 	add.w	r6, r7, #20
 8001c32:	9004      	str	r0, [sp, #16]
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	9003      	str	r0, [sp, #12]
 8001c38:	9102      	str	r1, [sp, #8]
 8001c3a:	e9cd 2300 	strd	r2, r3, [sp]
 8001c3e:	4622      	mov	r2, r4
 8001c40:	462b      	mov	r3, r5
 8001c42:	490c      	ldr	r1, [pc, #48]	@ (8001c74 <UltraRecording_Process+0x180>)
 8001c44:	4630      	mov	r0, r6
 8001c46:	f004 fbc9 	bl	80063dc <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)debug, strlen(debug), 10);
 8001c4a:	f107 0314 	add.w	r3, r7, #20
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7fe fb16 	bl	8000280 <strlen>
 8001c54:	4603      	mov	r3, r0
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	f107 0114 	add.w	r1, r7, #20
 8001c5c:	230a      	movs	r3, #10
 8001c5e:	4806      	ldr	r0, [pc, #24]	@ (8001c78 <UltraRecording_Process+0x184>)
 8001c60:	f003 fae8 	bl	8005234 <HAL_UART_Transmit>
 8001c64:	e000      	b.n	8001c68 <UltraRecording_Process+0x174>
        return;
 8001c66:	bf00      	nop
}
 8001c68:	3784      	adds	r7, #132	@ 0x84
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	41700000 	.word	0x41700000
 8001c74:	080086dc 	.word	0x080086dc
 8001c78:	20000320 	.word	0x20000320

08001c7c <UltraRecording_DisplayStats>:

void UltraRecording_DisplayStats(UltraRecordingData *data) {
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b088      	sub	sp, #32
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
    char buffer[20];

    // Clear LCD
    lcd_clear();
 8001c84:	f7ff f9ee 	bl	8001064 <lcd_clear>

    // Title for view identification
    lcd_send_string("Ultra View");
 8001c88:	4840      	ldr	r0, [pc, #256]	@ (8001d8c <UltraRecording_DisplayStats+0x110>)
 8001c8a:	f7ff fa61 	bl	8001150 <lcd_send_string>

    if (!data->isRecording) {
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	7d1b      	ldrb	r3, [r3, #20]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d107      	bne.n	8001ca6 <UltraRecording_DisplayStats+0x2a>
        lcd_send_cmd(LCD_LINE2, 4);
 8001c96:	2104      	movs	r1, #4
 8001c98:	20c0      	movs	r0, #192	@ 0xc0
 8001c9a:	f7ff f973 	bl	8000f84 <lcd_send_cmd>
        lcd_send_string("Press B1 to start");
 8001c9e:	483c      	ldr	r0, [pc, #240]	@ (8001d90 <UltraRecording_DisplayStats+0x114>)
 8001ca0:	f7ff fa56 	bl	8001150 <lcd_send_string>
 8001ca4:	e06e      	b.n	8001d84 <UltraRecording_DisplayStats+0x108>
        return;
    }

    // First line: Time & Direction Changes
    lcd_send_cmd(LCD_LINE1, 4);  // Return to beginning of first line
 8001ca6:	2104      	movs	r1, #4
 8001ca8:	2080      	movs	r0, #128	@ 0x80
 8001caa:	f7ff f96b 	bl	8000f84 <lcd_send_cmd>
    lcd_send_string("T:");
 8001cae:	4839      	ldr	r0, [pc, #228]	@ (8001d94 <UltraRecording_DisplayStats+0x118>)
 8001cb0:	f7ff fa4e 	bl	8001150 <lcd_send_string>
    sprintf(buffer, "%lu.%lus", data->elapsedTime / 1000, (data->elapsedTime % 1000) / 100);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	4a37      	ldr	r2, [pc, #220]	@ (8001d98 <UltraRecording_DisplayStats+0x11c>)
 8001cba:	fba2 2303 	umull	r2, r3, r2, r3
 8001cbe:	0999      	lsrs	r1, r3, #6
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685a      	ldr	r2, [r3, #4]
 8001cc4:	4b34      	ldr	r3, [pc, #208]	@ (8001d98 <UltraRecording_DisplayStats+0x11c>)
 8001cc6:	fba3 0302 	umull	r0, r3, r3, r2
 8001cca:	099b      	lsrs	r3, r3, #6
 8001ccc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cd0:	fb00 f303 	mul.w	r3, r0, r3
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	4a31      	ldr	r2, [pc, #196]	@ (8001d9c <UltraRecording_DisplayStats+0x120>)
 8001cd8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cdc:	095b      	lsrs	r3, r3, #5
 8001cde:	f107 000c 	add.w	r0, r7, #12
 8001ce2:	460a      	mov	r2, r1
 8001ce4:	492e      	ldr	r1, [pc, #184]	@ (8001da0 <UltraRecording_DisplayStats+0x124>)
 8001ce6:	f004 fb79 	bl	80063dc <siprintf>
    lcd_send_string(buffer);
 8001cea:	f107 030c 	add.w	r3, r7, #12
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7ff fa2e 	bl	8001150 <lcd_send_string>

    lcd_send_string(" C:");
 8001cf4:	482b      	ldr	r0, [pc, #172]	@ (8001da4 <UltraRecording_DisplayStats+0x128>)
 8001cf6:	f7ff fa2b 	bl	8001150 <lcd_send_string>
    sprintf(buffer, "%lu", data->dirChangeCount);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	691a      	ldr	r2, [r3, #16]
 8001cfe:	f107 030c 	add.w	r3, r7, #12
 8001d02:	4929      	ldr	r1, [pc, #164]	@ (8001da8 <UltraRecording_DisplayStats+0x12c>)
 8001d04:	4618      	mov	r0, r3
 8001d06:	f004 fb69 	bl	80063dc <siprintf>
    lcd_send_string(buffer);
 8001d0a:	f107 030c 	add.w	r3, r7, #12
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7ff fa1e 	bl	8001150 <lcd_send_string>

    // Second line: Min/Max distance in mm
    lcd_send_cmd(LCD_LINE2, 4);
 8001d14:	2104      	movs	r1, #4
 8001d16:	20c0      	movs	r0, #192	@ 0xc0
 8001d18:	f7ff f934 	bl	8000f84 <lcd_send_cmd>

    // Check if we have valid data
    if (data->minDistance > data->maxDistance) {
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d30:	dd03      	ble.n	8001d3a <UltraRecording_DisplayStats+0xbe>
        lcd_send_string("No valid data");
 8001d32:	481e      	ldr	r0, [pc, #120]	@ (8001dac <UltraRecording_DisplayStats+0x130>)
 8001d34:	f7ff fa0c 	bl	8001150 <lcd_send_string>
 8001d38:	e024      	b.n	8001d84 <UltraRecording_DisplayStats+0x108>
    } else {
        sprintf(buffer, "%.0f", data->minDistance);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7fe fc0a 	bl	8000558 <__aeabi_f2d>
 8001d44:	4602      	mov	r2, r0
 8001d46:	460b      	mov	r3, r1
 8001d48:	f107 000c 	add.w	r0, r7, #12
 8001d4c:	4918      	ldr	r1, [pc, #96]	@ (8001db0 <UltraRecording_DisplayStats+0x134>)
 8001d4e:	f004 fb45 	bl	80063dc <siprintf>
        lcd_send_string(buffer);
 8001d52:	f107 030c 	add.w	r3, r7, #12
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7ff f9fa 	bl	8001150 <lcd_send_string>
        lcd_send_string("-");
 8001d5c:	4815      	ldr	r0, [pc, #84]	@ (8001db4 <UltraRecording_DisplayStats+0x138>)
 8001d5e:	f7ff f9f7 	bl	8001150 <lcd_send_string>
        sprintf(buffer, "%.0fmm", data->maxDistance);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	68db      	ldr	r3, [r3, #12]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7fe fbf6 	bl	8000558 <__aeabi_f2d>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	460b      	mov	r3, r1
 8001d70:	f107 000c 	add.w	r0, r7, #12
 8001d74:	4910      	ldr	r1, [pc, #64]	@ (8001db8 <UltraRecording_DisplayStats+0x13c>)
 8001d76:	f004 fb31 	bl	80063dc <siprintf>
        lcd_send_string(buffer);
 8001d7a:	f107 030c 	add.w	r3, r7, #12
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7ff f9e6 	bl	8001150 <lcd_send_string>
    }
}
 8001d84:	3720      	adds	r7, #32
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	0800871c 	.word	0x0800871c
 8001d90:	0800869c 	.word	0x0800869c
 8001d94:	080086b0 	.word	0x080086b0
 8001d98:	10624dd3 	.word	0x10624dd3
 8001d9c:	51eb851f 	.word	0x51eb851f
 8001da0:	080086b4 	.word	0x080086b4
 8001da4:	08008728 	.word	0x08008728
 8001da8:	080086c4 	.word	0x080086c4
 8001dac:	0800872c 	.word	0x0800872c
 8001db0:	0800873c 	.word	0x0800873c
 8001db4:	08008744 	.word	0x08008744
 8001db8:	08008748 	.word	0x08008748

08001dbc <Signals_Init>:
static TIM_HandleTypeDef *ultraTimer;
static ADC_HandleTypeDef *adc;
static uint8_t potSampleCounter = 0;

// Initialize all signal handling
void Signals_Init(TIM_HandleTypeDef *htim_pot, TIM_HandleTypeDef *htim_ultra, ADC_HandleTypeDef *hadc) {
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	60b9      	str	r1, [r7, #8]
 8001dc6:	607a      	str	r2, [r7, #4]
    // Store handlers
    potTimer = htim_pot;
 8001dc8:	4a10      	ldr	r2, [pc, #64]	@ (8001e0c <Signals_Init+0x50>)
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	6013      	str	r3, [r2, #0]
    ultraTimer = htim_ultra;
 8001dce:	4a10      	ldr	r2, [pc, #64]	@ (8001e10 <Signals_Init+0x54>)
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	6013      	str	r3, [r2, #0]
    adc = hadc;
 8001dd4:	4a0f      	ldr	r2, [pc, #60]	@ (8001e14 <Signals_Init+0x58>)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6013      	str	r3, [r2, #0]

    // Initialize sensors
    Potentiometer_Init(adc);
 8001dda:	4b0e      	ldr	r3, [pc, #56]	@ (8001e14 <Signals_Init+0x58>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7ff fcb0 	bl	8001744 <Potentiometer_Init>
    Ultrasonic_Init(ultraTimer);
 8001de4:	4b0a      	ldr	r3, [pc, #40]	@ (8001e10 <Signals_Init+0x54>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f000 fb8d 	bl	8002508 <Ultrasonic_Init>

    // Initialize recording structures
    PotRecording_Init(&potData);
 8001dee:	480a      	ldr	r0, [pc, #40]	@ (8001e18 <Signals_Init+0x5c>)
 8001df0:	f7ff fd1e 	bl	8001830 <PotRecording_Init>
    UltraRecording_Init(&ultraData);
 8001df4:	4809      	ldr	r0, [pc, #36]	@ (8001e1c <Signals_Init+0x60>)
 8001df6:	f7ff fe25 	bl	8001a44 <UltraRecording_Init>

    // Start the potentiometer timer for consistent sampling
    HAL_TIM_Base_Start_IT(potTimer);
 8001dfa:	4b04      	ldr	r3, [pc, #16]	@ (8001e0c <Signals_Init+0x50>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f002 fde4 	bl	80049cc <HAL_TIM_Base_Start_IT>
}
 8001e04:	bf00      	nop
 8001e06:	3710      	adds	r7, #16
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	200003b8 	.word	0x200003b8
 8001e10:	200003bc 	.word	0x200003bc
 8001e14:	200003c0 	.word	0x200003c0
 8001e18:	20000374 	.word	0x20000374
 8001e1c:	20000398 	.word	0x20000398

08001e20 <Signals_HandleTimerInterrupt>:

// Handle timer interrupts
void Signals_HandleTimerInterrupt(TIM_HandleTypeDef *htim) {
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
    static float lastVoltage = 0.0f;

    if (htim->Instance == potTimer->Instance) {
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e9c <Signals_HandleTimerInterrupt+0x7c>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d12e      	bne.n	8001e94 <Signals_HandleTimerInterrupt+0x74>
        // This triggers at 1kHz
        potSampleCounter++;
 8001e36:	4b1a      	ldr	r3, [pc, #104]	@ (8001ea0 <Signals_HandleTimerInterrupt+0x80>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	b2da      	uxtb	r2, r3
 8001e3e:	4b18      	ldr	r3, [pc, #96]	@ (8001ea0 <Signals_HandleTimerInterrupt+0x80>)
 8001e40:	701a      	strb	r2, [r3, #0]

        // We want 100Hz sampling rate (every 10 interrupts)
        if (potSampleCounter >= 10) {
 8001e42:	4b17      	ldr	r3, [pc, #92]	@ (8001ea0 <Signals_HandleTimerInterrupt+0x80>)
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	2b09      	cmp	r3, #9
 8001e48:	d924      	bls.n	8001e94 <Signals_HandleTimerInterrupt+0x74>
            potSampleCounter = 0;
 8001e4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ea0 <Signals_HandleTimerInterrupt+0x80>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	701a      	strb	r2, [r3, #0]

            // Sample potentiometer with safety checks
            float voltage = Potentiometer_GetVoltage();
 8001e50:	f7ff fcae 	bl	80017b0 <Potentiometer_GetVoltage>
 8001e54:	ed87 0a03 	vstr	s0, [r7, #12]

            // Add more defensive checking
            if (voltage >= 0.0f && voltage <= 3.3f) {
 8001e58:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e5c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e64:	da00      	bge.n	8001e68 <Signals_HandleTimerInterrupt+0x48>
                    PotRecording_Process(&potData, voltage);
                }
            }
        }
    }
}
 8001e66:	e015      	b.n	8001e94 <Signals_HandleTimerInterrupt+0x74>
            if (voltage >= 0.0f && voltage <= 3.3f) {
 8001e68:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e6c:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001ea4 <Signals_HandleTimerInterrupt+0x84>
 8001e70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e78:	d900      	bls.n	8001e7c <Signals_HandleTimerInterrupt+0x5c>
}
 8001e7a:	e00b      	b.n	8001e94 <Signals_HandleTimerInterrupt+0x74>
                lastVoltage = voltage;
 8001e7c:	4a0a      	ldr	r2, [pc, #40]	@ (8001ea8 <Signals_HandleTimerInterrupt+0x88>)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6013      	str	r3, [r2, #0]
                if (potData.isRecording) {
 8001e82:	4b0a      	ldr	r3, [pc, #40]	@ (8001eac <Signals_HandleTimerInterrupt+0x8c>)
 8001e84:	7d1b      	ldrb	r3, [r3, #20]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d004      	beq.n	8001e94 <Signals_HandleTimerInterrupt+0x74>
                    PotRecording_Process(&potData, voltage);
 8001e8a:	ed97 0a03 	vldr	s0, [r7, #12]
 8001e8e:	4807      	ldr	r0, [pc, #28]	@ (8001eac <Signals_HandleTimerInterrupt+0x8c>)
 8001e90:	f7ff fd30 	bl	80018f4 <PotRecording_Process>
}
 8001e94:	bf00      	nop
 8001e96:	3710      	adds	r7, #16
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	200003b8 	.word	0x200003b8
 8001ea0:	200003c4 	.word	0x200003c4
 8001ea4:	40533333 	.word	0x40533333
 8001ea8:	200003c8 	.word	0x200003c8
 8001eac:	20000374 	.word	0x20000374

08001eb0 <Signals_StartRecording>:


// Start recording on both sensors
void Signals_StartRecording(void) {
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
    PotRecording_Start(&potData);
 8001eb4:	4803      	ldr	r0, [pc, #12]	@ (8001ec4 <Signals_StartRecording+0x14>)
 8001eb6:	f7ff fce7 	bl	8001888 <PotRecording_Start>
    UltraRecording_Start(&ultraData);
 8001eba:	4803      	ldr	r0, [pc, #12]	@ (8001ec8 <Signals_StartRecording+0x18>)
 8001ebc:	f7ff fde8 	bl	8001a90 <UltraRecording_Start>
}
 8001ec0:	bf00      	nop
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	20000374 	.word	0x20000374
 8001ec8:	20000398 	.word	0x20000398

08001ecc <Signals_StopRecording>:

// Stop recording on both sensors
void Signals_StopRecording(void) {
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
    PotRecording_Stop(&potData);
 8001ed0:	4803      	ldr	r0, [pc, #12]	@ (8001ee0 <Signals_StopRecording+0x14>)
 8001ed2:	f7ff fd01 	bl	80018d8 <PotRecording_Stop>
    UltraRecording_Stop(&ultraData);
 8001ed6:	4803      	ldr	r0, [pc, #12]	@ (8001ee4 <Signals_StopRecording+0x18>)
 8001ed8:	f7ff fdfe 	bl	8001ad8 <UltraRecording_Stop>
}
 8001edc:	bf00      	nop
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	20000374 	.word	0x20000374
 8001ee4:	20000398 	.word	0x20000398

08001ee8 <Signals_IsRecording>:

// Check if recording
uint8_t Signals_IsRecording(void) {
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
    return potData.isRecording;
 8001eec:	4b03      	ldr	r3, [pc, #12]	@ (8001efc <Signals_IsRecording+0x14>)
 8001eee:	7d1b      	ldrb	r3, [r3, #20]
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	20000374 	.word	0x20000374

08001f00 <Signals_DisplayPotView>:

// Display potentiometer view
void Signals_DisplayPotView(void) {
 8001f00:	b5b0      	push	{r4, r5, r7, lr}
 8001f02:	b08e      	sub	sp, #56	@ 0x38
 8001f04:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001f06:	b672      	cpsid	i
}
 8001f08:	bf00      	nop
    // Take a snapshot of the data for consistent display
    __disable_irq();
    PotRecordingData localData = potData;
 8001f0a:	4b40      	ldr	r3, [pc, #256]	@ (800200c <Signals_DisplayPotView+0x10c>)
 8001f0c:	f107 0414 	add.w	r4, r7, #20
 8001f10:	461d      	mov	r5, r3
 8001f12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f1a:	682b      	ldr	r3, [r5, #0]
 8001f1c:	6023      	str	r3, [r4, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001f1e:	b662      	cpsie	i
}
 8001f20:	bf00      	nop
    __enable_irq();

    char buffer[20];

    // Clear LCD
    lcd_clear();
 8001f22:	f7ff f89f 	bl	8001064 <lcd_clear>

    // Title for view identification
    lcd_send_string("ADC View");
 8001f26:	483a      	ldr	r0, [pc, #232]	@ (8002010 <Signals_DisplayPotView+0x110>)
 8001f28:	f7ff f912 	bl	8001150 <lcd_send_string>

    if (!localData.isRecording) {
 8001f2c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d107      	bne.n	8001f44 <Signals_DisplayPotView+0x44>
        lcd_send_cmd(LCD_LINE2, 4);
 8001f34:	2104      	movs	r1, #4
 8001f36:	20c0      	movs	r0, #192	@ 0xc0
 8001f38:	f7ff f824 	bl	8000f84 <lcd_send_cmd>
        lcd_send_string("Press B1 to start");
 8001f3c:	4835      	ldr	r0, [pc, #212]	@ (8002014 <Signals_DisplayPotView+0x114>)
 8001f3e:	f7ff f907 	bl	8001150 <lcd_send_string>
 8001f42:	e05f      	b.n	8002004 <Signals_DisplayPotView+0x104>
        return;
    }

    // First line: Time & Peaks
    lcd_send_cmd(LCD_LINE1, 4);
 8001f44:	2104      	movs	r1, #4
 8001f46:	2080      	movs	r0, #128	@ 0x80
 8001f48:	f7ff f81c 	bl	8000f84 <lcd_send_cmd>
    lcd_send_string("T:");
 8001f4c:	4832      	ldr	r0, [pc, #200]	@ (8002018 <Signals_DisplayPotView+0x118>)
 8001f4e:	f7ff f8ff 	bl	8001150 <lcd_send_string>
    sprintf(buffer, "%lu.%lus", localData.elapsedTime / 1000, (localData.elapsedTime % 1000) / 100);
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	4a31      	ldr	r2, [pc, #196]	@ (800201c <Signals_DisplayPotView+0x11c>)
 8001f56:	fba2 2303 	umull	r2, r3, r2, r3
 8001f5a:	0999      	lsrs	r1, r3, #6
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	4b2f      	ldr	r3, [pc, #188]	@ (800201c <Signals_DisplayPotView+0x11c>)
 8001f60:	fba3 0302 	umull	r0, r3, r3, r2
 8001f64:	099b      	lsrs	r3, r3, #6
 8001f66:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001f6a:	fb00 f303 	mul.w	r3, r0, r3
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	4a2b      	ldr	r2, [pc, #172]	@ (8002020 <Signals_DisplayPotView+0x120>)
 8001f72:	fba2 2303 	umull	r2, r3, r2, r3
 8001f76:	095b      	lsrs	r3, r3, #5
 8001f78:	4638      	mov	r0, r7
 8001f7a:	460a      	mov	r2, r1
 8001f7c:	4929      	ldr	r1, [pc, #164]	@ (8002024 <Signals_DisplayPotView+0x124>)
 8001f7e:	f004 fa2d 	bl	80063dc <siprintf>
    lcd_send_string(buffer);
 8001f82:	463b      	mov	r3, r7
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff f8e3 	bl	8001150 <lcd_send_string>

    lcd_send_string(" P:");
 8001f8a:	4827      	ldr	r0, [pc, #156]	@ (8002028 <Signals_DisplayPotView+0x128>)
 8001f8c:	f7ff f8e0 	bl	8001150 <lcd_send_string>
    sprintf(buffer, "%lu", localData.peakCount);
 8001f90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f92:	463b      	mov	r3, r7
 8001f94:	4925      	ldr	r1, [pc, #148]	@ (800202c <Signals_DisplayPotView+0x12c>)
 8001f96:	4618      	mov	r0, r3
 8001f98:	f004 fa20 	bl	80063dc <siprintf>
    lcd_send_string(buffer);
 8001f9c:	463b      	mov	r3, r7
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7ff f8d6 	bl	8001150 <lcd_send_string>

    // Second line: Min/Max voltage
    lcd_send_cmd(LCD_LINE2, 4);
 8001fa4:	2104      	movs	r1, #4
 8001fa6:	20c0      	movs	r0, #192	@ 0xc0
 8001fa8:	f7fe ffec 	bl	8000f84 <lcd_send_cmd>

    // Check if we have valid min/max data
    if (localData.minVoltage > localData.maxVoltage) {
 8001fac:	ed97 7a07 	vldr	s14, [r7, #28]
 8001fb0:	edd7 7a08 	vldr	s15, [r7, #32]
 8001fb4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fbc:	dd03      	ble.n	8001fc6 <Signals_DisplayPotView+0xc6>
        lcd_send_string("No data yet");
 8001fbe:	481c      	ldr	r0, [pc, #112]	@ (8002030 <Signals_DisplayPotView+0x130>)
 8001fc0:	f7ff f8c6 	bl	8001150 <lcd_send_string>
 8001fc4:	e01e      	b.n	8002004 <Signals_DisplayPotView+0x104>
    } else {
        sprintf(buffer, "%.2f", localData.minVoltage);
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7fe fac5 	bl	8000558 <__aeabi_f2d>
 8001fce:	4602      	mov	r2, r0
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	4638      	mov	r0, r7
 8001fd4:	4917      	ldr	r1, [pc, #92]	@ (8002034 <Signals_DisplayPotView+0x134>)
 8001fd6:	f004 fa01 	bl	80063dc <siprintf>
        lcd_send_string(buffer);
 8001fda:	463b      	mov	r3, r7
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7ff f8b7 	bl	8001150 <lcd_send_string>
        lcd_send_string("V-");
 8001fe2:	4815      	ldr	r0, [pc, #84]	@ (8002038 <Signals_DisplayPotView+0x138>)
 8001fe4:	f7ff f8b4 	bl	8001150 <lcd_send_string>
        sprintf(buffer, "%.2fV", localData.maxVoltage);
 8001fe8:	6a3b      	ldr	r3, [r7, #32]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7fe fab4 	bl	8000558 <__aeabi_f2d>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	4638      	mov	r0, r7
 8001ff6:	4911      	ldr	r1, [pc, #68]	@ (800203c <Signals_DisplayPotView+0x13c>)
 8001ff8:	f004 f9f0 	bl	80063dc <siprintf>
        lcd_send_string(buffer);
 8001ffc:	463b      	mov	r3, r7
 8001ffe:	4618      	mov	r0, r3
 8002000:	f7ff f8a6 	bl	8001150 <lcd_send_string>
    }
}
 8002004:	3738      	adds	r7, #56	@ 0x38
 8002006:	46bd      	mov	sp, r7
 8002008:	bdb0      	pop	{r4, r5, r7, pc}
 800200a:	bf00      	nop
 800200c:	20000374 	.word	0x20000374
 8002010:	08008750 	.word	0x08008750
 8002014:	0800875c 	.word	0x0800875c
 8002018:	08008770 	.word	0x08008770
 800201c:	10624dd3 	.word	0x10624dd3
 8002020:	51eb851f 	.word	0x51eb851f
 8002024:	08008774 	.word	0x08008774
 8002028:	08008780 	.word	0x08008780
 800202c:	08008784 	.word	0x08008784
 8002030:	08008788 	.word	0x08008788
 8002034:	08008794 	.word	0x08008794
 8002038:	0800879c 	.word	0x0800879c
 800203c:	080087a0 	.word	0x080087a0

08002040 <Signals_DisplayUltraView>:
// Display ultrasonic view
void Signals_DisplayUltraView(void) {
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
    // Sample ultrasonic here (lower rate is fine for ultrasonic)
    if (ultraData.isRecording) {
 8002046:	4b0a      	ldr	r3, [pc, #40]	@ (8002070 <Signals_DisplayUltraView+0x30>)
 8002048:	7d1b      	ldrb	r3, [r3, #20]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d008      	beq.n	8002060 <Signals_DisplayUltraView+0x20>
        float distance_mm = Ultrasonic_GetDistance();
 800204e:	f000 fb11 	bl	8002674 <Ultrasonic_GetDistance>
 8002052:	ed87 0a01 	vstr	s0, [r7, #4]
        UltraRecording_Process(&ultraData, distance_mm);
 8002056:	ed97 0a01 	vldr	s0, [r7, #4]
 800205a:	4805      	ldr	r0, [pc, #20]	@ (8002070 <Signals_DisplayUltraView+0x30>)
 800205c:	f7ff fd4a 	bl	8001af4 <UltraRecording_Process>
    }

    // Display the stats
    UltraRecording_DisplayStats(&ultraData);
 8002060:	4803      	ldr	r0, [pc, #12]	@ (8002070 <Signals_DisplayUltraView+0x30>)
 8002062:	f7ff fe0b 	bl	8001c7c <UltraRecording_DisplayStats>
}
 8002066:	bf00      	nop
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	20000398 	.word	0x20000398

08002074 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	607b      	str	r3, [r7, #4]
 800207e:	4b10      	ldr	r3, [pc, #64]	@ (80020c0 <HAL_MspInit+0x4c>)
 8002080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002082:	4a0f      	ldr	r2, [pc, #60]	@ (80020c0 <HAL_MspInit+0x4c>)
 8002084:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002088:	6453      	str	r3, [r2, #68]	@ 0x44
 800208a:	4b0d      	ldr	r3, [pc, #52]	@ (80020c0 <HAL_MspInit+0x4c>)
 800208c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002092:	607b      	str	r3, [r7, #4]
 8002094:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002096:	2300      	movs	r3, #0
 8002098:	603b      	str	r3, [r7, #0]
 800209a:	4b09      	ldr	r3, [pc, #36]	@ (80020c0 <HAL_MspInit+0x4c>)
 800209c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209e:	4a08      	ldr	r2, [pc, #32]	@ (80020c0 <HAL_MspInit+0x4c>)
 80020a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020a6:	4b06      	ldr	r3, [pc, #24]	@ (80020c0 <HAL_MspInit+0x4c>)
 80020a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ae:	603b      	str	r3, [r7, #0]
 80020b0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80020b2:	2007      	movs	r0, #7
 80020b4:	f001 f8b2 	bl	800321c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020b8:	bf00      	nop
 80020ba:	3708      	adds	r7, #8
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40023800 	.word	0x40023800

080020c4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b08a      	sub	sp, #40	@ 0x28
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020cc:	f107 0314 	add.w	r3, r7, #20
 80020d0:	2200      	movs	r2, #0
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	609a      	str	r2, [r3, #8]
 80020d8:	60da      	str	r2, [r3, #12]
 80020da:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a17      	ldr	r2, [pc, #92]	@ (8002140 <HAL_ADC_MspInit+0x7c>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d127      	bne.n	8002136 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	613b      	str	r3, [r7, #16]
 80020ea:	4b16      	ldr	r3, [pc, #88]	@ (8002144 <HAL_ADC_MspInit+0x80>)
 80020ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ee:	4a15      	ldr	r2, [pc, #84]	@ (8002144 <HAL_ADC_MspInit+0x80>)
 80020f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80020f6:	4b13      	ldr	r3, [pc, #76]	@ (8002144 <HAL_ADC_MspInit+0x80>)
 80020f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020fe:	613b      	str	r3, [r7, #16]
 8002100:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002102:	2300      	movs	r3, #0
 8002104:	60fb      	str	r3, [r7, #12]
 8002106:	4b0f      	ldr	r3, [pc, #60]	@ (8002144 <HAL_ADC_MspInit+0x80>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210a:	4a0e      	ldr	r2, [pc, #56]	@ (8002144 <HAL_ADC_MspInit+0x80>)
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	6313      	str	r3, [r2, #48]	@ 0x30
 8002112:	4b0c      	ldr	r3, [pc, #48]	@ (8002144 <HAL_ADC_MspInit+0x80>)
 8002114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = POT_Pin;
 800211e:	2301      	movs	r3, #1
 8002120:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002122:	2303      	movs	r3, #3
 8002124:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002126:	2300      	movs	r3, #0
 8002128:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(POT_GPIO_Port, &GPIO_InitStruct);
 800212a:	f107 0314 	add.w	r3, r7, #20
 800212e:	4619      	mov	r1, r3
 8002130:	4805      	ldr	r0, [pc, #20]	@ (8002148 <HAL_ADC_MspInit+0x84>)
 8002132:	f001 f8b5 	bl	80032a0 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002136:	bf00      	nop
 8002138:	3728      	adds	r7, #40	@ 0x28
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	40012000 	.word	0x40012000
 8002144:	40023800 	.word	0x40023800
 8002148:	40020000 	.word	0x40020000

0800214c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b08a      	sub	sp, #40	@ 0x28
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002154:	f107 0314 	add.w	r3, r7, #20
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	605a      	str	r2, [r3, #4]
 800215e:	609a      	str	r2, [r3, #8]
 8002160:	60da      	str	r2, [r3, #12]
 8002162:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a19      	ldr	r2, [pc, #100]	@ (80021d0 <HAL_I2C_MspInit+0x84>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d12b      	bne.n	80021c6 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800216e:	2300      	movs	r3, #0
 8002170:	613b      	str	r3, [r7, #16]
 8002172:	4b18      	ldr	r3, [pc, #96]	@ (80021d4 <HAL_I2C_MspInit+0x88>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002176:	4a17      	ldr	r2, [pc, #92]	@ (80021d4 <HAL_I2C_MspInit+0x88>)
 8002178:	f043 0302 	orr.w	r3, r3, #2
 800217c:	6313      	str	r3, [r2, #48]	@ 0x30
 800217e:	4b15      	ldr	r3, [pc, #84]	@ (80021d4 <HAL_I2C_MspInit+0x88>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	613b      	str	r3, [r7, #16]
 8002188:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800218a:	23c0      	movs	r3, #192	@ 0xc0
 800218c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800218e:	2312      	movs	r3, #18
 8002190:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002192:	2300      	movs	r3, #0
 8002194:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002196:	2303      	movs	r3, #3
 8002198:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800219a:	2304      	movs	r3, #4
 800219c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800219e:	f107 0314 	add.w	r3, r7, #20
 80021a2:	4619      	mov	r1, r3
 80021a4:	480c      	ldr	r0, [pc, #48]	@ (80021d8 <HAL_I2C_MspInit+0x8c>)
 80021a6:	f001 f87b 	bl	80032a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	60fb      	str	r3, [r7, #12]
 80021ae:	4b09      	ldr	r3, [pc, #36]	@ (80021d4 <HAL_I2C_MspInit+0x88>)
 80021b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b2:	4a08      	ldr	r2, [pc, #32]	@ (80021d4 <HAL_I2C_MspInit+0x88>)
 80021b4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80021b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ba:	4b06      	ldr	r3, [pc, #24]	@ (80021d4 <HAL_I2C_MspInit+0x88>)
 80021bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80021c6:	bf00      	nop
 80021c8:	3728      	adds	r7, #40	@ 0x28
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	40005400 	.word	0x40005400
 80021d4:	40023800 	.word	0x40023800
 80021d8:	40020400 	.word	0x40020400

080021dc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a18      	ldr	r2, [pc, #96]	@ (800224c <HAL_TIM_Base_MspInit+0x70>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d10e      	bne.n	800220c <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021ee:	2300      	movs	r3, #0
 80021f0:	60fb      	str	r3, [r7, #12]
 80021f2:	4b17      	ldr	r3, [pc, #92]	@ (8002250 <HAL_TIM_Base_MspInit+0x74>)
 80021f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f6:	4a16      	ldr	r2, [pc, #88]	@ (8002250 <HAL_TIM_Base_MspInit+0x74>)
 80021f8:	f043 0301 	orr.w	r3, r3, #1
 80021fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80021fe:	4b14      	ldr	r3, [pc, #80]	@ (8002250 <HAL_TIM_Base_MspInit+0x74>)
 8002200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002202:	f003 0301 	and.w	r3, r3, #1
 8002206:	60fb      	str	r3, [r7, #12]
 8002208:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 800220a:	e01a      	b.n	8002242 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM2)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002214:	d115      	bne.n	8002242 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	60bb      	str	r3, [r7, #8]
 800221a:	4b0d      	ldr	r3, [pc, #52]	@ (8002250 <HAL_TIM_Base_MspInit+0x74>)
 800221c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221e:	4a0c      	ldr	r2, [pc, #48]	@ (8002250 <HAL_TIM_Base_MspInit+0x74>)
 8002220:	f043 0301 	orr.w	r3, r3, #1
 8002224:	6413      	str	r3, [r2, #64]	@ 0x40
 8002226:	4b0a      	ldr	r3, [pc, #40]	@ (8002250 <HAL_TIM_Base_MspInit+0x74>)
 8002228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	60bb      	str	r3, [r7, #8]
 8002230:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002232:	2200      	movs	r2, #0
 8002234:	2100      	movs	r1, #0
 8002236:	201c      	movs	r0, #28
 8002238:	f000 fffb 	bl	8003232 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800223c:	201c      	movs	r0, #28
 800223e:	f001 f814 	bl	800326a <HAL_NVIC_EnableIRQ>
}
 8002242:	bf00      	nop
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	40010000 	.word	0x40010000
 8002250:	40023800 	.word	0x40023800

08002254 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b08a      	sub	sp, #40	@ 0x28
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800225c:	f107 0314 	add.w	r3, r7, #20
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	605a      	str	r2, [r3, #4]
 8002266:	609a      	str	r2, [r3, #8]
 8002268:	60da      	str	r2, [r3, #12]
 800226a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a19      	ldr	r2, [pc, #100]	@ (80022d8 <HAL_UART_MspInit+0x84>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d12b      	bne.n	80022ce <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	613b      	str	r3, [r7, #16]
 800227a:	4b18      	ldr	r3, [pc, #96]	@ (80022dc <HAL_UART_MspInit+0x88>)
 800227c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227e:	4a17      	ldr	r2, [pc, #92]	@ (80022dc <HAL_UART_MspInit+0x88>)
 8002280:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002284:	6413      	str	r3, [r2, #64]	@ 0x40
 8002286:	4b15      	ldr	r3, [pc, #84]	@ (80022dc <HAL_UART_MspInit+0x88>)
 8002288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800228e:	613b      	str	r3, [r7, #16]
 8002290:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	60fb      	str	r3, [r7, #12]
 8002296:	4b11      	ldr	r3, [pc, #68]	@ (80022dc <HAL_UART_MspInit+0x88>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	4a10      	ldr	r2, [pc, #64]	@ (80022dc <HAL_UART_MspInit+0x88>)
 800229c:	f043 0301 	orr.w	r3, r3, #1
 80022a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a2:	4b0e      	ldr	r3, [pc, #56]	@ (80022dc <HAL_UART_MspInit+0x88>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a6:	f003 0301 	and.w	r3, r3, #1
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80022ae:	230c      	movs	r3, #12
 80022b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b2:	2302      	movs	r3, #2
 80022b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b6:	2300      	movs	r3, #0
 80022b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ba:	2303      	movs	r3, #3
 80022bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022be:	2307      	movs	r3, #7
 80022c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022c2:	f107 0314 	add.w	r3, r7, #20
 80022c6:	4619      	mov	r1, r3
 80022c8:	4805      	ldr	r0, [pc, #20]	@ (80022e0 <HAL_UART_MspInit+0x8c>)
 80022ca:	f000 ffe9 	bl	80032a0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80022ce:	bf00      	nop
 80022d0:	3728      	adds	r7, #40	@ 0x28
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	40004400 	.word	0x40004400
 80022dc:	40023800 	.word	0x40023800
 80022e0:	40020000 	.word	0x40020000

080022e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022e8:	bf00      	nop
 80022ea:	e7fd      	b.n	80022e8 <NMI_Handler+0x4>

080022ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022f0:	bf00      	nop
 80022f2:	e7fd      	b.n	80022f0 <HardFault_Handler+0x4>

080022f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022f8:	bf00      	nop
 80022fa:	e7fd      	b.n	80022f8 <MemManage_Handler+0x4>

080022fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002300:	bf00      	nop
 8002302:	e7fd      	b.n	8002300 <BusFault_Handler+0x4>

08002304 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002308:	bf00      	nop
 800230a:	e7fd      	b.n	8002308 <UsageFault_Handler+0x4>

0800230c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002310:	bf00      	nop
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr

0800231a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800231a:	b480      	push	{r7}
 800231c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800231e:	bf00      	nop
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800232c:	bf00      	nop
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr

08002336 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002336:	b580      	push	{r7, lr}
 8002338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800233a:	f000 fa5d 	bl	80027f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800233e:	bf00      	nop
 8002340:	bd80      	pop	{r7, pc}
	...

08002344 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002348:	4802      	ldr	r0, [pc, #8]	@ (8002354 <TIM2_IRQHandler+0x10>)
 800234a:	f002 fba1 	bl	8004a90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	200002d8 	.word	0x200002d8

08002358 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  return 1;
 800235c:	2301      	movs	r3, #1
}
 800235e:	4618      	mov	r0, r3
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <_kill>:

int _kill(int pid, int sig)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002372:	f004 f8eb 	bl	800654c <__errno>
 8002376:	4603      	mov	r3, r0
 8002378:	2216      	movs	r2, #22
 800237a:	601a      	str	r2, [r3, #0]
  return -1;
 800237c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002380:	4618      	mov	r0, r3
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <_exit>:

void _exit (int status)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002390:	f04f 31ff 	mov.w	r1, #4294967295
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f7ff ffe7 	bl	8002368 <_kill>
  while (1) {}    /* Make sure we hang here */
 800239a:	bf00      	nop
 800239c:	e7fd      	b.n	800239a <_exit+0x12>

0800239e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800239e:	b580      	push	{r7, lr}
 80023a0:	b086      	sub	sp, #24
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	60f8      	str	r0, [r7, #12]
 80023a6:	60b9      	str	r1, [r7, #8]
 80023a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023aa:	2300      	movs	r3, #0
 80023ac:	617b      	str	r3, [r7, #20]
 80023ae:	e00a      	b.n	80023c6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80023b0:	f3af 8000 	nop.w
 80023b4:	4601      	mov	r1, r0
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	1c5a      	adds	r2, r3, #1
 80023ba:	60ba      	str	r2, [r7, #8]
 80023bc:	b2ca      	uxtb	r2, r1
 80023be:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	3301      	adds	r3, #1
 80023c4:	617b      	str	r3, [r7, #20]
 80023c6:	697a      	ldr	r2, [r7, #20]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	dbf0      	blt.n	80023b0 <_read+0x12>
  }

  return len;
 80023ce:	687b      	ldr	r3, [r7, #4]
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3718      	adds	r7, #24
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b086      	sub	sp, #24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	60b9      	str	r1, [r7, #8]
 80023e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023e4:	2300      	movs	r3, #0
 80023e6:	617b      	str	r3, [r7, #20]
 80023e8:	e009      	b.n	80023fe <_write+0x26>
  {
    __io_putchar(*ptr++);
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	1c5a      	adds	r2, r3, #1
 80023ee:	60ba      	str	r2, [r7, #8]
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	4618      	mov	r0, r3
 80023f4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	3301      	adds	r3, #1
 80023fc:	617b      	str	r3, [r7, #20]
 80023fe:	697a      	ldr	r2, [r7, #20]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	429a      	cmp	r2, r3
 8002404:	dbf1      	blt.n	80023ea <_write+0x12>
  }
  return len;
 8002406:	687b      	ldr	r3, [r7, #4]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3718      	adds	r7, #24
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}

08002410 <_close>:

int _close(int file)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002418:	f04f 33ff 	mov.w	r3, #4294967295
}
 800241c:	4618      	mov	r0, r3
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002438:	605a      	str	r2, [r3, #4]
  return 0;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <_isatty>:

int _isatty(int file)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002450:	2301      	movs	r3, #1
}
 8002452:	4618      	mov	r0, r3
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr

0800245e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800245e:	b480      	push	{r7}
 8002460:	b085      	sub	sp, #20
 8002462:	af00      	add	r7, sp, #0
 8002464:	60f8      	str	r0, [r7, #12]
 8002466:	60b9      	str	r1, [r7, #8]
 8002468:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800246a:	2300      	movs	r3, #0
}
 800246c:	4618      	mov	r0, r3
 800246e:	3714      	adds	r7, #20
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b086      	sub	sp, #24
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002480:	4a14      	ldr	r2, [pc, #80]	@ (80024d4 <_sbrk+0x5c>)
 8002482:	4b15      	ldr	r3, [pc, #84]	@ (80024d8 <_sbrk+0x60>)
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800248c:	4b13      	ldr	r3, [pc, #76]	@ (80024dc <_sbrk+0x64>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d102      	bne.n	800249a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002494:	4b11      	ldr	r3, [pc, #68]	@ (80024dc <_sbrk+0x64>)
 8002496:	4a12      	ldr	r2, [pc, #72]	@ (80024e0 <_sbrk+0x68>)
 8002498:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800249a:	4b10      	ldr	r3, [pc, #64]	@ (80024dc <_sbrk+0x64>)
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4413      	add	r3, r2
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d207      	bcs.n	80024b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024a8:	f004 f850 	bl	800654c <__errno>
 80024ac:	4603      	mov	r3, r0
 80024ae:	220c      	movs	r2, #12
 80024b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024b2:	f04f 33ff 	mov.w	r3, #4294967295
 80024b6:	e009      	b.n	80024cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024b8:	4b08      	ldr	r3, [pc, #32]	@ (80024dc <_sbrk+0x64>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024be:	4b07      	ldr	r3, [pc, #28]	@ (80024dc <_sbrk+0x64>)
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4413      	add	r3, r2
 80024c6:	4a05      	ldr	r2, [pc, #20]	@ (80024dc <_sbrk+0x64>)
 80024c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024ca:	68fb      	ldr	r3, [r7, #12]
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3718      	adds	r7, #24
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	20020000 	.word	0x20020000
 80024d8:	00000400 	.word	0x00000400
 80024dc:	200003cc 	.word	0x200003cc
 80024e0:	20000528 	.word	0x20000528

080024e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024e8:	4b06      	ldr	r3, [pc, #24]	@ (8002504 <SystemInit+0x20>)
 80024ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024ee:	4a05      	ldr	r2, [pc, #20]	@ (8002504 <SystemInit+0x20>)
 80024f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024f8:	bf00      	nop
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	e000ed00 	.word	0xe000ed00

08002508 <Ultrasonic_Init>:
#include "main.h"

/* Global variable to store timer handle */
TIM_HandleTypeDef *ultrasonicTimer;

void Ultrasonic_Init(TIM_HandleTypeDef *htim) {
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
    /* Store timer handle for later use */
    ultrasonicTimer = htim;
 8002510:	4a0a      	ldr	r2, [pc, #40]	@ (800253c <Ultrasonic_Init+0x34>)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6013      	str	r3, [r2, #0]

    /* Start the timer */
    HAL_TIM_Base_Start(ultrasonicTimer);
 8002516:	4b09      	ldr	r3, [pc, #36]	@ (800253c <Ultrasonic_Init+0x34>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f002 f9fc 	bl	8004918 <HAL_TIM_Base_Start>

    /* Initialize TRIG pin to low */
    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8002520:	2200      	movs	r2, #0
 8002522:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002526:	4806      	ldr	r0, [pc, #24]	@ (8002540 <Ultrasonic_Init+0x38>)
 8002528:	f001 f856 	bl	80035d8 <HAL_GPIO_WritePin>
    HAL_Delay(50);  /* Allow sensor to settle */
 800252c:	2032      	movs	r0, #50	@ 0x32
 800252e:	f000 f983 	bl	8002838 <HAL_Delay>
}
 8002532:	bf00      	nop
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	200003d0 	.word	0x200003d0
 8002540:	40020000 	.word	0x40020000
 8002544:	00000000 	.word	0x00000000

08002548 <Ultrasonic_Read>:

float Ultrasonic_Read(void) {
 8002548:	b590      	push	{r4, r7, lr}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
    uint32_t val1 = 0;
 800254e:	2300      	movs	r3, #0
 8002550:	60fb      	str	r3, [r7, #12]
    uint32_t val2 = 0;
 8002552:	2300      	movs	r3, #0
 8002554:	60bb      	str	r3, [r7, #8]
    uint32_t pMillis = 0;
 8002556:	2300      	movs	r3, #0
 8002558:	607b      	str	r3, [r7, #4]
    float distance = 0;
 800255a:	f04f 0300 	mov.w	r3, #0
 800255e:	603b      	str	r3, [r7, #0]

    /* 1. Send 10us pulse on TRIG pin */
    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);
 8002560:	2201      	movs	r2, #1
 8002562:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002566:	4840      	ldr	r0, [pc, #256]	@ (8002668 <Ultrasonic_Read+0x120>)
 8002568:	f001 f836 	bl	80035d8 <HAL_GPIO_WritePin>
    __HAL_TIM_SET_COUNTER(ultrasonicTimer, 0);
 800256c:	4b3f      	ldr	r3, [pc, #252]	@ (800266c <Ultrasonic_Read+0x124>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	2200      	movs	r2, #0
 8002574:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(ultrasonicTimer) < 10); /* Wait for 10 us */
 8002576:	bf00      	nop
 8002578:	4b3c      	ldr	r3, [pc, #240]	@ (800266c <Ultrasonic_Read+0x124>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002580:	2b09      	cmp	r3, #9
 8002582:	d9f9      	bls.n	8002578 <Ultrasonic_Read+0x30>
    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8002584:	2200      	movs	r2, #0
 8002586:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800258a:	4837      	ldr	r0, [pc, #220]	@ (8002668 <Ultrasonic_Read+0x120>)
 800258c:	f001 f824 	bl	80035d8 <HAL_GPIO_WritePin>

    /* 2. Wait for ECHO pin to go HIGH (start of echo pulse) */
    pMillis = HAL_GetTick();
 8002590:	f000 f946 	bl	8002820 <HAL_GetTick>
 8002594:	6078      	str	r0, [r7, #4]
    while (!(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin)) && pMillis + 10 > HAL_GetTick()) {
 8002596:	e008      	b.n	80025aa <Ultrasonic_Read+0x62>
        /* If ECHO never goes high within timeout, return error */
        if (HAL_GetTick() > pMillis + 10) {
 8002598:	f000 f942 	bl	8002820 <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	330a      	adds	r3, #10
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d901      	bls.n	80025aa <Ultrasonic_Read+0x62>
            return -1;  /* Error: Echo pin never went high */
 80025a6:	4b32      	ldr	r3, [pc, #200]	@ (8002670 <Ultrasonic_Read+0x128>)
 80025a8:	e053      	b.n	8002652 <Ultrasonic_Read+0x10a>
    while (!(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin)) && pMillis + 10 > HAL_GetTick()) {
 80025aa:	2110      	movs	r1, #16
 80025ac:	482e      	ldr	r0, [pc, #184]	@ (8002668 <Ultrasonic_Read+0x120>)
 80025ae:	f000 fffb 	bl	80035a8 <HAL_GPIO_ReadPin>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d107      	bne.n	80025c8 <Ultrasonic_Read+0x80>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f103 040a 	add.w	r4, r3, #10
 80025be:	f000 f92f 	bl	8002820 <HAL_GetTick>
 80025c2:	4603      	mov	r3, r0
 80025c4:	429c      	cmp	r4, r3
 80025c6:	d8e7      	bhi.n	8002598 <Ultrasonic_Read+0x50>
        }
    }

    /* 3. Measure the time for which ECHO stays HIGH */
    val1 = __HAL_TIM_GET_COUNTER(ultrasonicTimer);  /* Capture start time */
 80025c8:	4b28      	ldr	r3, [pc, #160]	@ (800266c <Ultrasonic_Read+0x124>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d0:	60fb      	str	r3, [r7, #12]

    pMillis = HAL_GetTick();
 80025d2:	f000 f925 	bl	8002820 <HAL_GetTick>
 80025d6:	6078      	str	r0, [r7, #4]
    while ((HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin)) && pMillis + 50 > HAL_GetTick()) {
 80025d8:	e009      	b.n	80025ee <Ultrasonic_Read+0xa6>
        /* If ECHO stays high too long, return error */
        if (HAL_GetTick() > pMillis + 50) {
 80025da:	f000 f921 	bl	8002820 <HAL_GetTick>
 80025de:	4602      	mov	r2, r0
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	3332      	adds	r3, #50	@ 0x32
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d902      	bls.n	80025ee <Ultrasonic_Read+0xa6>
            return -2;  /* Error: Echo pulse too long */
 80025e8:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 80025ec:	e031      	b.n	8002652 <Ultrasonic_Read+0x10a>
    while ((HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin)) && pMillis + 50 > HAL_GetTick()) {
 80025ee:	2110      	movs	r1, #16
 80025f0:	481d      	ldr	r0, [pc, #116]	@ (8002668 <Ultrasonic_Read+0x120>)
 80025f2:	f000 ffd9 	bl	80035a8 <HAL_GPIO_ReadPin>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d007      	beq.n	800260c <Ultrasonic_Read+0xc4>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	f103 0432 	add.w	r4, r3, #50	@ 0x32
 8002602:	f000 f90d 	bl	8002820 <HAL_GetTick>
 8002606:	4603      	mov	r3, r0
 8002608:	429c      	cmp	r4, r3
 800260a:	d8e6      	bhi.n	80025da <Ultrasonic_Read+0x92>
        }
    }

    val2 = __HAL_TIM_GET_COUNTER(ultrasonicTimer);  /* Capture end time */
 800260c:	4b17      	ldr	r3, [pc, #92]	@ (800266c <Ultrasonic_Read+0x124>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002614:	60bb      	str	r3, [r7, #8]

    /* 4. Calculate distance based on time difference */
    distance = (val2-val1) * 0.034/2;
 8002616:	68ba      	ldr	r2, [r7, #8]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	4618      	mov	r0, r3
 800261e:	f7fd ff79 	bl	8000514 <__aeabi_ui2d>
 8002622:	a30f      	add	r3, pc, #60	@ (adr r3, 8002660 <Ultrasonic_Read+0x118>)
 8002624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002628:	f7fd ffee 	bl	8000608 <__aeabi_dmul>
 800262c:	4602      	mov	r2, r0
 800262e:	460b      	mov	r3, r1
 8002630:	4610      	mov	r0, r2
 8002632:	4619      	mov	r1, r3
 8002634:	f04f 0200 	mov.w	r2, #0
 8002638:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800263c:	f7fe f90e 	bl	800085c <__aeabi_ddiv>
 8002640:	4602      	mov	r2, r0
 8002642:	460b      	mov	r3, r1
 8002644:	4610      	mov	r0, r2
 8002646:	4619      	mov	r1, r3
 8002648:	f7fe fab6 	bl	8000bb8 <__aeabi_d2f>
 800264c:	4603      	mov	r3, r0
 800264e:	603b      	str	r3, [r7, #0]

    return distance;
 8002650:	683b      	ldr	r3, [r7, #0]
}
 8002652:	ee07 3a90 	vmov	s15, r3
 8002656:	eeb0 0a67 	vmov.f32	s0, s15
 800265a:	3714      	adds	r7, #20
 800265c:	46bd      	mov	sp, r7
 800265e:	bd90      	pop	{r4, r7, pc}
 8002660:	b020c49c 	.word	0xb020c49c
 8002664:	3fa16872 	.word	0x3fa16872
 8002668:	40020000 	.word	0x40020000
 800266c:	200003d0 	.word	0x200003d0
 8002670:	bf800000 	.word	0xbf800000

08002674 <Ultrasonic_GetDistance>:

float Ultrasonic_GetDistance(void) {
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
    static float filtered_cm = 0;
    float alpha = 0.3;  // Filter strength (0-1), lower = more filtering
 800267a:	4b1f      	ldr	r3, [pc, #124]	@ (80026f8 <Ultrasonic_GetDistance+0x84>)
 800267c:	607b      	str	r3, [r7, #4]

    // Get new sample in cm
    float distance_cm = Ultrasonic_Read();
 800267e:	f7ff ff63 	bl	8002548 <Ultrasonic_Read>
 8002682:	ed87 0a00 	vstr	s0, [r7]

    // Return error codes immediately
    if (distance_cm < 0) {
 8002686:	edd7 7a00 	vldr	s15, [r7]
 800268a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800268e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002692:	d502      	bpl.n	800269a <Ultrasonic_GetDistance+0x26>
        return distance_cm;
 8002694:	edd7 7a00 	vldr	s15, [r7]
 8002698:	e028      	b.n	80026ec <Ultrasonic_GetDistance+0x78>
    }

    // Apply low-pass filter
    if (filtered_cm == 0) {
 800269a:	4b18      	ldr	r3, [pc, #96]	@ (80026fc <Ultrasonic_GetDistance+0x88>)
 800269c:	edd3 7a00 	vldr	s15, [r3]
 80026a0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80026a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026a8:	d103      	bne.n	80026b2 <Ultrasonic_GetDistance+0x3e>
        filtered_cm = distance_cm;  // Initialize on first reading
 80026aa:	4a14      	ldr	r2, [pc, #80]	@ (80026fc <Ultrasonic_GetDistance+0x88>)
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	6013      	str	r3, [r2, #0]
 80026b0:	e015      	b.n	80026de <Ultrasonic_GetDistance+0x6a>
    } else {
        filtered_cm = alpha * distance_cm + (1 - alpha) * filtered_cm;
 80026b2:	ed97 7a01 	vldr	s14, [r7, #4]
 80026b6:	edd7 7a00 	vldr	s15, [r7]
 80026ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80026c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80026c6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80026ca:	4b0c      	ldr	r3, [pc, #48]	@ (80026fc <Ultrasonic_GetDistance+0x88>)
 80026cc:	edd3 7a00 	vldr	s15, [r3]
 80026d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026d8:	4b08      	ldr	r3, [pc, #32]	@ (80026fc <Ultrasonic_GetDistance+0x88>)
 80026da:	edc3 7a00 	vstr	s15, [r3]
    }

    // Return filtered distance in mm
    return filtered_cm * 10.0f;  // Convert cm to mm
 80026de:	4b07      	ldr	r3, [pc, #28]	@ (80026fc <Ultrasonic_GetDistance+0x88>)
 80026e0:	edd3 7a00 	vldr	s15, [r3]
 80026e4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80026e8:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80026ec:	eeb0 0a67 	vmov.f32	s0, s15
 80026f0:	3708      	adds	r7, #8
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	3e99999a 	.word	0x3e99999a
 80026fc:	200003d4 	.word	0x200003d4

08002700 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002700:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002738 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002704:	f7ff feee 	bl	80024e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002708:	480c      	ldr	r0, [pc, #48]	@ (800273c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800270a:	490d      	ldr	r1, [pc, #52]	@ (8002740 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800270c:	4a0d      	ldr	r2, [pc, #52]	@ (8002744 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800270e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002710:	e002      	b.n	8002718 <LoopCopyDataInit>

08002712 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002712:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002714:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002716:	3304      	adds	r3, #4

08002718 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002718:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800271a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800271c:	d3f9      	bcc.n	8002712 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800271e:	4a0a      	ldr	r2, [pc, #40]	@ (8002748 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002720:	4c0a      	ldr	r4, [pc, #40]	@ (800274c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002722:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002724:	e001      	b.n	800272a <LoopFillZerobss>

08002726 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002726:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002728:	3204      	adds	r2, #4

0800272a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800272a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800272c:	d3fb      	bcc.n	8002726 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800272e:	f003 ff13 	bl	8006558 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002732:	f7fe fd2f 	bl	8001194 <main>
  bx  lr    
 8002736:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002738:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800273c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002740:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002744:	08008b94 	.word	0x08008b94
  ldr r2, =_sbss
 8002748:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800274c:	20000528 	.word	0x20000528

08002750 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002750:	e7fe      	b.n	8002750 <ADC_IRQHandler>
	...

08002754 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002758:	4b0e      	ldr	r3, [pc, #56]	@ (8002794 <HAL_Init+0x40>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a0d      	ldr	r2, [pc, #52]	@ (8002794 <HAL_Init+0x40>)
 800275e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002762:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002764:	4b0b      	ldr	r3, [pc, #44]	@ (8002794 <HAL_Init+0x40>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a0a      	ldr	r2, [pc, #40]	@ (8002794 <HAL_Init+0x40>)
 800276a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800276e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002770:	4b08      	ldr	r3, [pc, #32]	@ (8002794 <HAL_Init+0x40>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a07      	ldr	r2, [pc, #28]	@ (8002794 <HAL_Init+0x40>)
 8002776:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800277a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800277c:	2003      	movs	r0, #3
 800277e:	f000 fd4d 	bl	800321c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002782:	2000      	movs	r0, #0
 8002784:	f000 f808 	bl	8002798 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002788:	f7ff fc74 	bl	8002074 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800278c:	2300      	movs	r3, #0
}
 800278e:	4618      	mov	r0, r3
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	40023c00 	.word	0x40023c00

08002798 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027a0:	4b12      	ldr	r3, [pc, #72]	@ (80027ec <HAL_InitTick+0x54>)
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	4b12      	ldr	r3, [pc, #72]	@ (80027f0 <HAL_InitTick+0x58>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	4619      	mov	r1, r3
 80027aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80027b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027b6:	4618      	mov	r0, r3
 80027b8:	f000 fd65 	bl	8003286 <HAL_SYSTICK_Config>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d001      	beq.n	80027c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e00e      	b.n	80027e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2b0f      	cmp	r3, #15
 80027ca:	d80a      	bhi.n	80027e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027cc:	2200      	movs	r2, #0
 80027ce:	6879      	ldr	r1, [r7, #4]
 80027d0:	f04f 30ff 	mov.w	r0, #4294967295
 80027d4:	f000 fd2d 	bl	8003232 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027d8:	4a06      	ldr	r2, [pc, #24]	@ (80027f4 <HAL_InitTick+0x5c>)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027de:	2300      	movs	r3, #0
 80027e0:	e000      	b.n	80027e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	20000004 	.word	0x20000004
 80027f0:	2000000c 	.word	0x2000000c
 80027f4:	20000008 	.word	0x20000008

080027f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027fc:	4b06      	ldr	r3, [pc, #24]	@ (8002818 <HAL_IncTick+0x20>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	461a      	mov	r2, r3
 8002802:	4b06      	ldr	r3, [pc, #24]	@ (800281c <HAL_IncTick+0x24>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4413      	add	r3, r2
 8002808:	4a04      	ldr	r2, [pc, #16]	@ (800281c <HAL_IncTick+0x24>)
 800280a:	6013      	str	r3, [r2, #0]
}
 800280c:	bf00      	nop
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	2000000c 	.word	0x2000000c
 800281c:	200003d8 	.word	0x200003d8

08002820 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  return uwTick;
 8002824:	4b03      	ldr	r3, [pc, #12]	@ (8002834 <HAL_GetTick+0x14>)
 8002826:	681b      	ldr	r3, [r3, #0]
}
 8002828:	4618      	mov	r0, r3
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	200003d8 	.word	0x200003d8

08002838 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002840:	f7ff ffee 	bl	8002820 <HAL_GetTick>
 8002844:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002850:	d005      	beq.n	800285e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002852:	4b0a      	ldr	r3, [pc, #40]	@ (800287c <HAL_Delay+0x44>)
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	461a      	mov	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	4413      	add	r3, r2
 800285c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800285e:	bf00      	nop
 8002860:	f7ff ffde 	bl	8002820 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	429a      	cmp	r2, r3
 800286e:	d8f7      	bhi.n	8002860 <HAL_Delay+0x28>
  {
  }
}
 8002870:	bf00      	nop
 8002872:	bf00      	nop
 8002874:	3710      	adds	r7, #16
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	2000000c 	.word	0x2000000c

08002880 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002888:	2300      	movs	r3, #0
 800288a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d101      	bne.n	8002896 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e033      	b.n	80028fe <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800289a:	2b00      	cmp	r3, #0
 800289c:	d109      	bne.n	80028b2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f7ff fc10 	bl	80020c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b6:	f003 0310 	and.w	r3, r3, #16
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d118      	bne.n	80028f0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80028c6:	f023 0302 	bic.w	r3, r3, #2
 80028ca:	f043 0202 	orr.w	r2, r3, #2
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 fad6 	bl	8002e84 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e2:	f023 0303 	bic.w	r3, r3, #3
 80028e6:	f043 0201 	orr.w	r2, r3, #1
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	641a      	str	r2, [r3, #64]	@ 0x40
 80028ee:	e001      	b.n	80028f4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80028fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3710      	adds	r7, #16
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
	...

08002908 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002908:	b480      	push	{r7}
 800290a:	b085      	sub	sp, #20
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002910:	2300      	movs	r3, #0
 8002912:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800291a:	2b01      	cmp	r3, #1
 800291c:	d101      	bne.n	8002922 <HAL_ADC_Start+0x1a>
 800291e:	2302      	movs	r3, #2
 8002920:	e097      	b.n	8002a52 <HAL_ADC_Start+0x14a>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	f003 0301 	and.w	r3, r3, #1
 8002934:	2b01      	cmp	r3, #1
 8002936:	d018      	beq.n	800296a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	689a      	ldr	r2, [r3, #8]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f042 0201 	orr.w	r2, r2, #1
 8002946:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002948:	4b45      	ldr	r3, [pc, #276]	@ (8002a60 <HAL_ADC_Start+0x158>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a45      	ldr	r2, [pc, #276]	@ (8002a64 <HAL_ADC_Start+0x15c>)
 800294e:	fba2 2303 	umull	r2, r3, r2, r3
 8002952:	0c9a      	lsrs	r2, r3, #18
 8002954:	4613      	mov	r3, r2
 8002956:	005b      	lsls	r3, r3, #1
 8002958:	4413      	add	r3, r2
 800295a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800295c:	e002      	b.n	8002964 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	3b01      	subs	r3, #1
 8002962:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1f9      	bne.n	800295e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f003 0301 	and.w	r3, r3, #1
 8002974:	2b01      	cmp	r3, #1
 8002976:	d15f      	bne.n	8002a38 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002980:	f023 0301 	bic.w	r3, r3, #1
 8002984:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002996:	2b00      	cmp	r3, #0
 8002998:	d007      	beq.n	80029aa <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80029a2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029b6:	d106      	bne.n	80029c6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029bc:	f023 0206 	bic.w	r2, r3, #6
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	645a      	str	r2, [r3, #68]	@ 0x44
 80029c4:	e002      	b.n	80029cc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029d4:	4b24      	ldr	r3, [pc, #144]	@ (8002a68 <HAL_ADC_Start+0x160>)
 80029d6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80029e0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	f003 031f 	and.w	r3, r3, #31
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d10f      	bne.n	8002a0e <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d129      	bne.n	8002a50 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	689a      	ldr	r2, [r3, #8]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002a0a:	609a      	str	r2, [r3, #8]
 8002a0c:	e020      	b.n	8002a50 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a16      	ldr	r2, [pc, #88]	@ (8002a6c <HAL_ADC_Start+0x164>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d11b      	bne.n	8002a50 <HAL_ADC_Start+0x148>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d114      	bne.n	8002a50 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	689a      	ldr	r2, [r3, #8]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002a34:	609a      	str	r2, [r3, #8]
 8002a36:	e00b      	b.n	8002a50 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3c:	f043 0210 	orr.w	r2, r3, #16
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a48:	f043 0201 	orr.w	r2, r3, #1
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002a50:	2300      	movs	r3, #0
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3714      	adds	r7, #20
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	20000004 	.word	0x20000004
 8002a64:	431bde83 	.word	0x431bde83
 8002a68:	40012300 	.word	0x40012300
 8002a6c:	40012000 	.word	0x40012000

08002a70 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d101      	bne.n	8002a86 <HAL_ADC_Stop+0x16>
 8002a82:	2302      	movs	r3, #2
 8002a84:	e021      	b.n	8002aca <HAL_ADC_Stop+0x5a>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2201      	movs	r2, #1
 8002a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689a      	ldr	r2, [r3, #8]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f022 0201 	bic.w	r2, r2, #1
 8002a9c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f003 0301 	and.w	r3, r3, #1
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d109      	bne.n	8002ac0 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002ab4:	f023 0301 	bic.w	r3, r3, #1
 8002ab8:	f043 0201 	orr.w	r2, r3, #1
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	370c      	adds	r7, #12
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr

08002ad6 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b084      	sub	sp, #16
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
 8002ade:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002af2:	d113      	bne.n	8002b1c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002afe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b02:	d10b      	bne.n	8002b1c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b08:	f043 0220 	orr.w	r2, r3, #32
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e063      	b.n	8002be4 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b1c:	f7ff fe80 	bl	8002820 <HAL_GetTick>
 8002b20:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b22:	e021      	b.n	8002b68 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b2a:	d01d      	beq.n	8002b68 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d007      	beq.n	8002b42 <HAL_ADC_PollForConversion+0x6c>
 8002b32:	f7ff fe75 	bl	8002820 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	683a      	ldr	r2, [r7, #0]
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d212      	bcs.n	8002b68 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	2b02      	cmp	r3, #2
 8002b4e:	d00b      	beq.n	8002b68 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b54:	f043 0204 	orr.w	r2, r3, #4
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e03d      	b.n	8002be4 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d1d6      	bne.n	8002b24 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f06f 0212 	mvn.w	r2, #18
 8002b7e:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b84:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d123      	bne.n	8002be2 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d11f      	bne.n	8002be2 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba8:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d006      	beq.n	8002bbe <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d111      	bne.n	8002be2 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d105      	bne.n	8002be2 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bda:	f043 0201 	orr.w	r2, r3, #1
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3710      	adds	r7, #16
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	370c      	adds	r7, #12
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
	...

08002c08 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b085      	sub	sp, #20
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002c12:	2300      	movs	r3, #0
 8002c14:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d101      	bne.n	8002c24 <HAL_ADC_ConfigChannel+0x1c>
 8002c20:	2302      	movs	r3, #2
 8002c22:	e113      	b.n	8002e4c <HAL_ADC_ConfigChannel+0x244>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2201      	movs	r2, #1
 8002c28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	2b09      	cmp	r3, #9
 8002c32:	d925      	bls.n	8002c80 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	68d9      	ldr	r1, [r3, #12]
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	461a      	mov	r2, r3
 8002c42:	4613      	mov	r3, r2
 8002c44:	005b      	lsls	r3, r3, #1
 8002c46:	4413      	add	r3, r2
 8002c48:	3b1e      	subs	r3, #30
 8002c4a:	2207      	movs	r2, #7
 8002c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c50:	43da      	mvns	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	400a      	ands	r2, r1
 8002c58:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	68d9      	ldr	r1, [r3, #12]
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	689a      	ldr	r2, [r3, #8]
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	4403      	add	r3, r0
 8002c72:	3b1e      	subs	r3, #30
 8002c74:	409a      	lsls	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	60da      	str	r2, [r3, #12]
 8002c7e:	e022      	b.n	8002cc6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	6919      	ldr	r1, [r3, #16]
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	4613      	mov	r3, r2
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	4413      	add	r3, r2
 8002c94:	2207      	movs	r2, #7
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	43da      	mvns	r2, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	400a      	ands	r2, r1
 8002ca2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	6919      	ldr	r1, [r3, #16]
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	689a      	ldr	r2, [r3, #8]
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	005b      	lsls	r3, r3, #1
 8002cba:	4403      	add	r3, r0
 8002cbc:	409a      	lsls	r2, r3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	430a      	orrs	r2, r1
 8002cc4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	2b06      	cmp	r3, #6
 8002ccc:	d824      	bhi.n	8002d18 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	685a      	ldr	r2, [r3, #4]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	4413      	add	r3, r2
 8002cde:	3b05      	subs	r3, #5
 8002ce0:	221f      	movs	r2, #31
 8002ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce6:	43da      	mvns	r2, r3
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	400a      	ands	r2, r1
 8002cee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	685a      	ldr	r2, [r3, #4]
 8002d02:	4613      	mov	r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	4413      	add	r3, r2
 8002d08:	3b05      	subs	r3, #5
 8002d0a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	430a      	orrs	r2, r1
 8002d14:	635a      	str	r2, [r3, #52]	@ 0x34
 8002d16:	e04c      	b.n	8002db2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	2b0c      	cmp	r3, #12
 8002d1e:	d824      	bhi.n	8002d6a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	685a      	ldr	r2, [r3, #4]
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	4413      	add	r3, r2
 8002d30:	3b23      	subs	r3, #35	@ 0x23
 8002d32:	221f      	movs	r2, #31
 8002d34:	fa02 f303 	lsl.w	r3, r2, r3
 8002d38:	43da      	mvns	r2, r3
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	400a      	ands	r2, r1
 8002d40:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	4618      	mov	r0, r3
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	4613      	mov	r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	4413      	add	r3, r2
 8002d5a:	3b23      	subs	r3, #35	@ 0x23
 8002d5c:	fa00 f203 	lsl.w	r2, r0, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	430a      	orrs	r2, r1
 8002d66:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d68:	e023      	b.n	8002db2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	4613      	mov	r3, r2
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	4413      	add	r3, r2
 8002d7a:	3b41      	subs	r3, #65	@ 0x41
 8002d7c:	221f      	movs	r2, #31
 8002d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d82:	43da      	mvns	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	400a      	ands	r2, r1
 8002d8a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	4618      	mov	r0, r3
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	685a      	ldr	r2, [r3, #4]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	4413      	add	r3, r2
 8002da4:	3b41      	subs	r3, #65	@ 0x41
 8002da6:	fa00 f203 	lsl.w	r2, r0, r3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	430a      	orrs	r2, r1
 8002db0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002db2:	4b29      	ldr	r3, [pc, #164]	@ (8002e58 <HAL_ADC_ConfigChannel+0x250>)
 8002db4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a28      	ldr	r2, [pc, #160]	@ (8002e5c <HAL_ADC_ConfigChannel+0x254>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d10f      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x1d8>
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2b12      	cmp	r3, #18
 8002dc6:	d10b      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a1d      	ldr	r2, [pc, #116]	@ (8002e5c <HAL_ADC_ConfigChannel+0x254>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d12b      	bne.n	8002e42 <HAL_ADC_ConfigChannel+0x23a>
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a1c      	ldr	r2, [pc, #112]	@ (8002e60 <HAL_ADC_ConfigChannel+0x258>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d003      	beq.n	8002dfc <HAL_ADC_ConfigChannel+0x1f4>
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2b11      	cmp	r3, #17
 8002dfa:	d122      	bne.n	8002e42 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a11      	ldr	r2, [pc, #68]	@ (8002e60 <HAL_ADC_ConfigChannel+0x258>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d111      	bne.n	8002e42 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e1e:	4b11      	ldr	r3, [pc, #68]	@ (8002e64 <HAL_ADC_ConfigChannel+0x25c>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a11      	ldr	r2, [pc, #68]	@ (8002e68 <HAL_ADC_ConfigChannel+0x260>)
 8002e24:	fba2 2303 	umull	r2, r3, r2, r3
 8002e28:	0c9a      	lsrs	r2, r3, #18
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	4413      	add	r3, r2
 8002e30:	005b      	lsls	r3, r3, #1
 8002e32:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002e34:	e002      	b.n	8002e3c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	3b01      	subs	r3, #1
 8002e3a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d1f9      	bne.n	8002e36 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002e4a:	2300      	movs	r3, #0
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3714      	adds	r7, #20
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr
 8002e58:	40012300 	.word	0x40012300
 8002e5c:	40012000 	.word	0x40012000
 8002e60:	10000012 	.word	0x10000012
 8002e64:	20000004 	.word	0x20000004
 8002e68:	431bde83 	.word	0x431bde83

08002e6c <HAL_ADC_GetState>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL state
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef *hadc)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  /* Return ADC state */
  return hadc->State;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b085      	sub	sp, #20
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e8c:	4b79      	ldr	r3, [pc, #484]	@ (8003074 <ADC_Init+0x1f0>)
 8002e8e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	685a      	ldr	r2, [r3, #4]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	431a      	orrs	r2, r3
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	685a      	ldr	r2, [r3, #4]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002eb8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	6859      	ldr	r1, [r3, #4]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	691b      	ldr	r3, [r3, #16]
 8002ec4:	021a      	lsls	r2, r3, #8
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	430a      	orrs	r2, r1
 8002ecc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	685a      	ldr	r2, [r3, #4]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002edc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	6859      	ldr	r1, [r3, #4]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689a      	ldr	r2, [r3, #8]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	430a      	orrs	r2, r1
 8002eee:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	689a      	ldr	r2, [r3, #8]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002efe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6899      	ldr	r1, [r3, #8]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	68da      	ldr	r2, [r3, #12]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f16:	4a58      	ldr	r2, [pc, #352]	@ (8003078 <ADC_Init+0x1f4>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d022      	beq.n	8002f62 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	689a      	ldr	r2, [r3, #8]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f2a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	6899      	ldr	r1, [r3, #8]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	430a      	orrs	r2, r1
 8002f3c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002f4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	6899      	ldr	r1, [r3, #8]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	609a      	str	r2, [r3, #8]
 8002f60:	e00f      	b.n	8002f82 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	689a      	ldr	r2, [r3, #8]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	689a      	ldr	r2, [r3, #8]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002f80:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	689a      	ldr	r2, [r3, #8]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f022 0202 	bic.w	r2, r2, #2
 8002f90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	6899      	ldr	r1, [r3, #8]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	7e1b      	ldrb	r3, [r3, #24]
 8002f9c:	005a      	lsls	r2, r3, #1
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d01b      	beq.n	8002fe8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	685a      	ldr	r2, [r3, #4]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002fbe:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	685a      	ldr	r2, [r3, #4]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002fce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	6859      	ldr	r1, [r3, #4]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fda:	3b01      	subs	r3, #1
 8002fdc:	035a      	lsls	r2, r3, #13
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	430a      	orrs	r2, r1
 8002fe4:	605a      	str	r2, [r3, #4]
 8002fe6:	e007      	b.n	8002ff8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	685a      	ldr	r2, [r3, #4]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ff6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003006:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	69db      	ldr	r3, [r3, #28]
 8003012:	3b01      	subs	r3, #1
 8003014:	051a      	lsls	r2, r3, #20
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	430a      	orrs	r2, r1
 800301c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	689a      	ldr	r2, [r3, #8]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800302c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	6899      	ldr	r1, [r3, #8]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800303a:	025a      	lsls	r2, r3, #9
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	430a      	orrs	r2, r1
 8003042:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	689a      	ldr	r2, [r3, #8]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003052:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	6899      	ldr	r1, [r3, #8]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	695b      	ldr	r3, [r3, #20]
 800305e:	029a      	lsls	r2, r3, #10
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	430a      	orrs	r2, r1
 8003066:	609a      	str	r2, [r3, #8]
}
 8003068:	bf00      	nop
 800306a:	3714      	adds	r7, #20
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr
 8003074:	40012300 	.word	0x40012300
 8003078:	0f000001 	.word	0x0f000001

0800307c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800307c:	b480      	push	{r7}
 800307e:	b085      	sub	sp, #20
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	f003 0307 	and.w	r3, r3, #7
 800308a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800308c:	4b0c      	ldr	r3, [pc, #48]	@ (80030c0 <__NVIC_SetPriorityGrouping+0x44>)
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003092:	68ba      	ldr	r2, [r7, #8]
 8003094:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003098:	4013      	ands	r3, r2
 800309a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80030a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030ae:	4a04      	ldr	r2, [pc, #16]	@ (80030c0 <__NVIC_SetPriorityGrouping+0x44>)
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	60d3      	str	r3, [r2, #12]
}
 80030b4:	bf00      	nop
 80030b6:	3714      	adds	r7, #20
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr
 80030c0:	e000ed00 	.word	0xe000ed00

080030c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030c8:	4b04      	ldr	r3, [pc, #16]	@ (80030dc <__NVIC_GetPriorityGrouping+0x18>)
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	0a1b      	lsrs	r3, r3, #8
 80030ce:	f003 0307 	and.w	r3, r3, #7
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr
 80030dc:	e000ed00 	.word	0xe000ed00

080030e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	4603      	mov	r3, r0
 80030e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	db0b      	blt.n	800310a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030f2:	79fb      	ldrb	r3, [r7, #7]
 80030f4:	f003 021f 	and.w	r2, r3, #31
 80030f8:	4907      	ldr	r1, [pc, #28]	@ (8003118 <__NVIC_EnableIRQ+0x38>)
 80030fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030fe:	095b      	lsrs	r3, r3, #5
 8003100:	2001      	movs	r0, #1
 8003102:	fa00 f202 	lsl.w	r2, r0, r2
 8003106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800310a:	bf00      	nop
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	e000e100 	.word	0xe000e100

0800311c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	4603      	mov	r3, r0
 8003124:	6039      	str	r1, [r7, #0]
 8003126:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800312c:	2b00      	cmp	r3, #0
 800312e:	db0a      	blt.n	8003146 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	b2da      	uxtb	r2, r3
 8003134:	490c      	ldr	r1, [pc, #48]	@ (8003168 <__NVIC_SetPriority+0x4c>)
 8003136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800313a:	0112      	lsls	r2, r2, #4
 800313c:	b2d2      	uxtb	r2, r2
 800313e:	440b      	add	r3, r1
 8003140:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003144:	e00a      	b.n	800315c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	b2da      	uxtb	r2, r3
 800314a:	4908      	ldr	r1, [pc, #32]	@ (800316c <__NVIC_SetPriority+0x50>)
 800314c:	79fb      	ldrb	r3, [r7, #7]
 800314e:	f003 030f 	and.w	r3, r3, #15
 8003152:	3b04      	subs	r3, #4
 8003154:	0112      	lsls	r2, r2, #4
 8003156:	b2d2      	uxtb	r2, r2
 8003158:	440b      	add	r3, r1
 800315a:	761a      	strb	r2, [r3, #24]
}
 800315c:	bf00      	nop
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr
 8003168:	e000e100 	.word	0xe000e100
 800316c:	e000ed00 	.word	0xe000ed00

08003170 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003170:	b480      	push	{r7}
 8003172:	b089      	sub	sp, #36	@ 0x24
 8003174:	af00      	add	r7, sp, #0
 8003176:	60f8      	str	r0, [r7, #12]
 8003178:	60b9      	str	r1, [r7, #8]
 800317a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	f003 0307 	and.w	r3, r3, #7
 8003182:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	f1c3 0307 	rsb	r3, r3, #7
 800318a:	2b04      	cmp	r3, #4
 800318c:	bf28      	it	cs
 800318e:	2304      	movcs	r3, #4
 8003190:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003192:	69fb      	ldr	r3, [r7, #28]
 8003194:	3304      	adds	r3, #4
 8003196:	2b06      	cmp	r3, #6
 8003198:	d902      	bls.n	80031a0 <NVIC_EncodePriority+0x30>
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	3b03      	subs	r3, #3
 800319e:	e000      	b.n	80031a2 <NVIC_EncodePriority+0x32>
 80031a0:	2300      	movs	r3, #0
 80031a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031a4:	f04f 32ff 	mov.w	r2, #4294967295
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	fa02 f303 	lsl.w	r3, r2, r3
 80031ae:	43da      	mvns	r2, r3
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	401a      	ands	r2, r3
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031b8:	f04f 31ff 	mov.w	r1, #4294967295
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	fa01 f303 	lsl.w	r3, r1, r3
 80031c2:	43d9      	mvns	r1, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031c8:	4313      	orrs	r3, r2
         );
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3724      	adds	r7, #36	@ 0x24
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
	...

080031d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	3b01      	subs	r3, #1
 80031e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031e8:	d301      	bcc.n	80031ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031ea:	2301      	movs	r3, #1
 80031ec:	e00f      	b.n	800320e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003218 <SysTick_Config+0x40>)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	3b01      	subs	r3, #1
 80031f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031f6:	210f      	movs	r1, #15
 80031f8:	f04f 30ff 	mov.w	r0, #4294967295
 80031fc:	f7ff ff8e 	bl	800311c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003200:	4b05      	ldr	r3, [pc, #20]	@ (8003218 <SysTick_Config+0x40>)
 8003202:	2200      	movs	r2, #0
 8003204:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003206:	4b04      	ldr	r3, [pc, #16]	@ (8003218 <SysTick_Config+0x40>)
 8003208:	2207      	movs	r2, #7
 800320a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	e000e010 	.word	0xe000e010

0800321c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f7ff ff29 	bl	800307c <__NVIC_SetPriorityGrouping>
}
 800322a:	bf00      	nop
 800322c:	3708      	adds	r7, #8
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}

08003232 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003232:	b580      	push	{r7, lr}
 8003234:	b086      	sub	sp, #24
 8003236:	af00      	add	r7, sp, #0
 8003238:	4603      	mov	r3, r0
 800323a:	60b9      	str	r1, [r7, #8]
 800323c:	607a      	str	r2, [r7, #4]
 800323e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003240:	2300      	movs	r3, #0
 8003242:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003244:	f7ff ff3e 	bl	80030c4 <__NVIC_GetPriorityGrouping>
 8003248:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	68b9      	ldr	r1, [r7, #8]
 800324e:	6978      	ldr	r0, [r7, #20]
 8003250:	f7ff ff8e 	bl	8003170 <NVIC_EncodePriority>
 8003254:	4602      	mov	r2, r0
 8003256:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800325a:	4611      	mov	r1, r2
 800325c:	4618      	mov	r0, r3
 800325e:	f7ff ff5d 	bl	800311c <__NVIC_SetPriority>
}
 8003262:	bf00      	nop
 8003264:	3718      	adds	r7, #24
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800326a:	b580      	push	{r7, lr}
 800326c:	b082      	sub	sp, #8
 800326e:	af00      	add	r7, sp, #0
 8003270:	4603      	mov	r3, r0
 8003272:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003278:	4618      	mov	r0, r3
 800327a:	f7ff ff31 	bl	80030e0 <__NVIC_EnableIRQ>
}
 800327e:	bf00      	nop
 8003280:	3708      	adds	r7, #8
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}

08003286 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003286:	b580      	push	{r7, lr}
 8003288:	b082      	sub	sp, #8
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f7ff ffa2 	bl	80031d8 <SysTick_Config>
 8003294:	4603      	mov	r3, r0
}
 8003296:	4618      	mov	r0, r3
 8003298:	3708      	adds	r7, #8
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
	...

080032a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b089      	sub	sp, #36	@ 0x24
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032aa:	2300      	movs	r3, #0
 80032ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032ae:	2300      	movs	r3, #0
 80032b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032b2:	2300      	movs	r3, #0
 80032b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032b6:	2300      	movs	r3, #0
 80032b8:	61fb      	str	r3, [r7, #28]
 80032ba:	e159      	b.n	8003570 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032bc:	2201      	movs	r2, #1
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	fa02 f303 	lsl.w	r3, r2, r3
 80032c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	4013      	ands	r3, r2
 80032ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032d0:	693a      	ldr	r2, [r7, #16]
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	f040 8148 	bne.w	800356a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f003 0303 	and.w	r3, r3, #3
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d005      	beq.n	80032f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d130      	bne.n	8003354 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	005b      	lsls	r3, r3, #1
 80032fc:	2203      	movs	r2, #3
 80032fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003302:	43db      	mvns	r3, r3
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	4013      	ands	r3, r2
 8003308:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	68da      	ldr	r2, [r3, #12]
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	005b      	lsls	r3, r3, #1
 8003312:	fa02 f303 	lsl.w	r3, r2, r3
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	4313      	orrs	r3, r2
 800331a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	69ba      	ldr	r2, [r7, #24]
 8003320:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003328:	2201      	movs	r2, #1
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	fa02 f303 	lsl.w	r3, r2, r3
 8003330:	43db      	mvns	r3, r3
 8003332:	69ba      	ldr	r2, [r7, #24]
 8003334:	4013      	ands	r3, r2
 8003336:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	091b      	lsrs	r3, r3, #4
 800333e:	f003 0201 	and.w	r2, r3, #1
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	fa02 f303 	lsl.w	r3, r2, r3
 8003348:	69ba      	ldr	r2, [r7, #24]
 800334a:	4313      	orrs	r3, r2
 800334c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	69ba      	ldr	r2, [r7, #24]
 8003352:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f003 0303 	and.w	r3, r3, #3
 800335c:	2b03      	cmp	r3, #3
 800335e:	d017      	beq.n	8003390 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	005b      	lsls	r3, r3, #1
 800336a:	2203      	movs	r2, #3
 800336c:	fa02 f303 	lsl.w	r3, r2, r3
 8003370:	43db      	mvns	r3, r3
 8003372:	69ba      	ldr	r2, [r7, #24]
 8003374:	4013      	ands	r3, r2
 8003376:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	689a      	ldr	r2, [r3, #8]
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	005b      	lsls	r3, r3, #1
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	4313      	orrs	r3, r2
 8003388:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f003 0303 	and.w	r3, r3, #3
 8003398:	2b02      	cmp	r3, #2
 800339a:	d123      	bne.n	80033e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	08da      	lsrs	r2, r3, #3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	3208      	adds	r2, #8
 80033a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	f003 0307 	and.w	r3, r3, #7
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	220f      	movs	r2, #15
 80033b4:	fa02 f303 	lsl.w	r3, r2, r3
 80033b8:	43db      	mvns	r3, r3
 80033ba:	69ba      	ldr	r2, [r7, #24]
 80033bc:	4013      	ands	r3, r2
 80033be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	691a      	ldr	r2, [r3, #16]
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	f003 0307 	and.w	r3, r3, #7
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	fa02 f303 	lsl.w	r3, r2, r3
 80033d0:	69ba      	ldr	r2, [r7, #24]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	08da      	lsrs	r2, r3, #3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	3208      	adds	r2, #8
 80033de:	69b9      	ldr	r1, [r7, #24]
 80033e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	2203      	movs	r2, #3
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	43db      	mvns	r3, r3
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	4013      	ands	r3, r2
 80033fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f003 0203 	and.w	r2, r3, #3
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	005b      	lsls	r3, r3, #1
 8003408:	fa02 f303 	lsl.w	r3, r2, r3
 800340c:	69ba      	ldr	r2, [r7, #24]
 800340e:	4313      	orrs	r3, r2
 8003410:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	69ba      	ldr	r2, [r7, #24]
 8003416:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003420:	2b00      	cmp	r3, #0
 8003422:	f000 80a2 	beq.w	800356a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003426:	2300      	movs	r3, #0
 8003428:	60fb      	str	r3, [r7, #12]
 800342a:	4b57      	ldr	r3, [pc, #348]	@ (8003588 <HAL_GPIO_Init+0x2e8>)
 800342c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800342e:	4a56      	ldr	r2, [pc, #344]	@ (8003588 <HAL_GPIO_Init+0x2e8>)
 8003430:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003434:	6453      	str	r3, [r2, #68]	@ 0x44
 8003436:	4b54      	ldr	r3, [pc, #336]	@ (8003588 <HAL_GPIO_Init+0x2e8>)
 8003438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800343a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800343e:	60fb      	str	r3, [r7, #12]
 8003440:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003442:	4a52      	ldr	r2, [pc, #328]	@ (800358c <HAL_GPIO_Init+0x2ec>)
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	089b      	lsrs	r3, r3, #2
 8003448:	3302      	adds	r3, #2
 800344a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800344e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003450:	69fb      	ldr	r3, [r7, #28]
 8003452:	f003 0303 	and.w	r3, r3, #3
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	220f      	movs	r2, #15
 800345a:	fa02 f303 	lsl.w	r3, r2, r3
 800345e:	43db      	mvns	r3, r3
 8003460:	69ba      	ldr	r2, [r7, #24]
 8003462:	4013      	ands	r3, r2
 8003464:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a49      	ldr	r2, [pc, #292]	@ (8003590 <HAL_GPIO_Init+0x2f0>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d019      	beq.n	80034a2 <HAL_GPIO_Init+0x202>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a48      	ldr	r2, [pc, #288]	@ (8003594 <HAL_GPIO_Init+0x2f4>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d013      	beq.n	800349e <HAL_GPIO_Init+0x1fe>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a47      	ldr	r2, [pc, #284]	@ (8003598 <HAL_GPIO_Init+0x2f8>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d00d      	beq.n	800349a <HAL_GPIO_Init+0x1fa>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a46      	ldr	r2, [pc, #280]	@ (800359c <HAL_GPIO_Init+0x2fc>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d007      	beq.n	8003496 <HAL_GPIO_Init+0x1f6>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a45      	ldr	r2, [pc, #276]	@ (80035a0 <HAL_GPIO_Init+0x300>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d101      	bne.n	8003492 <HAL_GPIO_Init+0x1f2>
 800348e:	2304      	movs	r3, #4
 8003490:	e008      	b.n	80034a4 <HAL_GPIO_Init+0x204>
 8003492:	2307      	movs	r3, #7
 8003494:	e006      	b.n	80034a4 <HAL_GPIO_Init+0x204>
 8003496:	2303      	movs	r3, #3
 8003498:	e004      	b.n	80034a4 <HAL_GPIO_Init+0x204>
 800349a:	2302      	movs	r3, #2
 800349c:	e002      	b.n	80034a4 <HAL_GPIO_Init+0x204>
 800349e:	2301      	movs	r3, #1
 80034a0:	e000      	b.n	80034a4 <HAL_GPIO_Init+0x204>
 80034a2:	2300      	movs	r3, #0
 80034a4:	69fa      	ldr	r2, [r7, #28]
 80034a6:	f002 0203 	and.w	r2, r2, #3
 80034aa:	0092      	lsls	r2, r2, #2
 80034ac:	4093      	lsls	r3, r2
 80034ae:	69ba      	ldr	r2, [r7, #24]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034b4:	4935      	ldr	r1, [pc, #212]	@ (800358c <HAL_GPIO_Init+0x2ec>)
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	089b      	lsrs	r3, r3, #2
 80034ba:	3302      	adds	r3, #2
 80034bc:	69ba      	ldr	r2, [r7, #24]
 80034be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034c2:	4b38      	ldr	r3, [pc, #224]	@ (80035a4 <HAL_GPIO_Init+0x304>)
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	43db      	mvns	r3, r3
 80034cc:	69ba      	ldr	r2, [r7, #24]
 80034ce:	4013      	ands	r3, r2
 80034d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d003      	beq.n	80034e6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80034de:	69ba      	ldr	r2, [r7, #24]
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034e6:	4a2f      	ldr	r2, [pc, #188]	@ (80035a4 <HAL_GPIO_Init+0x304>)
 80034e8:	69bb      	ldr	r3, [r7, #24]
 80034ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034ec:	4b2d      	ldr	r3, [pc, #180]	@ (80035a4 <HAL_GPIO_Init+0x304>)
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	43db      	mvns	r3, r3
 80034f6:	69ba      	ldr	r2, [r7, #24]
 80034f8:	4013      	ands	r3, r2
 80034fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d003      	beq.n	8003510 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003508:	69ba      	ldr	r2, [r7, #24]
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	4313      	orrs	r3, r2
 800350e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003510:	4a24      	ldr	r2, [pc, #144]	@ (80035a4 <HAL_GPIO_Init+0x304>)
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003516:	4b23      	ldr	r3, [pc, #140]	@ (80035a4 <HAL_GPIO_Init+0x304>)
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	43db      	mvns	r3, r3
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	4013      	ands	r3, r2
 8003524:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d003      	beq.n	800353a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003532:	69ba      	ldr	r2, [r7, #24]
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	4313      	orrs	r3, r2
 8003538:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800353a:	4a1a      	ldr	r2, [pc, #104]	@ (80035a4 <HAL_GPIO_Init+0x304>)
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003540:	4b18      	ldr	r3, [pc, #96]	@ (80035a4 <HAL_GPIO_Init+0x304>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	43db      	mvns	r3, r3
 800354a:	69ba      	ldr	r2, [r7, #24]
 800354c:	4013      	ands	r3, r2
 800354e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003558:	2b00      	cmp	r3, #0
 800355a:	d003      	beq.n	8003564 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	4313      	orrs	r3, r2
 8003562:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003564:	4a0f      	ldr	r2, [pc, #60]	@ (80035a4 <HAL_GPIO_Init+0x304>)
 8003566:	69bb      	ldr	r3, [r7, #24]
 8003568:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	3301      	adds	r3, #1
 800356e:	61fb      	str	r3, [r7, #28]
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	2b0f      	cmp	r3, #15
 8003574:	f67f aea2 	bls.w	80032bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003578:	bf00      	nop
 800357a:	bf00      	nop
 800357c:	3724      	adds	r7, #36	@ 0x24
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
 8003588:	40023800 	.word	0x40023800
 800358c:	40013800 	.word	0x40013800
 8003590:	40020000 	.word	0x40020000
 8003594:	40020400 	.word	0x40020400
 8003598:	40020800 	.word	0x40020800
 800359c:	40020c00 	.word	0x40020c00
 80035a0:	40021000 	.word	0x40021000
 80035a4:	40013c00 	.word	0x40013c00

080035a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	460b      	mov	r3, r1
 80035b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	691a      	ldr	r2, [r3, #16]
 80035b8:	887b      	ldrh	r3, [r7, #2]
 80035ba:	4013      	ands	r3, r2
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d002      	beq.n	80035c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035c0:	2301      	movs	r3, #1
 80035c2:	73fb      	strb	r3, [r7, #15]
 80035c4:	e001      	b.n	80035ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035c6:	2300      	movs	r3, #0
 80035c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3714      	adds	r7, #20
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr

080035d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
 80035e0:	460b      	mov	r3, r1
 80035e2:	807b      	strh	r3, [r7, #2]
 80035e4:	4613      	mov	r3, r2
 80035e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035e8:	787b      	ldrb	r3, [r7, #1]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d003      	beq.n	80035f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035ee:	887a      	ldrh	r2, [r7, #2]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035f4:	e003      	b.n	80035fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035f6:	887b      	ldrh	r3, [r7, #2]
 80035f8:	041a      	lsls	r2, r3, #16
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	619a      	str	r2, [r3, #24]
}
 80035fe:	bf00      	nop
 8003600:	370c      	adds	r7, #12
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
	...

0800360c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d101      	bne.n	800361e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e12b      	b.n	8003876 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003624:	b2db      	uxtb	r3, r3
 8003626:	2b00      	cmp	r3, #0
 8003628:	d106      	bne.n	8003638 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f7fe fd8a 	bl	800214c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2224      	movs	r2, #36	@ 0x24
 800363c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f022 0201 	bic.w	r2, r2, #1
 800364e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800365e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800366e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003670:	f001 f8da 	bl	8004828 <HAL_RCC_GetPCLK1Freq>
 8003674:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	4a81      	ldr	r2, [pc, #516]	@ (8003880 <HAL_I2C_Init+0x274>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d807      	bhi.n	8003690 <HAL_I2C_Init+0x84>
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	4a80      	ldr	r2, [pc, #512]	@ (8003884 <HAL_I2C_Init+0x278>)
 8003684:	4293      	cmp	r3, r2
 8003686:	bf94      	ite	ls
 8003688:	2301      	movls	r3, #1
 800368a:	2300      	movhi	r3, #0
 800368c:	b2db      	uxtb	r3, r3
 800368e:	e006      	b.n	800369e <HAL_I2C_Init+0x92>
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	4a7d      	ldr	r2, [pc, #500]	@ (8003888 <HAL_I2C_Init+0x27c>)
 8003694:	4293      	cmp	r3, r2
 8003696:	bf94      	ite	ls
 8003698:	2301      	movls	r3, #1
 800369a:	2300      	movhi	r3, #0
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e0e7      	b.n	8003876 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	4a78      	ldr	r2, [pc, #480]	@ (800388c <HAL_I2C_Init+0x280>)
 80036aa:	fba2 2303 	umull	r2, r3, r2, r3
 80036ae:	0c9b      	lsrs	r3, r3, #18
 80036b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	68ba      	ldr	r2, [r7, #8]
 80036c2:	430a      	orrs	r2, r1
 80036c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	6a1b      	ldr	r3, [r3, #32]
 80036cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	4a6a      	ldr	r2, [pc, #424]	@ (8003880 <HAL_I2C_Init+0x274>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d802      	bhi.n	80036e0 <HAL_I2C_Init+0xd4>
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	3301      	adds	r3, #1
 80036de:	e009      	b.n	80036f4 <HAL_I2C_Init+0xe8>
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80036e6:	fb02 f303 	mul.w	r3, r2, r3
 80036ea:	4a69      	ldr	r2, [pc, #420]	@ (8003890 <HAL_I2C_Init+0x284>)
 80036ec:	fba2 2303 	umull	r2, r3, r2, r3
 80036f0:	099b      	lsrs	r3, r3, #6
 80036f2:	3301      	adds	r3, #1
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	6812      	ldr	r2, [r2, #0]
 80036f8:	430b      	orrs	r3, r1
 80036fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	69db      	ldr	r3, [r3, #28]
 8003702:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003706:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	495c      	ldr	r1, [pc, #368]	@ (8003880 <HAL_I2C_Init+0x274>)
 8003710:	428b      	cmp	r3, r1
 8003712:	d819      	bhi.n	8003748 <HAL_I2C_Init+0x13c>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	1e59      	subs	r1, r3, #1
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003722:	1c59      	adds	r1, r3, #1
 8003724:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003728:	400b      	ands	r3, r1
 800372a:	2b00      	cmp	r3, #0
 800372c:	d00a      	beq.n	8003744 <HAL_I2C_Init+0x138>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	1e59      	subs	r1, r3, #1
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	005b      	lsls	r3, r3, #1
 8003738:	fbb1 f3f3 	udiv	r3, r1, r3
 800373c:	3301      	adds	r3, #1
 800373e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003742:	e051      	b.n	80037e8 <HAL_I2C_Init+0x1dc>
 8003744:	2304      	movs	r3, #4
 8003746:	e04f      	b.n	80037e8 <HAL_I2C_Init+0x1dc>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d111      	bne.n	8003774 <HAL_I2C_Init+0x168>
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	1e58      	subs	r0, r3, #1
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6859      	ldr	r1, [r3, #4]
 8003758:	460b      	mov	r3, r1
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	440b      	add	r3, r1
 800375e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003762:	3301      	adds	r3, #1
 8003764:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003768:	2b00      	cmp	r3, #0
 800376a:	bf0c      	ite	eq
 800376c:	2301      	moveq	r3, #1
 800376e:	2300      	movne	r3, #0
 8003770:	b2db      	uxtb	r3, r3
 8003772:	e012      	b.n	800379a <HAL_I2C_Init+0x18e>
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	1e58      	subs	r0, r3, #1
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6859      	ldr	r1, [r3, #4]
 800377c:	460b      	mov	r3, r1
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	440b      	add	r3, r1
 8003782:	0099      	lsls	r1, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	fbb0 f3f3 	udiv	r3, r0, r3
 800378a:	3301      	adds	r3, #1
 800378c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003790:	2b00      	cmp	r3, #0
 8003792:	bf0c      	ite	eq
 8003794:	2301      	moveq	r3, #1
 8003796:	2300      	movne	r3, #0
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b00      	cmp	r3, #0
 800379c:	d001      	beq.n	80037a2 <HAL_I2C_Init+0x196>
 800379e:	2301      	movs	r3, #1
 80037a0:	e022      	b.n	80037e8 <HAL_I2C_Init+0x1dc>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d10e      	bne.n	80037c8 <HAL_I2C_Init+0x1bc>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	1e58      	subs	r0, r3, #1
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6859      	ldr	r1, [r3, #4]
 80037b2:	460b      	mov	r3, r1
 80037b4:	005b      	lsls	r3, r3, #1
 80037b6:	440b      	add	r3, r1
 80037b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80037bc:	3301      	adds	r3, #1
 80037be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037c6:	e00f      	b.n	80037e8 <HAL_I2C_Init+0x1dc>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	1e58      	subs	r0, r3, #1
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6859      	ldr	r1, [r3, #4]
 80037d0:	460b      	mov	r3, r1
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	440b      	add	r3, r1
 80037d6:	0099      	lsls	r1, r3, #2
 80037d8:	440b      	add	r3, r1
 80037da:	fbb0 f3f3 	udiv	r3, r0, r3
 80037de:	3301      	adds	r3, #1
 80037e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80037e8:	6879      	ldr	r1, [r7, #4]
 80037ea:	6809      	ldr	r1, [r1, #0]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	69da      	ldr	r2, [r3, #28]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6a1b      	ldr	r3, [r3, #32]
 8003802:	431a      	orrs	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	430a      	orrs	r2, r1
 800380a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003816:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	6911      	ldr	r1, [r2, #16]
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	68d2      	ldr	r2, [r2, #12]
 8003822:	4311      	orrs	r1, r2
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	6812      	ldr	r2, [r2, #0]
 8003828:	430b      	orrs	r3, r1
 800382a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	695a      	ldr	r2, [r3, #20]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	431a      	orrs	r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	430a      	orrs	r2, r1
 8003846:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f042 0201 	orr.w	r2, r2, #1
 8003856:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2220      	movs	r2, #32
 8003862:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003874:	2300      	movs	r3, #0
}
 8003876:	4618      	mov	r0, r3
 8003878:	3710      	adds	r7, #16
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	000186a0 	.word	0x000186a0
 8003884:	001e847f 	.word	0x001e847f
 8003888:	003d08ff 	.word	0x003d08ff
 800388c:	431bde83 	.word	0x431bde83
 8003890:	10624dd3 	.word	0x10624dd3

08003894 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b088      	sub	sp, #32
 8003898:	af02      	add	r7, sp, #8
 800389a:	60f8      	str	r0, [r7, #12]
 800389c:	607a      	str	r2, [r7, #4]
 800389e:	461a      	mov	r2, r3
 80038a0:	460b      	mov	r3, r1
 80038a2:	817b      	strh	r3, [r7, #10]
 80038a4:	4613      	mov	r3, r2
 80038a6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80038a8:	f7fe ffba 	bl	8002820 <HAL_GetTick>
 80038ac:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b20      	cmp	r3, #32
 80038b8:	f040 80e0 	bne.w	8003a7c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	9300      	str	r3, [sp, #0]
 80038c0:	2319      	movs	r3, #25
 80038c2:	2201      	movs	r2, #1
 80038c4:	4970      	ldr	r1, [pc, #448]	@ (8003a88 <HAL_I2C_Master_Transmit+0x1f4>)
 80038c6:	68f8      	ldr	r0, [r7, #12]
 80038c8:	f000 f964 	bl	8003b94 <I2C_WaitOnFlagUntilTimeout>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d001      	beq.n	80038d6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80038d2:	2302      	movs	r3, #2
 80038d4:	e0d3      	b.n	8003a7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d101      	bne.n	80038e4 <HAL_I2C_Master_Transmit+0x50>
 80038e0:	2302      	movs	r3, #2
 80038e2:	e0cc      	b.n	8003a7e <HAL_I2C_Master_Transmit+0x1ea>
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d007      	beq.n	800390a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f042 0201 	orr.w	r2, r2, #1
 8003908:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003918:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2221      	movs	r2, #33	@ 0x21
 800391e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2210      	movs	r2, #16
 8003926:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2200      	movs	r2, #0
 800392e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	893a      	ldrh	r2, [r7, #8]
 800393a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003940:	b29a      	uxth	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	4a50      	ldr	r2, [pc, #320]	@ (8003a8c <HAL_I2C_Master_Transmit+0x1f8>)
 800394a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800394c:	8979      	ldrh	r1, [r7, #10]
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	6a3a      	ldr	r2, [r7, #32]
 8003952:	68f8      	ldr	r0, [r7, #12]
 8003954:	f000 f89c 	bl	8003a90 <I2C_MasterRequestWrite>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d001      	beq.n	8003962 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e08d      	b.n	8003a7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003962:	2300      	movs	r3, #0
 8003964:	613b      	str	r3, [r7, #16]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	695b      	ldr	r3, [r3, #20]
 800396c:	613b      	str	r3, [r7, #16]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	699b      	ldr	r3, [r3, #24]
 8003974:	613b      	str	r3, [r7, #16]
 8003976:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003978:	e066      	b.n	8003a48 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800397a:	697a      	ldr	r2, [r7, #20]
 800397c:	6a39      	ldr	r1, [r7, #32]
 800397e:	68f8      	ldr	r0, [r7, #12]
 8003980:	f000 fa22 	bl	8003dc8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00d      	beq.n	80039a6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398e:	2b04      	cmp	r3, #4
 8003990:	d107      	bne.n	80039a2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039a0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e06b      	b.n	8003a7e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039aa:	781a      	ldrb	r2, [r3, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b6:	1c5a      	adds	r2, r3, #1
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	3b01      	subs	r3, #1
 80039c4:	b29a      	uxth	r2, r3
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ce:	3b01      	subs	r3, #1
 80039d0:	b29a      	uxth	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	695b      	ldr	r3, [r3, #20]
 80039dc:	f003 0304 	and.w	r3, r3, #4
 80039e0:	2b04      	cmp	r3, #4
 80039e2:	d11b      	bne.n	8003a1c <HAL_I2C_Master_Transmit+0x188>
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d017      	beq.n	8003a1c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f0:	781a      	ldrb	r2, [r3, #0]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fc:	1c5a      	adds	r2, r3, #1
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	b29a      	uxth	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a14:	3b01      	subs	r3, #1
 8003a16:	b29a      	uxth	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a1c:	697a      	ldr	r2, [r7, #20]
 8003a1e:	6a39      	ldr	r1, [r7, #32]
 8003a20:	68f8      	ldr	r0, [r7, #12]
 8003a22:	f000 fa19 	bl	8003e58 <I2C_WaitOnBTFFlagUntilTimeout>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d00d      	beq.n	8003a48 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a30:	2b04      	cmp	r3, #4
 8003a32:	d107      	bne.n	8003a44 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a42:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e01a      	b.n	8003a7e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d194      	bne.n	800397a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2220      	movs	r2, #32
 8003a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2200      	movs	r2, #0
 8003a74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a78:	2300      	movs	r3, #0
 8003a7a:	e000      	b.n	8003a7e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a7c:	2302      	movs	r3, #2
  }
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3718      	adds	r7, #24
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	00100002 	.word	0x00100002
 8003a8c:	ffff0000 	.word	0xffff0000

08003a90 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b088      	sub	sp, #32
 8003a94:	af02      	add	r7, sp, #8
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	607a      	str	r2, [r7, #4]
 8003a9a:	603b      	str	r3, [r7, #0]
 8003a9c:	460b      	mov	r3, r1
 8003a9e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	2b08      	cmp	r3, #8
 8003aaa:	d006      	beq.n	8003aba <I2C_MasterRequestWrite+0x2a>
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d003      	beq.n	8003aba <I2C_MasterRequestWrite+0x2a>
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ab8:	d108      	bne.n	8003acc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ac8:	601a      	str	r2, [r3, #0]
 8003aca:	e00b      	b.n	8003ae4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad0:	2b12      	cmp	r3, #18
 8003ad2:	d107      	bne.n	8003ae4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ae2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	9300      	str	r3, [sp, #0]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003af0:	68f8      	ldr	r0, [r7, #12]
 8003af2:	f000 f84f 	bl	8003b94 <I2C_WaitOnFlagUntilTimeout>
 8003af6:	4603      	mov	r3, r0
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d00d      	beq.n	8003b18 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b0a:	d103      	bne.n	8003b14 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b12:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b14:	2303      	movs	r3, #3
 8003b16:	e035      	b.n	8003b84 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	691b      	ldr	r3, [r3, #16]
 8003b1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b20:	d108      	bne.n	8003b34 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b22:	897b      	ldrh	r3, [r7, #10]
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	461a      	mov	r2, r3
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003b30:	611a      	str	r2, [r3, #16]
 8003b32:	e01b      	b.n	8003b6c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b34:	897b      	ldrh	r3, [r7, #10]
 8003b36:	11db      	asrs	r3, r3, #7
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	f003 0306 	and.w	r3, r3, #6
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	f063 030f 	orn	r3, r3, #15
 8003b44:	b2da      	uxtb	r2, r3
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	490e      	ldr	r1, [pc, #56]	@ (8003b8c <I2C_MasterRequestWrite+0xfc>)
 8003b52:	68f8      	ldr	r0, [r7, #12]
 8003b54:	f000 f898 	bl	8003c88 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d001      	beq.n	8003b62 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e010      	b.n	8003b84 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003b62:	897b      	ldrh	r3, [r7, #10]
 8003b64:	b2da      	uxtb	r2, r3
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	4907      	ldr	r1, [pc, #28]	@ (8003b90 <I2C_MasterRequestWrite+0x100>)
 8003b72:	68f8      	ldr	r0, [r7, #12]
 8003b74:	f000 f888 	bl	8003c88 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e000      	b.n	8003b84 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003b82:	2300      	movs	r3, #0
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3718      	adds	r7, #24
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	00010008 	.word	0x00010008
 8003b90:	00010002 	.word	0x00010002

08003b94 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b084      	sub	sp, #16
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	60b9      	str	r1, [r7, #8]
 8003b9e:	603b      	str	r3, [r7, #0]
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ba4:	e048      	b.n	8003c38 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bac:	d044      	beq.n	8003c38 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bae:	f7fe fe37 	bl	8002820 <HAL_GetTick>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	69bb      	ldr	r3, [r7, #24]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	683a      	ldr	r2, [r7, #0]
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d302      	bcc.n	8003bc4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d139      	bne.n	8003c38 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	0c1b      	lsrs	r3, r3, #16
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d10d      	bne.n	8003bea <I2C_WaitOnFlagUntilTimeout+0x56>
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	695b      	ldr	r3, [r3, #20]
 8003bd4:	43da      	mvns	r2, r3
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	bf0c      	ite	eq
 8003be0:	2301      	moveq	r3, #1
 8003be2:	2300      	movne	r3, #0
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	461a      	mov	r2, r3
 8003be8:	e00c      	b.n	8003c04 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	699b      	ldr	r3, [r3, #24]
 8003bf0:	43da      	mvns	r2, r3
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	bf0c      	ite	eq
 8003bfc:	2301      	moveq	r3, #1
 8003bfe:	2300      	movne	r3, #0
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	461a      	mov	r2, r3
 8003c04:	79fb      	ldrb	r3, [r7, #7]
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d116      	bne.n	8003c38 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2220      	movs	r2, #32
 8003c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c24:	f043 0220 	orr.w	r2, r3, #32
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	e023      	b.n	8003c80 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	0c1b      	lsrs	r3, r3, #16
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d10d      	bne.n	8003c5e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	695b      	ldr	r3, [r3, #20]
 8003c48:	43da      	mvns	r2, r3
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	bf0c      	ite	eq
 8003c54:	2301      	moveq	r3, #1
 8003c56:	2300      	movne	r3, #0
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	e00c      	b.n	8003c78 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	699b      	ldr	r3, [r3, #24]
 8003c64:	43da      	mvns	r2, r3
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	4013      	ands	r3, r2
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	bf0c      	ite	eq
 8003c70:	2301      	moveq	r3, #1
 8003c72:	2300      	movne	r3, #0
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	461a      	mov	r2, r3
 8003c78:	79fb      	ldrb	r3, [r7, #7]
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d093      	beq.n	8003ba6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3710      	adds	r7, #16
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	60b9      	str	r1, [r7, #8]
 8003c92:	607a      	str	r2, [r7, #4]
 8003c94:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c96:	e071      	b.n	8003d7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	695b      	ldr	r3, [r3, #20]
 8003c9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ca2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ca6:	d123      	bne.n	8003cf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cb6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003cc0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2220      	movs	r2, #32
 8003ccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cdc:	f043 0204 	orr.w	r2, r3, #4
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e067      	b.n	8003dc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cf6:	d041      	beq.n	8003d7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cf8:	f7fe fd92 	bl	8002820 <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	687a      	ldr	r2, [r7, #4]
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d302      	bcc.n	8003d0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d136      	bne.n	8003d7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	0c1b      	lsrs	r3, r3, #16
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d10c      	bne.n	8003d32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	695b      	ldr	r3, [r3, #20]
 8003d1e:	43da      	mvns	r2, r3
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	4013      	ands	r3, r2
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	bf14      	ite	ne
 8003d2a:	2301      	movne	r3, #1
 8003d2c:	2300      	moveq	r3, #0
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	e00b      	b.n	8003d4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	699b      	ldr	r3, [r3, #24]
 8003d38:	43da      	mvns	r2, r3
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	b29b      	uxth	r3, r3
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	bf14      	ite	ne
 8003d44:	2301      	movne	r3, #1
 8003d46:	2300      	moveq	r3, #0
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d016      	beq.n	8003d7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2200      	movs	r2, #0
 8003d52:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2220      	movs	r2, #32
 8003d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d68:	f043 0220 	orr.w	r2, r3, #32
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e021      	b.n	8003dc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	0c1b      	lsrs	r3, r3, #16
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d10c      	bne.n	8003da0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	695b      	ldr	r3, [r3, #20]
 8003d8c:	43da      	mvns	r2, r3
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	4013      	ands	r3, r2
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	bf14      	ite	ne
 8003d98:	2301      	movne	r3, #1
 8003d9a:	2300      	moveq	r3, #0
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	e00b      	b.n	8003db8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	43da      	mvns	r2, r3
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	4013      	ands	r3, r2
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	bf14      	ite	ne
 8003db2:	2301      	movne	r3, #1
 8003db4:	2300      	moveq	r3, #0
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f47f af6d 	bne.w	8003c98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3710      	adds	r7, #16
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003dd4:	e034      	b.n	8003e40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dd6:	68f8      	ldr	r0, [r7, #12]
 8003dd8:	f000 f886 	bl	8003ee8 <I2C_IsAcknowledgeFailed>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d001      	beq.n	8003de6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e034      	b.n	8003e50 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dec:	d028      	beq.n	8003e40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dee:	f7fe fd17 	bl	8002820 <HAL_GetTick>
 8003df2:	4602      	mov	r2, r0
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	68ba      	ldr	r2, [r7, #8]
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d302      	bcc.n	8003e04 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d11d      	bne.n	8003e40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	695b      	ldr	r3, [r3, #20]
 8003e0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e0e:	2b80      	cmp	r3, #128	@ 0x80
 8003e10:	d016      	beq.n	8003e40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2200      	movs	r2, #0
 8003e16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2220      	movs	r2, #32
 8003e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e2c:	f043 0220 	orr.w	r2, r3, #32
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e007      	b.n	8003e50 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	695b      	ldr	r3, [r3, #20]
 8003e46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e4a:	2b80      	cmp	r3, #128	@ 0x80
 8003e4c:	d1c3      	bne.n	8003dd6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e4e:	2300      	movs	r3, #0
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3710      	adds	r7, #16
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	60b9      	str	r1, [r7, #8]
 8003e62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e64:	e034      	b.n	8003ed0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e66:	68f8      	ldr	r0, [r7, #12]
 8003e68:	f000 f83e 	bl	8003ee8 <I2C_IsAcknowledgeFailed>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d001      	beq.n	8003e76 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e034      	b.n	8003ee0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e7c:	d028      	beq.n	8003ed0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e7e:	f7fe fccf 	bl	8002820 <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	68ba      	ldr	r2, [r7, #8]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d302      	bcc.n	8003e94 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d11d      	bne.n	8003ed0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	f003 0304 	and.w	r3, r3, #4
 8003e9e:	2b04      	cmp	r3, #4
 8003ea0:	d016      	beq.n	8003ed0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2220      	movs	r2, #32
 8003eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ebc:	f043 0220 	orr.w	r2, r3, #32
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e007      	b.n	8003ee0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	695b      	ldr	r3, [r3, #20]
 8003ed6:	f003 0304 	and.w	r3, r3, #4
 8003eda:	2b04      	cmp	r3, #4
 8003edc:	d1c3      	bne.n	8003e66 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ede:	2300      	movs	r3, #0
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3710      	adds	r7, #16
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}

08003ee8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	695b      	ldr	r3, [r3, #20]
 8003ef6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003efa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003efe:	d11b      	bne.n	8003f38 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f08:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2220      	movs	r2, #32
 8003f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f24:	f043 0204 	orr.w	r2, r3, #4
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e000      	b.n	8003f3a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f38:	2300      	movs	r3, #0
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	370c      	adds	r7, #12
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
	...

08003f48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b086      	sub	sp, #24
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d101      	bne.n	8003f5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e267      	b.n	800442a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0301 	and.w	r3, r3, #1
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d075      	beq.n	8004052 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f66:	4b88      	ldr	r3, [pc, #544]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	f003 030c 	and.w	r3, r3, #12
 8003f6e:	2b04      	cmp	r3, #4
 8003f70:	d00c      	beq.n	8003f8c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f72:	4b85      	ldr	r3, [pc, #532]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f7a:	2b08      	cmp	r3, #8
 8003f7c:	d112      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f7e:	4b82      	ldr	r3, [pc, #520]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f8a:	d10b      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f8c:	4b7e      	ldr	r3, [pc, #504]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d05b      	beq.n	8004050 <HAL_RCC_OscConfig+0x108>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d157      	bne.n	8004050 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e242      	b.n	800442a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fac:	d106      	bne.n	8003fbc <HAL_RCC_OscConfig+0x74>
 8003fae:	4b76      	ldr	r3, [pc, #472]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a75      	ldr	r2, [pc, #468]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8003fb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fb8:	6013      	str	r3, [r2, #0]
 8003fba:	e01d      	b.n	8003ff8 <HAL_RCC_OscConfig+0xb0>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003fc4:	d10c      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x98>
 8003fc6:	4b70      	ldr	r3, [pc, #448]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a6f      	ldr	r2, [pc, #444]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8003fcc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003fd0:	6013      	str	r3, [r2, #0]
 8003fd2:	4b6d      	ldr	r3, [pc, #436]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a6c      	ldr	r2, [pc, #432]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8003fd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fdc:	6013      	str	r3, [r2, #0]
 8003fde:	e00b      	b.n	8003ff8 <HAL_RCC_OscConfig+0xb0>
 8003fe0:	4b69      	ldr	r3, [pc, #420]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a68      	ldr	r2, [pc, #416]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8003fe6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fea:	6013      	str	r3, [r2, #0]
 8003fec:	4b66      	ldr	r3, [pc, #408]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a65      	ldr	r2, [pc, #404]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8003ff2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ff6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d013      	beq.n	8004028 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004000:	f7fe fc0e 	bl	8002820 <HAL_GetTick>
 8004004:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004006:	e008      	b.n	800401a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004008:	f7fe fc0a 	bl	8002820 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	2b64      	cmp	r3, #100	@ 0x64
 8004014:	d901      	bls.n	800401a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e207      	b.n	800442a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800401a:	4b5b      	ldr	r3, [pc, #364]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d0f0      	beq.n	8004008 <HAL_RCC_OscConfig+0xc0>
 8004026:	e014      	b.n	8004052 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004028:	f7fe fbfa 	bl	8002820 <HAL_GetTick>
 800402c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800402e:	e008      	b.n	8004042 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004030:	f7fe fbf6 	bl	8002820 <HAL_GetTick>
 8004034:	4602      	mov	r2, r0
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	2b64      	cmp	r3, #100	@ 0x64
 800403c:	d901      	bls.n	8004042 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e1f3      	b.n	800442a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004042:	4b51      	ldr	r3, [pc, #324]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1f0      	bne.n	8004030 <HAL_RCC_OscConfig+0xe8>
 800404e:	e000      	b.n	8004052 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004050:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 0302 	and.w	r3, r3, #2
 800405a:	2b00      	cmp	r3, #0
 800405c:	d063      	beq.n	8004126 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800405e:	4b4a      	ldr	r3, [pc, #296]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	f003 030c 	and.w	r3, r3, #12
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00b      	beq.n	8004082 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800406a:	4b47      	ldr	r3, [pc, #284]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004072:	2b08      	cmp	r3, #8
 8004074:	d11c      	bne.n	80040b0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004076:	4b44      	ldr	r3, [pc, #272]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800407e:	2b00      	cmp	r3, #0
 8004080:	d116      	bne.n	80040b0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004082:	4b41      	ldr	r3, [pc, #260]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0302 	and.w	r3, r3, #2
 800408a:	2b00      	cmp	r3, #0
 800408c:	d005      	beq.n	800409a <HAL_RCC_OscConfig+0x152>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	2b01      	cmp	r3, #1
 8004094:	d001      	beq.n	800409a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e1c7      	b.n	800442a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800409a:	4b3b      	ldr	r3, [pc, #236]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	00db      	lsls	r3, r3, #3
 80040a8:	4937      	ldr	r1, [pc, #220]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 80040aa:	4313      	orrs	r3, r2
 80040ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040ae:	e03a      	b.n	8004126 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d020      	beq.n	80040fa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040b8:	4b34      	ldr	r3, [pc, #208]	@ (800418c <HAL_RCC_OscConfig+0x244>)
 80040ba:	2201      	movs	r2, #1
 80040bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040be:	f7fe fbaf 	bl	8002820 <HAL_GetTick>
 80040c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c4:	e008      	b.n	80040d8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040c6:	f7fe fbab 	bl	8002820 <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d901      	bls.n	80040d8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e1a8      	b.n	800442a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040d8:	4b2b      	ldr	r3, [pc, #172]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 0302 	and.w	r3, r3, #2
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d0f0      	beq.n	80040c6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040e4:	4b28      	ldr	r3, [pc, #160]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	00db      	lsls	r3, r3, #3
 80040f2:	4925      	ldr	r1, [pc, #148]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 80040f4:	4313      	orrs	r3, r2
 80040f6:	600b      	str	r3, [r1, #0]
 80040f8:	e015      	b.n	8004126 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040fa:	4b24      	ldr	r3, [pc, #144]	@ (800418c <HAL_RCC_OscConfig+0x244>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004100:	f7fe fb8e 	bl	8002820 <HAL_GetTick>
 8004104:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004106:	e008      	b.n	800411a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004108:	f7fe fb8a 	bl	8002820 <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	2b02      	cmp	r3, #2
 8004114:	d901      	bls.n	800411a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e187      	b.n	800442a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800411a:	4b1b      	ldr	r3, [pc, #108]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0302 	and.w	r3, r3, #2
 8004122:	2b00      	cmp	r3, #0
 8004124:	d1f0      	bne.n	8004108 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0308 	and.w	r3, r3, #8
 800412e:	2b00      	cmp	r3, #0
 8004130:	d036      	beq.n	80041a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d016      	beq.n	8004168 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800413a:	4b15      	ldr	r3, [pc, #84]	@ (8004190 <HAL_RCC_OscConfig+0x248>)
 800413c:	2201      	movs	r2, #1
 800413e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004140:	f7fe fb6e 	bl	8002820 <HAL_GetTick>
 8004144:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004146:	e008      	b.n	800415a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004148:	f7fe fb6a 	bl	8002820 <HAL_GetTick>
 800414c:	4602      	mov	r2, r0
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	2b02      	cmp	r3, #2
 8004154:	d901      	bls.n	800415a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e167      	b.n	800442a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800415a:	4b0b      	ldr	r3, [pc, #44]	@ (8004188 <HAL_RCC_OscConfig+0x240>)
 800415c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d0f0      	beq.n	8004148 <HAL_RCC_OscConfig+0x200>
 8004166:	e01b      	b.n	80041a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004168:	4b09      	ldr	r3, [pc, #36]	@ (8004190 <HAL_RCC_OscConfig+0x248>)
 800416a:	2200      	movs	r2, #0
 800416c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800416e:	f7fe fb57 	bl	8002820 <HAL_GetTick>
 8004172:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004174:	e00e      	b.n	8004194 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004176:	f7fe fb53 	bl	8002820 <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	2b02      	cmp	r3, #2
 8004182:	d907      	bls.n	8004194 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e150      	b.n	800442a <HAL_RCC_OscConfig+0x4e2>
 8004188:	40023800 	.word	0x40023800
 800418c:	42470000 	.word	0x42470000
 8004190:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004194:	4b88      	ldr	r3, [pc, #544]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 8004196:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004198:	f003 0302 	and.w	r3, r3, #2
 800419c:	2b00      	cmp	r3, #0
 800419e:	d1ea      	bne.n	8004176 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0304 	and.w	r3, r3, #4
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f000 8097 	beq.w	80042dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041ae:	2300      	movs	r3, #0
 80041b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041b2:	4b81      	ldr	r3, [pc, #516]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 80041b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d10f      	bne.n	80041de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041be:	2300      	movs	r3, #0
 80041c0:	60bb      	str	r3, [r7, #8]
 80041c2:	4b7d      	ldr	r3, [pc, #500]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 80041c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c6:	4a7c      	ldr	r2, [pc, #496]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 80041c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80041ce:	4b7a      	ldr	r3, [pc, #488]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 80041d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041d6:	60bb      	str	r3, [r7, #8]
 80041d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041da:	2301      	movs	r3, #1
 80041dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041de:	4b77      	ldr	r3, [pc, #476]	@ (80043bc <HAL_RCC_OscConfig+0x474>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d118      	bne.n	800421c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041ea:	4b74      	ldr	r3, [pc, #464]	@ (80043bc <HAL_RCC_OscConfig+0x474>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a73      	ldr	r2, [pc, #460]	@ (80043bc <HAL_RCC_OscConfig+0x474>)
 80041f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041f6:	f7fe fb13 	bl	8002820 <HAL_GetTick>
 80041fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041fc:	e008      	b.n	8004210 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041fe:	f7fe fb0f 	bl	8002820 <HAL_GetTick>
 8004202:	4602      	mov	r2, r0
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	1ad3      	subs	r3, r2, r3
 8004208:	2b02      	cmp	r3, #2
 800420a:	d901      	bls.n	8004210 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800420c:	2303      	movs	r3, #3
 800420e:	e10c      	b.n	800442a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004210:	4b6a      	ldr	r3, [pc, #424]	@ (80043bc <HAL_RCC_OscConfig+0x474>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004218:	2b00      	cmp	r3, #0
 800421a:	d0f0      	beq.n	80041fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	2b01      	cmp	r3, #1
 8004222:	d106      	bne.n	8004232 <HAL_RCC_OscConfig+0x2ea>
 8004224:	4b64      	ldr	r3, [pc, #400]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 8004226:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004228:	4a63      	ldr	r2, [pc, #396]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 800422a:	f043 0301 	orr.w	r3, r3, #1
 800422e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004230:	e01c      	b.n	800426c <HAL_RCC_OscConfig+0x324>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	2b05      	cmp	r3, #5
 8004238:	d10c      	bne.n	8004254 <HAL_RCC_OscConfig+0x30c>
 800423a:	4b5f      	ldr	r3, [pc, #380]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 800423c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800423e:	4a5e      	ldr	r2, [pc, #376]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 8004240:	f043 0304 	orr.w	r3, r3, #4
 8004244:	6713      	str	r3, [r2, #112]	@ 0x70
 8004246:	4b5c      	ldr	r3, [pc, #368]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 8004248:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800424a:	4a5b      	ldr	r2, [pc, #364]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 800424c:	f043 0301 	orr.w	r3, r3, #1
 8004250:	6713      	str	r3, [r2, #112]	@ 0x70
 8004252:	e00b      	b.n	800426c <HAL_RCC_OscConfig+0x324>
 8004254:	4b58      	ldr	r3, [pc, #352]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 8004256:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004258:	4a57      	ldr	r2, [pc, #348]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 800425a:	f023 0301 	bic.w	r3, r3, #1
 800425e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004260:	4b55      	ldr	r3, [pc, #340]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 8004262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004264:	4a54      	ldr	r2, [pc, #336]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 8004266:	f023 0304 	bic.w	r3, r3, #4
 800426a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d015      	beq.n	80042a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004274:	f7fe fad4 	bl	8002820 <HAL_GetTick>
 8004278:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800427a:	e00a      	b.n	8004292 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800427c:	f7fe fad0 	bl	8002820 <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	f241 3288 	movw	r2, #5000	@ 0x1388
 800428a:	4293      	cmp	r3, r2
 800428c:	d901      	bls.n	8004292 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800428e:	2303      	movs	r3, #3
 8004290:	e0cb      	b.n	800442a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004292:	4b49      	ldr	r3, [pc, #292]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 8004294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004296:	f003 0302 	and.w	r3, r3, #2
 800429a:	2b00      	cmp	r3, #0
 800429c:	d0ee      	beq.n	800427c <HAL_RCC_OscConfig+0x334>
 800429e:	e014      	b.n	80042ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042a0:	f7fe fabe 	bl	8002820 <HAL_GetTick>
 80042a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042a6:	e00a      	b.n	80042be <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042a8:	f7fe faba 	bl	8002820 <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d901      	bls.n	80042be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e0b5      	b.n	800442a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042be:	4b3e      	ldr	r3, [pc, #248]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 80042c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d1ee      	bne.n	80042a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80042ca:	7dfb      	ldrb	r3, [r7, #23]
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d105      	bne.n	80042dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042d0:	4b39      	ldr	r3, [pc, #228]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 80042d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d4:	4a38      	ldr	r2, [pc, #224]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 80042d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042da:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	699b      	ldr	r3, [r3, #24]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	f000 80a1 	beq.w	8004428 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042e6:	4b34      	ldr	r3, [pc, #208]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	f003 030c 	and.w	r3, r3, #12
 80042ee:	2b08      	cmp	r3, #8
 80042f0:	d05c      	beq.n	80043ac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	699b      	ldr	r3, [r3, #24]
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d141      	bne.n	800437e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042fa:	4b31      	ldr	r3, [pc, #196]	@ (80043c0 <HAL_RCC_OscConfig+0x478>)
 80042fc:	2200      	movs	r2, #0
 80042fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004300:	f7fe fa8e 	bl	8002820 <HAL_GetTick>
 8004304:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004306:	e008      	b.n	800431a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004308:	f7fe fa8a 	bl	8002820 <HAL_GetTick>
 800430c:	4602      	mov	r2, r0
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	2b02      	cmp	r3, #2
 8004314:	d901      	bls.n	800431a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004316:	2303      	movs	r3, #3
 8004318:	e087      	b.n	800442a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800431a:	4b27      	ldr	r3, [pc, #156]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d1f0      	bne.n	8004308 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	69da      	ldr	r2, [r3, #28]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a1b      	ldr	r3, [r3, #32]
 800432e:	431a      	orrs	r2, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004334:	019b      	lsls	r3, r3, #6
 8004336:	431a      	orrs	r2, r3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800433c:	085b      	lsrs	r3, r3, #1
 800433e:	3b01      	subs	r3, #1
 8004340:	041b      	lsls	r3, r3, #16
 8004342:	431a      	orrs	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004348:	061b      	lsls	r3, r3, #24
 800434a:	491b      	ldr	r1, [pc, #108]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 800434c:	4313      	orrs	r3, r2
 800434e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004350:	4b1b      	ldr	r3, [pc, #108]	@ (80043c0 <HAL_RCC_OscConfig+0x478>)
 8004352:	2201      	movs	r2, #1
 8004354:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004356:	f7fe fa63 	bl	8002820 <HAL_GetTick>
 800435a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800435c:	e008      	b.n	8004370 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800435e:	f7fe fa5f 	bl	8002820 <HAL_GetTick>
 8004362:	4602      	mov	r2, r0
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	2b02      	cmp	r3, #2
 800436a:	d901      	bls.n	8004370 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e05c      	b.n	800442a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004370:	4b11      	ldr	r3, [pc, #68]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004378:	2b00      	cmp	r3, #0
 800437a:	d0f0      	beq.n	800435e <HAL_RCC_OscConfig+0x416>
 800437c:	e054      	b.n	8004428 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800437e:	4b10      	ldr	r3, [pc, #64]	@ (80043c0 <HAL_RCC_OscConfig+0x478>)
 8004380:	2200      	movs	r2, #0
 8004382:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004384:	f7fe fa4c 	bl	8002820 <HAL_GetTick>
 8004388:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800438a:	e008      	b.n	800439e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800438c:	f7fe fa48 	bl	8002820 <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	2b02      	cmp	r3, #2
 8004398:	d901      	bls.n	800439e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e045      	b.n	800442a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800439e:	4b06      	ldr	r3, [pc, #24]	@ (80043b8 <HAL_RCC_OscConfig+0x470>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1f0      	bne.n	800438c <HAL_RCC_OscConfig+0x444>
 80043aa:	e03d      	b.n	8004428 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	699b      	ldr	r3, [r3, #24]
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d107      	bne.n	80043c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e038      	b.n	800442a <HAL_RCC_OscConfig+0x4e2>
 80043b8:	40023800 	.word	0x40023800
 80043bc:	40007000 	.word	0x40007000
 80043c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004434 <HAL_RCC_OscConfig+0x4ec>)
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	699b      	ldr	r3, [r3, #24]
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d028      	beq.n	8004424 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043dc:	429a      	cmp	r2, r3
 80043de:	d121      	bne.n	8004424 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d11a      	bne.n	8004424 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043ee:	68fa      	ldr	r2, [r7, #12]
 80043f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80043f4:	4013      	ands	r3, r2
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80043fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d111      	bne.n	8004424 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800440a:	085b      	lsrs	r3, r3, #1
 800440c:	3b01      	subs	r3, #1
 800440e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004410:	429a      	cmp	r2, r3
 8004412:	d107      	bne.n	8004424 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800441e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004420:	429a      	cmp	r2, r3
 8004422:	d001      	beq.n	8004428 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e000      	b.n	800442a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3718      	adds	r7, #24
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
 8004432:	bf00      	nop
 8004434:	40023800 	.word	0x40023800

08004438 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b084      	sub	sp, #16
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d101      	bne.n	800444c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e0cc      	b.n	80045e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800444c:	4b68      	ldr	r3, [pc, #416]	@ (80045f0 <HAL_RCC_ClockConfig+0x1b8>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0307 	and.w	r3, r3, #7
 8004454:	683a      	ldr	r2, [r7, #0]
 8004456:	429a      	cmp	r2, r3
 8004458:	d90c      	bls.n	8004474 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800445a:	4b65      	ldr	r3, [pc, #404]	@ (80045f0 <HAL_RCC_ClockConfig+0x1b8>)
 800445c:	683a      	ldr	r2, [r7, #0]
 800445e:	b2d2      	uxtb	r2, r2
 8004460:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004462:	4b63      	ldr	r3, [pc, #396]	@ (80045f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0307 	and.w	r3, r3, #7
 800446a:	683a      	ldr	r2, [r7, #0]
 800446c:	429a      	cmp	r2, r3
 800446e:	d001      	beq.n	8004474 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e0b8      	b.n	80045e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b00      	cmp	r3, #0
 800447e:	d020      	beq.n	80044c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0304 	and.w	r3, r3, #4
 8004488:	2b00      	cmp	r3, #0
 800448a:	d005      	beq.n	8004498 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800448c:	4b59      	ldr	r3, [pc, #356]	@ (80045f4 <HAL_RCC_ClockConfig+0x1bc>)
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	4a58      	ldr	r2, [pc, #352]	@ (80045f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004492:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004496:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0308 	and.w	r3, r3, #8
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d005      	beq.n	80044b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044a4:	4b53      	ldr	r3, [pc, #332]	@ (80045f4 <HAL_RCC_ClockConfig+0x1bc>)
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	4a52      	ldr	r2, [pc, #328]	@ (80045f4 <HAL_RCC_ClockConfig+0x1bc>)
 80044aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80044ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044b0:	4b50      	ldr	r3, [pc, #320]	@ (80045f4 <HAL_RCC_ClockConfig+0x1bc>)
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	494d      	ldr	r1, [pc, #308]	@ (80045f4 <HAL_RCC_ClockConfig+0x1bc>)
 80044be:	4313      	orrs	r3, r2
 80044c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 0301 	and.w	r3, r3, #1
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d044      	beq.n	8004558 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d107      	bne.n	80044e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044d6:	4b47      	ldr	r3, [pc, #284]	@ (80045f4 <HAL_RCC_ClockConfig+0x1bc>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d119      	bne.n	8004516 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e07f      	b.n	80045e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d003      	beq.n	80044f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044f2:	2b03      	cmp	r3, #3
 80044f4:	d107      	bne.n	8004506 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044f6:	4b3f      	ldr	r3, [pc, #252]	@ (80045f4 <HAL_RCC_ClockConfig+0x1bc>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d109      	bne.n	8004516 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e06f      	b.n	80045e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004506:	4b3b      	ldr	r3, [pc, #236]	@ (80045f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	2b00      	cmp	r3, #0
 8004510:	d101      	bne.n	8004516 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e067      	b.n	80045e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004516:	4b37      	ldr	r3, [pc, #220]	@ (80045f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	f023 0203 	bic.w	r2, r3, #3
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	4934      	ldr	r1, [pc, #208]	@ (80045f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004524:	4313      	orrs	r3, r2
 8004526:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004528:	f7fe f97a 	bl	8002820 <HAL_GetTick>
 800452c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800452e:	e00a      	b.n	8004546 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004530:	f7fe f976 	bl	8002820 <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800453e:	4293      	cmp	r3, r2
 8004540:	d901      	bls.n	8004546 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e04f      	b.n	80045e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004546:	4b2b      	ldr	r3, [pc, #172]	@ (80045f4 <HAL_RCC_ClockConfig+0x1bc>)
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	f003 020c 	and.w	r2, r3, #12
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	429a      	cmp	r2, r3
 8004556:	d1eb      	bne.n	8004530 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004558:	4b25      	ldr	r3, [pc, #148]	@ (80045f0 <HAL_RCC_ClockConfig+0x1b8>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 0307 	and.w	r3, r3, #7
 8004560:	683a      	ldr	r2, [r7, #0]
 8004562:	429a      	cmp	r2, r3
 8004564:	d20c      	bcs.n	8004580 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004566:	4b22      	ldr	r3, [pc, #136]	@ (80045f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004568:	683a      	ldr	r2, [r7, #0]
 800456a:	b2d2      	uxtb	r2, r2
 800456c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800456e:	4b20      	ldr	r3, [pc, #128]	@ (80045f0 <HAL_RCC_ClockConfig+0x1b8>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0307 	and.w	r3, r3, #7
 8004576:	683a      	ldr	r2, [r7, #0]
 8004578:	429a      	cmp	r2, r3
 800457a:	d001      	beq.n	8004580 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	e032      	b.n	80045e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0304 	and.w	r3, r3, #4
 8004588:	2b00      	cmp	r3, #0
 800458a:	d008      	beq.n	800459e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800458c:	4b19      	ldr	r3, [pc, #100]	@ (80045f4 <HAL_RCC_ClockConfig+0x1bc>)
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	4916      	ldr	r1, [pc, #88]	@ (80045f4 <HAL_RCC_ClockConfig+0x1bc>)
 800459a:	4313      	orrs	r3, r2
 800459c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f003 0308 	and.w	r3, r3, #8
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d009      	beq.n	80045be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045aa:	4b12      	ldr	r3, [pc, #72]	@ (80045f4 <HAL_RCC_ClockConfig+0x1bc>)
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	691b      	ldr	r3, [r3, #16]
 80045b6:	00db      	lsls	r3, r3, #3
 80045b8:	490e      	ldr	r1, [pc, #56]	@ (80045f4 <HAL_RCC_ClockConfig+0x1bc>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80045be:	f000 f821 	bl	8004604 <HAL_RCC_GetSysClockFreq>
 80045c2:	4602      	mov	r2, r0
 80045c4:	4b0b      	ldr	r3, [pc, #44]	@ (80045f4 <HAL_RCC_ClockConfig+0x1bc>)
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	091b      	lsrs	r3, r3, #4
 80045ca:	f003 030f 	and.w	r3, r3, #15
 80045ce:	490a      	ldr	r1, [pc, #40]	@ (80045f8 <HAL_RCC_ClockConfig+0x1c0>)
 80045d0:	5ccb      	ldrb	r3, [r1, r3]
 80045d2:	fa22 f303 	lsr.w	r3, r2, r3
 80045d6:	4a09      	ldr	r2, [pc, #36]	@ (80045fc <HAL_RCC_ClockConfig+0x1c4>)
 80045d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80045da:	4b09      	ldr	r3, [pc, #36]	@ (8004600 <HAL_RCC_ClockConfig+0x1c8>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4618      	mov	r0, r3
 80045e0:	f7fe f8da 	bl	8002798 <HAL_InitTick>

  return HAL_OK;
 80045e4:	2300      	movs	r3, #0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3710      	adds	r7, #16
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
 80045ee:	bf00      	nop
 80045f0:	40023c00 	.word	0x40023c00
 80045f4:	40023800 	.word	0x40023800
 80045f8:	080087f8 	.word	0x080087f8
 80045fc:	20000004 	.word	0x20000004
 8004600:	20000008 	.word	0x20000008

08004604 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004604:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004608:	b094      	sub	sp, #80	@ 0x50
 800460a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800460c:	2300      	movs	r3, #0
 800460e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004610:	2300      	movs	r3, #0
 8004612:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004614:	2300      	movs	r3, #0
 8004616:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004618:	2300      	movs	r3, #0
 800461a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800461c:	4b79      	ldr	r3, [pc, #484]	@ (8004804 <HAL_RCC_GetSysClockFreq+0x200>)
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	f003 030c 	and.w	r3, r3, #12
 8004624:	2b08      	cmp	r3, #8
 8004626:	d00d      	beq.n	8004644 <HAL_RCC_GetSysClockFreq+0x40>
 8004628:	2b08      	cmp	r3, #8
 800462a:	f200 80e1 	bhi.w	80047f0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800462e:	2b00      	cmp	r3, #0
 8004630:	d002      	beq.n	8004638 <HAL_RCC_GetSysClockFreq+0x34>
 8004632:	2b04      	cmp	r3, #4
 8004634:	d003      	beq.n	800463e <HAL_RCC_GetSysClockFreq+0x3a>
 8004636:	e0db      	b.n	80047f0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004638:	4b73      	ldr	r3, [pc, #460]	@ (8004808 <HAL_RCC_GetSysClockFreq+0x204>)
 800463a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800463c:	e0db      	b.n	80047f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800463e:	4b73      	ldr	r3, [pc, #460]	@ (800480c <HAL_RCC_GetSysClockFreq+0x208>)
 8004640:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004642:	e0d8      	b.n	80047f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004644:	4b6f      	ldr	r3, [pc, #444]	@ (8004804 <HAL_RCC_GetSysClockFreq+0x200>)
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800464c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800464e:	4b6d      	ldr	r3, [pc, #436]	@ (8004804 <HAL_RCC_GetSysClockFreq+0x200>)
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d063      	beq.n	8004722 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800465a:	4b6a      	ldr	r3, [pc, #424]	@ (8004804 <HAL_RCC_GetSysClockFreq+0x200>)
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	099b      	lsrs	r3, r3, #6
 8004660:	2200      	movs	r2, #0
 8004662:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004664:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004668:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800466c:	633b      	str	r3, [r7, #48]	@ 0x30
 800466e:	2300      	movs	r3, #0
 8004670:	637b      	str	r3, [r7, #52]	@ 0x34
 8004672:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004676:	4622      	mov	r2, r4
 8004678:	462b      	mov	r3, r5
 800467a:	f04f 0000 	mov.w	r0, #0
 800467e:	f04f 0100 	mov.w	r1, #0
 8004682:	0159      	lsls	r1, r3, #5
 8004684:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004688:	0150      	lsls	r0, r2, #5
 800468a:	4602      	mov	r2, r0
 800468c:	460b      	mov	r3, r1
 800468e:	4621      	mov	r1, r4
 8004690:	1a51      	subs	r1, r2, r1
 8004692:	6139      	str	r1, [r7, #16]
 8004694:	4629      	mov	r1, r5
 8004696:	eb63 0301 	sbc.w	r3, r3, r1
 800469a:	617b      	str	r3, [r7, #20]
 800469c:	f04f 0200 	mov.w	r2, #0
 80046a0:	f04f 0300 	mov.w	r3, #0
 80046a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046a8:	4659      	mov	r1, fp
 80046aa:	018b      	lsls	r3, r1, #6
 80046ac:	4651      	mov	r1, sl
 80046ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80046b2:	4651      	mov	r1, sl
 80046b4:	018a      	lsls	r2, r1, #6
 80046b6:	4651      	mov	r1, sl
 80046b8:	ebb2 0801 	subs.w	r8, r2, r1
 80046bc:	4659      	mov	r1, fp
 80046be:	eb63 0901 	sbc.w	r9, r3, r1
 80046c2:	f04f 0200 	mov.w	r2, #0
 80046c6:	f04f 0300 	mov.w	r3, #0
 80046ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046d6:	4690      	mov	r8, r2
 80046d8:	4699      	mov	r9, r3
 80046da:	4623      	mov	r3, r4
 80046dc:	eb18 0303 	adds.w	r3, r8, r3
 80046e0:	60bb      	str	r3, [r7, #8]
 80046e2:	462b      	mov	r3, r5
 80046e4:	eb49 0303 	adc.w	r3, r9, r3
 80046e8:	60fb      	str	r3, [r7, #12]
 80046ea:	f04f 0200 	mov.w	r2, #0
 80046ee:	f04f 0300 	mov.w	r3, #0
 80046f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80046f6:	4629      	mov	r1, r5
 80046f8:	024b      	lsls	r3, r1, #9
 80046fa:	4621      	mov	r1, r4
 80046fc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004700:	4621      	mov	r1, r4
 8004702:	024a      	lsls	r2, r1, #9
 8004704:	4610      	mov	r0, r2
 8004706:	4619      	mov	r1, r3
 8004708:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800470a:	2200      	movs	r2, #0
 800470c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800470e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004710:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004714:	f7fc faa0 	bl	8000c58 <__aeabi_uldivmod>
 8004718:	4602      	mov	r2, r0
 800471a:	460b      	mov	r3, r1
 800471c:	4613      	mov	r3, r2
 800471e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004720:	e058      	b.n	80047d4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004722:	4b38      	ldr	r3, [pc, #224]	@ (8004804 <HAL_RCC_GetSysClockFreq+0x200>)
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	099b      	lsrs	r3, r3, #6
 8004728:	2200      	movs	r2, #0
 800472a:	4618      	mov	r0, r3
 800472c:	4611      	mov	r1, r2
 800472e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004732:	623b      	str	r3, [r7, #32]
 8004734:	2300      	movs	r3, #0
 8004736:	627b      	str	r3, [r7, #36]	@ 0x24
 8004738:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800473c:	4642      	mov	r2, r8
 800473e:	464b      	mov	r3, r9
 8004740:	f04f 0000 	mov.w	r0, #0
 8004744:	f04f 0100 	mov.w	r1, #0
 8004748:	0159      	lsls	r1, r3, #5
 800474a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800474e:	0150      	lsls	r0, r2, #5
 8004750:	4602      	mov	r2, r0
 8004752:	460b      	mov	r3, r1
 8004754:	4641      	mov	r1, r8
 8004756:	ebb2 0a01 	subs.w	sl, r2, r1
 800475a:	4649      	mov	r1, r9
 800475c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004760:	f04f 0200 	mov.w	r2, #0
 8004764:	f04f 0300 	mov.w	r3, #0
 8004768:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800476c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004770:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004774:	ebb2 040a 	subs.w	r4, r2, sl
 8004778:	eb63 050b 	sbc.w	r5, r3, fp
 800477c:	f04f 0200 	mov.w	r2, #0
 8004780:	f04f 0300 	mov.w	r3, #0
 8004784:	00eb      	lsls	r3, r5, #3
 8004786:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800478a:	00e2      	lsls	r2, r4, #3
 800478c:	4614      	mov	r4, r2
 800478e:	461d      	mov	r5, r3
 8004790:	4643      	mov	r3, r8
 8004792:	18e3      	adds	r3, r4, r3
 8004794:	603b      	str	r3, [r7, #0]
 8004796:	464b      	mov	r3, r9
 8004798:	eb45 0303 	adc.w	r3, r5, r3
 800479c:	607b      	str	r3, [r7, #4]
 800479e:	f04f 0200 	mov.w	r2, #0
 80047a2:	f04f 0300 	mov.w	r3, #0
 80047a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047aa:	4629      	mov	r1, r5
 80047ac:	028b      	lsls	r3, r1, #10
 80047ae:	4621      	mov	r1, r4
 80047b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047b4:	4621      	mov	r1, r4
 80047b6:	028a      	lsls	r2, r1, #10
 80047b8:	4610      	mov	r0, r2
 80047ba:	4619      	mov	r1, r3
 80047bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047be:	2200      	movs	r2, #0
 80047c0:	61bb      	str	r3, [r7, #24]
 80047c2:	61fa      	str	r2, [r7, #28]
 80047c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047c8:	f7fc fa46 	bl	8000c58 <__aeabi_uldivmod>
 80047cc:	4602      	mov	r2, r0
 80047ce:	460b      	mov	r3, r1
 80047d0:	4613      	mov	r3, r2
 80047d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80047d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004804 <HAL_RCC_GetSysClockFreq+0x200>)
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	0c1b      	lsrs	r3, r3, #16
 80047da:	f003 0303 	and.w	r3, r3, #3
 80047de:	3301      	adds	r3, #1
 80047e0:	005b      	lsls	r3, r3, #1
 80047e2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80047e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047ee:	e002      	b.n	80047f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047f0:	4b05      	ldr	r3, [pc, #20]	@ (8004808 <HAL_RCC_GetSysClockFreq+0x204>)
 80047f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3750      	adds	r7, #80	@ 0x50
 80047fc:	46bd      	mov	sp, r7
 80047fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004802:	bf00      	nop
 8004804:	40023800 	.word	0x40023800
 8004808:	00f42400 	.word	0x00f42400
 800480c:	007a1200 	.word	0x007a1200

08004810 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004810:	b480      	push	{r7}
 8004812:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004814:	4b03      	ldr	r3, [pc, #12]	@ (8004824 <HAL_RCC_GetHCLKFreq+0x14>)
 8004816:	681b      	ldr	r3, [r3, #0]
}
 8004818:	4618      	mov	r0, r3
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	20000004 	.word	0x20000004

08004828 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800482c:	f7ff fff0 	bl	8004810 <HAL_RCC_GetHCLKFreq>
 8004830:	4602      	mov	r2, r0
 8004832:	4b05      	ldr	r3, [pc, #20]	@ (8004848 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	0a9b      	lsrs	r3, r3, #10
 8004838:	f003 0307 	and.w	r3, r3, #7
 800483c:	4903      	ldr	r1, [pc, #12]	@ (800484c <HAL_RCC_GetPCLK1Freq+0x24>)
 800483e:	5ccb      	ldrb	r3, [r1, r3]
 8004840:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004844:	4618      	mov	r0, r3
 8004846:	bd80      	pop	{r7, pc}
 8004848:	40023800 	.word	0x40023800
 800484c:	08008808 	.word	0x08008808

08004850 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004854:	f7ff ffdc 	bl	8004810 <HAL_RCC_GetHCLKFreq>
 8004858:	4602      	mov	r2, r0
 800485a:	4b05      	ldr	r3, [pc, #20]	@ (8004870 <HAL_RCC_GetPCLK2Freq+0x20>)
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	0b5b      	lsrs	r3, r3, #13
 8004860:	f003 0307 	and.w	r3, r3, #7
 8004864:	4903      	ldr	r1, [pc, #12]	@ (8004874 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004866:	5ccb      	ldrb	r3, [r1, r3]
 8004868:	fa22 f303 	lsr.w	r3, r2, r3
}
 800486c:	4618      	mov	r0, r3
 800486e:	bd80      	pop	{r7, pc}
 8004870:	40023800 	.word	0x40023800
 8004874:	08008808 	.word	0x08008808

08004878 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d101      	bne.n	800488a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e041      	b.n	800490e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004890:	b2db      	uxtb	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d106      	bne.n	80048a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f7fd fc9c 	bl	80021dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2202      	movs	r2, #2
 80048a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	3304      	adds	r3, #4
 80048b4:	4619      	mov	r1, r3
 80048b6:	4610      	mov	r0, r2
 80048b8:	f000 faca 	bl	8004e50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2201      	movs	r2, #1
 80048f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800490c:	2300      	movs	r3, #0
}
 800490e:	4618      	mov	r0, r3
 8004910:	3708      	adds	r7, #8
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
	...

08004918 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004918:	b480      	push	{r7}
 800491a:	b085      	sub	sp, #20
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004926:	b2db      	uxtb	r3, r3
 8004928:	2b01      	cmp	r3, #1
 800492a:	d001      	beq.n	8004930 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e03c      	b.n	80049aa <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2202      	movs	r2, #2
 8004934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a1e      	ldr	r2, [pc, #120]	@ (80049b8 <HAL_TIM_Base_Start+0xa0>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d018      	beq.n	8004974 <HAL_TIM_Base_Start+0x5c>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800494a:	d013      	beq.n	8004974 <HAL_TIM_Base_Start+0x5c>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a1a      	ldr	r2, [pc, #104]	@ (80049bc <HAL_TIM_Base_Start+0xa4>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d00e      	beq.n	8004974 <HAL_TIM_Base_Start+0x5c>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a19      	ldr	r2, [pc, #100]	@ (80049c0 <HAL_TIM_Base_Start+0xa8>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d009      	beq.n	8004974 <HAL_TIM_Base_Start+0x5c>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a17      	ldr	r2, [pc, #92]	@ (80049c4 <HAL_TIM_Base_Start+0xac>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d004      	beq.n	8004974 <HAL_TIM_Base_Start+0x5c>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a16      	ldr	r2, [pc, #88]	@ (80049c8 <HAL_TIM_Base_Start+0xb0>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d111      	bne.n	8004998 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	f003 0307 	and.w	r3, r3, #7
 800497e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2b06      	cmp	r3, #6
 8004984:	d010      	beq.n	80049a8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f042 0201 	orr.w	r2, r2, #1
 8004994:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004996:	e007      	b.n	80049a8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f042 0201 	orr.w	r2, r2, #1
 80049a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049a8:	2300      	movs	r3, #0
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3714      	adds	r7, #20
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	40010000 	.word	0x40010000
 80049bc:	40000400 	.word	0x40000400
 80049c0:	40000800 	.word	0x40000800
 80049c4:	40000c00 	.word	0x40000c00
 80049c8:	40014000 	.word	0x40014000

080049cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b085      	sub	sp, #20
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d001      	beq.n	80049e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
 80049e2:	e044      	b.n	8004a6e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2202      	movs	r2, #2
 80049e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68da      	ldr	r2, [r3, #12]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f042 0201 	orr.w	r2, r2, #1
 80049fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a1e      	ldr	r2, [pc, #120]	@ (8004a7c <HAL_TIM_Base_Start_IT+0xb0>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d018      	beq.n	8004a38 <HAL_TIM_Base_Start_IT+0x6c>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a0e:	d013      	beq.n	8004a38 <HAL_TIM_Base_Start_IT+0x6c>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a1a      	ldr	r2, [pc, #104]	@ (8004a80 <HAL_TIM_Base_Start_IT+0xb4>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d00e      	beq.n	8004a38 <HAL_TIM_Base_Start_IT+0x6c>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a19      	ldr	r2, [pc, #100]	@ (8004a84 <HAL_TIM_Base_Start_IT+0xb8>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d009      	beq.n	8004a38 <HAL_TIM_Base_Start_IT+0x6c>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a17      	ldr	r2, [pc, #92]	@ (8004a88 <HAL_TIM_Base_Start_IT+0xbc>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d004      	beq.n	8004a38 <HAL_TIM_Base_Start_IT+0x6c>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a16      	ldr	r2, [pc, #88]	@ (8004a8c <HAL_TIM_Base_Start_IT+0xc0>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d111      	bne.n	8004a5c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	f003 0307 	and.w	r3, r3, #7
 8004a42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2b06      	cmp	r3, #6
 8004a48:	d010      	beq.n	8004a6c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f042 0201 	orr.w	r2, r2, #1
 8004a58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a5a:	e007      	b.n	8004a6c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f042 0201 	orr.w	r2, r2, #1
 8004a6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3714      	adds	r7, #20
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	40010000 	.word	0x40010000
 8004a80:	40000400 	.word	0x40000400
 8004a84:	40000800 	.word	0x40000800
 8004a88:	40000c00 	.word	0x40000c00
 8004a8c:	40014000 	.word	0x40014000

08004a90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	691b      	ldr	r3, [r3, #16]
 8004aa6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d020      	beq.n	8004af4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f003 0302 	and.w	r3, r3, #2
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d01b      	beq.n	8004af4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f06f 0202 	mvn.w	r2, #2
 8004ac4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	699b      	ldr	r3, [r3, #24]
 8004ad2:	f003 0303 	and.w	r3, r3, #3
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d003      	beq.n	8004ae2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f000 f999 	bl	8004e12 <HAL_TIM_IC_CaptureCallback>
 8004ae0:	e005      	b.n	8004aee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 f98b 	bl	8004dfe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f000 f99c 	bl	8004e26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	f003 0304 	and.w	r3, r3, #4
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d020      	beq.n	8004b40 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f003 0304 	and.w	r3, r3, #4
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d01b      	beq.n	8004b40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f06f 0204 	mvn.w	r2, #4
 8004b10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2202      	movs	r2, #2
 8004b16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d003      	beq.n	8004b2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f000 f973 	bl	8004e12 <HAL_TIM_IC_CaptureCallback>
 8004b2c:	e005      	b.n	8004b3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f000 f965 	bl	8004dfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f000 f976 	bl	8004e26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	f003 0308 	and.w	r3, r3, #8
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d020      	beq.n	8004b8c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	f003 0308 	and.w	r3, r3, #8
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d01b      	beq.n	8004b8c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f06f 0208 	mvn.w	r2, #8
 8004b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2204      	movs	r2, #4
 8004b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	69db      	ldr	r3, [r3, #28]
 8004b6a:	f003 0303 	and.w	r3, r3, #3
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d003      	beq.n	8004b7a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f000 f94d 	bl	8004e12 <HAL_TIM_IC_CaptureCallback>
 8004b78:	e005      	b.n	8004b86 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 f93f 	bl	8004dfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 f950 	bl	8004e26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	f003 0310 	and.w	r3, r3, #16
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d020      	beq.n	8004bd8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f003 0310 	and.w	r3, r3, #16
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d01b      	beq.n	8004bd8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f06f 0210 	mvn.w	r2, #16
 8004ba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2208      	movs	r2, #8
 8004bae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	69db      	ldr	r3, [r3, #28]
 8004bb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d003      	beq.n	8004bc6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f000 f927 	bl	8004e12 <HAL_TIM_IC_CaptureCallback>
 8004bc4:	e005      	b.n	8004bd2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 f919 	bl	8004dfe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bcc:	6878      	ldr	r0, [r7, #4]
 8004bce:	f000 f92a 	bl	8004e26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	f003 0301 	and.w	r3, r3, #1
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d00c      	beq.n	8004bfc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	f003 0301 	and.w	r3, r3, #1
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d007      	beq.n	8004bfc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f06f 0201 	mvn.w	r2, #1
 8004bf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f7fc fac1 	bl	800117e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00c      	beq.n	8004c20 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d007      	beq.n	8004c20 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004c18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f000 fab0 	bl	8005180 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00c      	beq.n	8004c44 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d007      	beq.n	8004c44 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004c3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	f000 f8fb 	bl	8004e3a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	f003 0320 	and.w	r3, r3, #32
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00c      	beq.n	8004c68 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f003 0320 	and.w	r3, r3, #32
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d007      	beq.n	8004c68 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f06f 0220 	mvn.w	r2, #32
 8004c60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f000 fa82 	bl	800516c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c68:	bf00      	nop
 8004c6a:	3710      	adds	r7, #16
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d101      	bne.n	8004c8c <HAL_TIM_ConfigClockSource+0x1c>
 8004c88:	2302      	movs	r3, #2
 8004c8a:	e0b4      	b.n	8004df6 <HAL_TIM_ConfigClockSource+0x186>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2202      	movs	r2, #2
 8004c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004caa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004cb2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	68ba      	ldr	r2, [r7, #8]
 8004cba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cc4:	d03e      	beq.n	8004d44 <HAL_TIM_ConfigClockSource+0xd4>
 8004cc6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cca:	f200 8087 	bhi.w	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
 8004cce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cd2:	f000 8086 	beq.w	8004de2 <HAL_TIM_ConfigClockSource+0x172>
 8004cd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cda:	d87f      	bhi.n	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
 8004cdc:	2b70      	cmp	r3, #112	@ 0x70
 8004cde:	d01a      	beq.n	8004d16 <HAL_TIM_ConfigClockSource+0xa6>
 8004ce0:	2b70      	cmp	r3, #112	@ 0x70
 8004ce2:	d87b      	bhi.n	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
 8004ce4:	2b60      	cmp	r3, #96	@ 0x60
 8004ce6:	d050      	beq.n	8004d8a <HAL_TIM_ConfigClockSource+0x11a>
 8004ce8:	2b60      	cmp	r3, #96	@ 0x60
 8004cea:	d877      	bhi.n	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
 8004cec:	2b50      	cmp	r3, #80	@ 0x50
 8004cee:	d03c      	beq.n	8004d6a <HAL_TIM_ConfigClockSource+0xfa>
 8004cf0:	2b50      	cmp	r3, #80	@ 0x50
 8004cf2:	d873      	bhi.n	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
 8004cf4:	2b40      	cmp	r3, #64	@ 0x40
 8004cf6:	d058      	beq.n	8004daa <HAL_TIM_ConfigClockSource+0x13a>
 8004cf8:	2b40      	cmp	r3, #64	@ 0x40
 8004cfa:	d86f      	bhi.n	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
 8004cfc:	2b30      	cmp	r3, #48	@ 0x30
 8004cfe:	d064      	beq.n	8004dca <HAL_TIM_ConfigClockSource+0x15a>
 8004d00:	2b30      	cmp	r3, #48	@ 0x30
 8004d02:	d86b      	bhi.n	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
 8004d04:	2b20      	cmp	r3, #32
 8004d06:	d060      	beq.n	8004dca <HAL_TIM_ConfigClockSource+0x15a>
 8004d08:	2b20      	cmp	r3, #32
 8004d0a:	d867      	bhi.n	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d05c      	beq.n	8004dca <HAL_TIM_ConfigClockSource+0x15a>
 8004d10:	2b10      	cmp	r3, #16
 8004d12:	d05a      	beq.n	8004dca <HAL_TIM_ConfigClockSource+0x15a>
 8004d14:	e062      	b.n	8004ddc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d26:	f000 f993 	bl	8005050 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004d38:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68ba      	ldr	r2, [r7, #8]
 8004d40:	609a      	str	r2, [r3, #8]
      break;
 8004d42:	e04f      	b.n	8004de4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d54:	f000 f97c 	bl	8005050 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	689a      	ldr	r2, [r3, #8]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d66:	609a      	str	r2, [r3, #8]
      break;
 8004d68:	e03c      	b.n	8004de4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d76:	461a      	mov	r2, r3
 8004d78:	f000 f8f0 	bl	8004f5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2150      	movs	r1, #80	@ 0x50
 8004d82:	4618      	mov	r0, r3
 8004d84:	f000 f949 	bl	800501a <TIM_ITRx_SetConfig>
      break;
 8004d88:	e02c      	b.n	8004de4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d96:	461a      	mov	r2, r3
 8004d98:	f000 f90f 	bl	8004fba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	2160      	movs	r1, #96	@ 0x60
 8004da2:	4618      	mov	r0, r3
 8004da4:	f000 f939 	bl	800501a <TIM_ITRx_SetConfig>
      break;
 8004da8:	e01c      	b.n	8004de4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004db6:	461a      	mov	r2, r3
 8004db8:	f000 f8d0 	bl	8004f5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2140      	movs	r1, #64	@ 0x40
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f000 f929 	bl	800501a <TIM_ITRx_SetConfig>
      break;
 8004dc8:	e00c      	b.n	8004de4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4619      	mov	r1, r3
 8004dd4:	4610      	mov	r0, r2
 8004dd6:	f000 f920 	bl	800501a <TIM_ITRx_SetConfig>
      break;
 8004dda:	e003      	b.n	8004de4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	73fb      	strb	r3, [r7, #15]
      break;
 8004de0:	e000      	b.n	8004de4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004de2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004df4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3710      	adds	r7, #16
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}

08004dfe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dfe:	b480      	push	{r7}
 8004e00:	b083      	sub	sp, #12
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e06:	bf00      	nop
 8004e08:	370c      	adds	r7, #12
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr

08004e12 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e12:	b480      	push	{r7}
 8004e14:	b083      	sub	sp, #12
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e1a:	bf00      	nop
 8004e1c:	370c      	adds	r7, #12
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr

08004e26 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e26:	b480      	push	{r7}
 8004e28:	b083      	sub	sp, #12
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e2e:	bf00      	nop
 8004e30:	370c      	adds	r7, #12
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr

08004e3a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e3a:	b480      	push	{r7}
 8004e3c:	b083      	sub	sp, #12
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e42:	bf00      	nop
 8004e44:	370c      	adds	r7, #12
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr
	...

08004e50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b085      	sub	sp, #20
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4a37      	ldr	r2, [pc, #220]	@ (8004f40 <TIM_Base_SetConfig+0xf0>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d00f      	beq.n	8004e88 <TIM_Base_SetConfig+0x38>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e6e:	d00b      	beq.n	8004e88 <TIM_Base_SetConfig+0x38>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4a34      	ldr	r2, [pc, #208]	@ (8004f44 <TIM_Base_SetConfig+0xf4>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d007      	beq.n	8004e88 <TIM_Base_SetConfig+0x38>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	4a33      	ldr	r2, [pc, #204]	@ (8004f48 <TIM_Base_SetConfig+0xf8>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d003      	beq.n	8004e88 <TIM_Base_SetConfig+0x38>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	4a32      	ldr	r2, [pc, #200]	@ (8004f4c <TIM_Base_SetConfig+0xfc>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d108      	bne.n	8004e9a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	68fa      	ldr	r2, [r7, #12]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a28      	ldr	r2, [pc, #160]	@ (8004f40 <TIM_Base_SetConfig+0xf0>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d01b      	beq.n	8004eda <TIM_Base_SetConfig+0x8a>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ea8:	d017      	beq.n	8004eda <TIM_Base_SetConfig+0x8a>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a25      	ldr	r2, [pc, #148]	@ (8004f44 <TIM_Base_SetConfig+0xf4>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d013      	beq.n	8004eda <TIM_Base_SetConfig+0x8a>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	4a24      	ldr	r2, [pc, #144]	@ (8004f48 <TIM_Base_SetConfig+0xf8>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d00f      	beq.n	8004eda <TIM_Base_SetConfig+0x8a>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4a23      	ldr	r2, [pc, #140]	@ (8004f4c <TIM_Base_SetConfig+0xfc>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d00b      	beq.n	8004eda <TIM_Base_SetConfig+0x8a>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a22      	ldr	r2, [pc, #136]	@ (8004f50 <TIM_Base_SetConfig+0x100>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d007      	beq.n	8004eda <TIM_Base_SetConfig+0x8a>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a21      	ldr	r2, [pc, #132]	@ (8004f54 <TIM_Base_SetConfig+0x104>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d003      	beq.n	8004eda <TIM_Base_SetConfig+0x8a>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a20      	ldr	r2, [pc, #128]	@ (8004f58 <TIM_Base_SetConfig+0x108>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d108      	bne.n	8004eec <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ee0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	68fa      	ldr	r2, [r7, #12]
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	695b      	ldr	r3, [r3, #20]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	689a      	ldr	r2, [r3, #8]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	4a0c      	ldr	r2, [pc, #48]	@ (8004f40 <TIM_Base_SetConfig+0xf0>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d103      	bne.n	8004f1a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	691a      	ldr	r2, [r3, #16]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f043 0204 	orr.w	r2, r3, #4
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2201      	movs	r2, #1
 8004f2a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	68fa      	ldr	r2, [r7, #12]
 8004f30:	601a      	str	r2, [r3, #0]
}
 8004f32:	bf00      	nop
 8004f34:	3714      	adds	r7, #20
 8004f36:	46bd      	mov	sp, r7
 8004f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3c:	4770      	bx	lr
 8004f3e:	bf00      	nop
 8004f40:	40010000 	.word	0x40010000
 8004f44:	40000400 	.word	0x40000400
 8004f48:	40000800 	.word	0x40000800
 8004f4c:	40000c00 	.word	0x40000c00
 8004f50:	40014000 	.word	0x40014000
 8004f54:	40014400 	.word	0x40014400
 8004f58:	40014800 	.word	0x40014800

08004f5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b087      	sub	sp, #28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6a1b      	ldr	r3, [r3, #32]
 8004f6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6a1b      	ldr	r3, [r3, #32]
 8004f72:	f023 0201 	bic.w	r2, r3, #1
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	699b      	ldr	r3, [r3, #24]
 8004f7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	011b      	lsls	r3, r3, #4
 8004f8c:	693a      	ldr	r2, [r7, #16]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	f023 030a 	bic.w	r3, r3, #10
 8004f98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	697a      	ldr	r2, [r7, #20]
 8004fac:	621a      	str	r2, [r3, #32]
}
 8004fae:	bf00      	nop
 8004fb0:	371c      	adds	r7, #28
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr

08004fba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b087      	sub	sp, #28
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	60f8      	str	r0, [r7, #12]
 8004fc2:	60b9      	str	r1, [r7, #8]
 8004fc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6a1b      	ldr	r3, [r3, #32]
 8004fca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	6a1b      	ldr	r3, [r3, #32]
 8004fd0:	f023 0210 	bic.w	r2, r3, #16
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	699b      	ldr	r3, [r3, #24]
 8004fdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004fe4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	031b      	lsls	r3, r3, #12
 8004fea:	693a      	ldr	r2, [r7, #16]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ff6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	011b      	lsls	r3, r3, #4
 8004ffc:	697a      	ldr	r2, [r7, #20]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	693a      	ldr	r2, [r7, #16]
 8005006:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	697a      	ldr	r2, [r7, #20]
 800500c:	621a      	str	r2, [r3, #32]
}
 800500e:	bf00      	nop
 8005010:	371c      	adds	r7, #28
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr

0800501a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800501a:	b480      	push	{r7}
 800501c:	b085      	sub	sp, #20
 800501e:	af00      	add	r7, sp, #0
 8005020:	6078      	str	r0, [r7, #4]
 8005022:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005030:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005032:	683a      	ldr	r2, [r7, #0]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	4313      	orrs	r3, r2
 8005038:	f043 0307 	orr.w	r3, r3, #7
 800503c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	68fa      	ldr	r2, [r7, #12]
 8005042:	609a      	str	r2, [r3, #8]
}
 8005044:	bf00      	nop
 8005046:	3714      	adds	r7, #20
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr

08005050 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005050:	b480      	push	{r7}
 8005052:	b087      	sub	sp, #28
 8005054:	af00      	add	r7, sp, #0
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	60b9      	str	r1, [r7, #8]
 800505a:	607a      	str	r2, [r7, #4]
 800505c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800506a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	021a      	lsls	r2, r3, #8
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	431a      	orrs	r2, r3
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	4313      	orrs	r3, r2
 8005078:	697a      	ldr	r2, [r7, #20]
 800507a:	4313      	orrs	r3, r2
 800507c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	609a      	str	r2, [r3, #8]
}
 8005084:	bf00      	nop
 8005086:	371c      	adds	r7, #28
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005090:	b480      	push	{r7}
 8005092:	b085      	sub	sp, #20
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d101      	bne.n	80050a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050a4:	2302      	movs	r3, #2
 80050a6:	e050      	b.n	800514a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2202      	movs	r2, #2
 80050b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a1c      	ldr	r2, [pc, #112]	@ (8005158 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d018      	beq.n	800511e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050f4:	d013      	beq.n	800511e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a18      	ldr	r2, [pc, #96]	@ (800515c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d00e      	beq.n	800511e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a16      	ldr	r2, [pc, #88]	@ (8005160 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d009      	beq.n	800511e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a15      	ldr	r2, [pc, #84]	@ (8005164 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d004      	beq.n	800511e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a13      	ldr	r2, [pc, #76]	@ (8005168 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d10c      	bne.n	8005138 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005124:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	68ba      	ldr	r2, [r7, #8]
 800512c:	4313      	orrs	r3, r2
 800512e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	68ba      	ldr	r2, [r7, #8]
 8005136:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005148:	2300      	movs	r3, #0
}
 800514a:	4618      	mov	r0, r3
 800514c:	3714      	adds	r7, #20
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr
 8005156:	bf00      	nop
 8005158:	40010000 	.word	0x40010000
 800515c:	40000400 	.word	0x40000400
 8005160:	40000800 	.word	0x40000800
 8005164:	40000c00 	.word	0x40000c00
 8005168:	40014000 	.word	0x40014000

0800516c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005174:	bf00      	nop
 8005176:	370c      	adds	r7, #12
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005180:	b480      	push	{r7}
 8005182:	b083      	sub	sp, #12
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005188:	bf00      	nop
 800518a:	370c      	adds	r7, #12
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr

08005194 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d101      	bne.n	80051a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e042      	b.n	800522c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d106      	bne.n	80051c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f7fd f84a 	bl	8002254 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2224      	movs	r2, #36	@ 0x24
 80051c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	68da      	ldr	r2, [r3, #12]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 f973 	bl	80054c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	691a      	ldr	r2, [r3, #16]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80051ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	695a      	ldr	r2, [r3, #20]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80051fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	68da      	ldr	r2, [r3, #12]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800520c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2220      	movs	r2, #32
 8005218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2220      	movs	r2, #32
 8005220:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800522a:	2300      	movs	r3, #0
}
 800522c:	4618      	mov	r0, r3
 800522e:	3708      	adds	r7, #8
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}

08005234 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b08a      	sub	sp, #40	@ 0x28
 8005238:	af02      	add	r7, sp, #8
 800523a:	60f8      	str	r0, [r7, #12]
 800523c:	60b9      	str	r1, [r7, #8]
 800523e:	603b      	str	r3, [r7, #0]
 8005240:	4613      	mov	r3, r2
 8005242:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005244:	2300      	movs	r3, #0
 8005246:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800524e:	b2db      	uxtb	r3, r3
 8005250:	2b20      	cmp	r3, #32
 8005252:	d175      	bne.n	8005340 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005254:	68bb      	ldr	r3, [r7, #8]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d002      	beq.n	8005260 <HAL_UART_Transmit+0x2c>
 800525a:	88fb      	ldrh	r3, [r7, #6]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d101      	bne.n	8005264 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e06e      	b.n	8005342 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2200      	movs	r2, #0
 8005268:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2221      	movs	r2, #33	@ 0x21
 800526e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005272:	f7fd fad5 	bl	8002820 <HAL_GetTick>
 8005276:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	88fa      	ldrh	r2, [r7, #6]
 800527c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	88fa      	ldrh	r2, [r7, #6]
 8005282:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800528c:	d108      	bne.n	80052a0 <HAL_UART_Transmit+0x6c>
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d104      	bne.n	80052a0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005296:	2300      	movs	r3, #0
 8005298:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	61bb      	str	r3, [r7, #24]
 800529e:	e003      	b.n	80052a8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052a4:	2300      	movs	r3, #0
 80052a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052a8:	e02e      	b.n	8005308 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	9300      	str	r3, [sp, #0]
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	2200      	movs	r2, #0
 80052b2:	2180      	movs	r1, #128	@ 0x80
 80052b4:	68f8      	ldr	r0, [r7, #12]
 80052b6:	f000 f848 	bl	800534a <UART_WaitOnFlagUntilTimeout>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d005      	beq.n	80052cc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2220      	movs	r2, #32
 80052c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80052c8:	2303      	movs	r3, #3
 80052ca:	e03a      	b.n	8005342 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80052cc:	69fb      	ldr	r3, [r7, #28]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d10b      	bne.n	80052ea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	881b      	ldrh	r3, [r3, #0]
 80052d6:	461a      	mov	r2, r3
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80052e2:	69bb      	ldr	r3, [r7, #24]
 80052e4:	3302      	adds	r3, #2
 80052e6:	61bb      	str	r3, [r7, #24]
 80052e8:	e007      	b.n	80052fa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	781a      	ldrb	r2, [r3, #0]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80052f4:	69fb      	ldr	r3, [r7, #28]
 80052f6:	3301      	adds	r3, #1
 80052f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80052fe:	b29b      	uxth	r3, r3
 8005300:	3b01      	subs	r3, #1
 8005302:	b29a      	uxth	r2, r3
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800530c:	b29b      	uxth	r3, r3
 800530e:	2b00      	cmp	r3, #0
 8005310:	d1cb      	bne.n	80052aa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	9300      	str	r3, [sp, #0]
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	2200      	movs	r2, #0
 800531a:	2140      	movs	r1, #64	@ 0x40
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f000 f814 	bl	800534a <UART_WaitOnFlagUntilTimeout>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d005      	beq.n	8005334 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2220      	movs	r2, #32
 800532c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005330:	2303      	movs	r3, #3
 8005332:	e006      	b.n	8005342 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2220      	movs	r2, #32
 8005338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800533c:	2300      	movs	r3, #0
 800533e:	e000      	b.n	8005342 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005340:	2302      	movs	r3, #2
  }
}
 8005342:	4618      	mov	r0, r3
 8005344:	3720      	adds	r7, #32
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}

0800534a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800534a:	b580      	push	{r7, lr}
 800534c:	b086      	sub	sp, #24
 800534e:	af00      	add	r7, sp, #0
 8005350:	60f8      	str	r0, [r7, #12]
 8005352:	60b9      	str	r1, [r7, #8]
 8005354:	603b      	str	r3, [r7, #0]
 8005356:	4613      	mov	r3, r2
 8005358:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800535a:	e03b      	b.n	80053d4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800535c:	6a3b      	ldr	r3, [r7, #32]
 800535e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005362:	d037      	beq.n	80053d4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005364:	f7fd fa5c 	bl	8002820 <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	6a3a      	ldr	r2, [r7, #32]
 8005370:	429a      	cmp	r2, r3
 8005372:	d302      	bcc.n	800537a <UART_WaitOnFlagUntilTimeout+0x30>
 8005374:	6a3b      	ldr	r3, [r7, #32]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d101      	bne.n	800537e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800537a:	2303      	movs	r3, #3
 800537c:	e03a      	b.n	80053f4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68db      	ldr	r3, [r3, #12]
 8005384:	f003 0304 	and.w	r3, r3, #4
 8005388:	2b00      	cmp	r3, #0
 800538a:	d023      	beq.n	80053d4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	2b80      	cmp	r3, #128	@ 0x80
 8005390:	d020      	beq.n	80053d4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	2b40      	cmp	r3, #64	@ 0x40
 8005396:	d01d      	beq.n	80053d4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f003 0308 	and.w	r3, r3, #8
 80053a2:	2b08      	cmp	r3, #8
 80053a4:	d116      	bne.n	80053d4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80053a6:	2300      	movs	r3, #0
 80053a8:	617b      	str	r3, [r7, #20]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	617b      	str	r3, [r7, #20]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	617b      	str	r3, [r7, #20]
 80053ba:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053bc:	68f8      	ldr	r0, [r7, #12]
 80053be:	f000 f81d 	bl	80053fc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2208      	movs	r2, #8
 80053c6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	e00f      	b.n	80053f4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	4013      	ands	r3, r2
 80053de:	68ba      	ldr	r2, [r7, #8]
 80053e0:	429a      	cmp	r2, r3
 80053e2:	bf0c      	ite	eq
 80053e4:	2301      	moveq	r3, #1
 80053e6:	2300      	movne	r3, #0
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	461a      	mov	r2, r3
 80053ec:	79fb      	ldrb	r3, [r7, #7]
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d0b4      	beq.n	800535c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80053f2:	2300      	movs	r3, #0
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3718      	adds	r7, #24
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}

080053fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b095      	sub	sp, #84	@ 0x54
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	330c      	adds	r3, #12
 800540a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800540c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800540e:	e853 3f00 	ldrex	r3, [r3]
 8005412:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005416:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800541a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	330c      	adds	r3, #12
 8005422:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005424:	643a      	str	r2, [r7, #64]	@ 0x40
 8005426:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005428:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800542a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800542c:	e841 2300 	strex	r3, r2, [r1]
 8005430:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005434:	2b00      	cmp	r3, #0
 8005436:	d1e5      	bne.n	8005404 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	3314      	adds	r3, #20
 800543e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005440:	6a3b      	ldr	r3, [r7, #32]
 8005442:	e853 3f00 	ldrex	r3, [r3]
 8005446:	61fb      	str	r3, [r7, #28]
   return(result);
 8005448:	69fb      	ldr	r3, [r7, #28]
 800544a:	f023 0301 	bic.w	r3, r3, #1
 800544e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	3314      	adds	r3, #20
 8005456:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005458:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800545a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800545c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800545e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005460:	e841 2300 	strex	r3, r2, [r1]
 8005464:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005468:	2b00      	cmp	r3, #0
 800546a:	d1e5      	bne.n	8005438 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005470:	2b01      	cmp	r3, #1
 8005472:	d119      	bne.n	80054a8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	330c      	adds	r3, #12
 800547a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	e853 3f00 	ldrex	r3, [r3]
 8005482:	60bb      	str	r3, [r7, #8]
   return(result);
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	f023 0310 	bic.w	r3, r3, #16
 800548a:	647b      	str	r3, [r7, #68]	@ 0x44
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	330c      	adds	r3, #12
 8005492:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005494:	61ba      	str	r2, [r7, #24]
 8005496:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005498:	6979      	ldr	r1, [r7, #20]
 800549a:	69ba      	ldr	r2, [r7, #24]
 800549c:	e841 2300 	strex	r3, r2, [r1]
 80054a0:	613b      	str	r3, [r7, #16]
   return(result);
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d1e5      	bne.n	8005474 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2220      	movs	r2, #32
 80054ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80054b6:	bf00      	nop
 80054b8:	3754      	adds	r7, #84	@ 0x54
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr
	...

080054c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80054c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054c8:	b0c0      	sub	sp, #256	@ 0x100
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	691b      	ldr	r3, [r3, #16]
 80054d8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80054dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054e0:	68d9      	ldr	r1, [r3, #12]
 80054e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	ea40 0301 	orr.w	r3, r0, r1
 80054ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80054ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054f2:	689a      	ldr	r2, [r3, #8]
 80054f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054f8:	691b      	ldr	r3, [r3, #16]
 80054fa:	431a      	orrs	r2, r3
 80054fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005500:	695b      	ldr	r3, [r3, #20]
 8005502:	431a      	orrs	r2, r3
 8005504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005508:	69db      	ldr	r3, [r3, #28]
 800550a:	4313      	orrs	r3, r2
 800550c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800551c:	f021 010c 	bic.w	r1, r1, #12
 8005520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800552a:	430b      	orrs	r3, r1
 800552c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800552e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	695b      	ldr	r3, [r3, #20]
 8005536:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800553a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800553e:	6999      	ldr	r1, [r3, #24]
 8005540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005544:	681a      	ldr	r2, [r3, #0]
 8005546:	ea40 0301 	orr.w	r3, r0, r1
 800554a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800554c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	4b8f      	ldr	r3, [pc, #572]	@ (8005790 <UART_SetConfig+0x2cc>)
 8005554:	429a      	cmp	r2, r3
 8005556:	d005      	beq.n	8005564 <UART_SetConfig+0xa0>
 8005558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800555c:	681a      	ldr	r2, [r3, #0]
 800555e:	4b8d      	ldr	r3, [pc, #564]	@ (8005794 <UART_SetConfig+0x2d0>)
 8005560:	429a      	cmp	r2, r3
 8005562:	d104      	bne.n	800556e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005564:	f7ff f974 	bl	8004850 <HAL_RCC_GetPCLK2Freq>
 8005568:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800556c:	e003      	b.n	8005576 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800556e:	f7ff f95b 	bl	8004828 <HAL_RCC_GetPCLK1Freq>
 8005572:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005576:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800557a:	69db      	ldr	r3, [r3, #28]
 800557c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005580:	f040 810c 	bne.w	800579c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005584:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005588:	2200      	movs	r2, #0
 800558a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800558e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005592:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005596:	4622      	mov	r2, r4
 8005598:	462b      	mov	r3, r5
 800559a:	1891      	adds	r1, r2, r2
 800559c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800559e:	415b      	adcs	r3, r3
 80055a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80055a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80055a6:	4621      	mov	r1, r4
 80055a8:	eb12 0801 	adds.w	r8, r2, r1
 80055ac:	4629      	mov	r1, r5
 80055ae:	eb43 0901 	adc.w	r9, r3, r1
 80055b2:	f04f 0200 	mov.w	r2, #0
 80055b6:	f04f 0300 	mov.w	r3, #0
 80055ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80055be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80055c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80055c6:	4690      	mov	r8, r2
 80055c8:	4699      	mov	r9, r3
 80055ca:	4623      	mov	r3, r4
 80055cc:	eb18 0303 	adds.w	r3, r8, r3
 80055d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80055d4:	462b      	mov	r3, r5
 80055d6:	eb49 0303 	adc.w	r3, r9, r3
 80055da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80055de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	2200      	movs	r2, #0
 80055e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80055ea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80055ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80055f2:	460b      	mov	r3, r1
 80055f4:	18db      	adds	r3, r3, r3
 80055f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80055f8:	4613      	mov	r3, r2
 80055fa:	eb42 0303 	adc.w	r3, r2, r3
 80055fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8005600:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005604:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005608:	f7fb fb26 	bl	8000c58 <__aeabi_uldivmod>
 800560c:	4602      	mov	r2, r0
 800560e:	460b      	mov	r3, r1
 8005610:	4b61      	ldr	r3, [pc, #388]	@ (8005798 <UART_SetConfig+0x2d4>)
 8005612:	fba3 2302 	umull	r2, r3, r3, r2
 8005616:	095b      	lsrs	r3, r3, #5
 8005618:	011c      	lsls	r4, r3, #4
 800561a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800561e:	2200      	movs	r2, #0
 8005620:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005624:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005628:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800562c:	4642      	mov	r2, r8
 800562e:	464b      	mov	r3, r9
 8005630:	1891      	adds	r1, r2, r2
 8005632:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005634:	415b      	adcs	r3, r3
 8005636:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005638:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800563c:	4641      	mov	r1, r8
 800563e:	eb12 0a01 	adds.w	sl, r2, r1
 8005642:	4649      	mov	r1, r9
 8005644:	eb43 0b01 	adc.w	fp, r3, r1
 8005648:	f04f 0200 	mov.w	r2, #0
 800564c:	f04f 0300 	mov.w	r3, #0
 8005650:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005654:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005658:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800565c:	4692      	mov	sl, r2
 800565e:	469b      	mov	fp, r3
 8005660:	4643      	mov	r3, r8
 8005662:	eb1a 0303 	adds.w	r3, sl, r3
 8005666:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800566a:	464b      	mov	r3, r9
 800566c:	eb4b 0303 	adc.w	r3, fp, r3
 8005670:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005680:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005684:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005688:	460b      	mov	r3, r1
 800568a:	18db      	adds	r3, r3, r3
 800568c:	643b      	str	r3, [r7, #64]	@ 0x40
 800568e:	4613      	mov	r3, r2
 8005690:	eb42 0303 	adc.w	r3, r2, r3
 8005694:	647b      	str	r3, [r7, #68]	@ 0x44
 8005696:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800569a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800569e:	f7fb fadb 	bl	8000c58 <__aeabi_uldivmod>
 80056a2:	4602      	mov	r2, r0
 80056a4:	460b      	mov	r3, r1
 80056a6:	4611      	mov	r1, r2
 80056a8:	4b3b      	ldr	r3, [pc, #236]	@ (8005798 <UART_SetConfig+0x2d4>)
 80056aa:	fba3 2301 	umull	r2, r3, r3, r1
 80056ae:	095b      	lsrs	r3, r3, #5
 80056b0:	2264      	movs	r2, #100	@ 0x64
 80056b2:	fb02 f303 	mul.w	r3, r2, r3
 80056b6:	1acb      	subs	r3, r1, r3
 80056b8:	00db      	lsls	r3, r3, #3
 80056ba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80056be:	4b36      	ldr	r3, [pc, #216]	@ (8005798 <UART_SetConfig+0x2d4>)
 80056c0:	fba3 2302 	umull	r2, r3, r3, r2
 80056c4:	095b      	lsrs	r3, r3, #5
 80056c6:	005b      	lsls	r3, r3, #1
 80056c8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80056cc:	441c      	add	r4, r3
 80056ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056d2:	2200      	movs	r2, #0
 80056d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056d8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80056dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80056e0:	4642      	mov	r2, r8
 80056e2:	464b      	mov	r3, r9
 80056e4:	1891      	adds	r1, r2, r2
 80056e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80056e8:	415b      	adcs	r3, r3
 80056ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80056ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80056f0:	4641      	mov	r1, r8
 80056f2:	1851      	adds	r1, r2, r1
 80056f4:	6339      	str	r1, [r7, #48]	@ 0x30
 80056f6:	4649      	mov	r1, r9
 80056f8:	414b      	adcs	r3, r1
 80056fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80056fc:	f04f 0200 	mov.w	r2, #0
 8005700:	f04f 0300 	mov.w	r3, #0
 8005704:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005708:	4659      	mov	r1, fp
 800570a:	00cb      	lsls	r3, r1, #3
 800570c:	4651      	mov	r1, sl
 800570e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005712:	4651      	mov	r1, sl
 8005714:	00ca      	lsls	r2, r1, #3
 8005716:	4610      	mov	r0, r2
 8005718:	4619      	mov	r1, r3
 800571a:	4603      	mov	r3, r0
 800571c:	4642      	mov	r2, r8
 800571e:	189b      	adds	r3, r3, r2
 8005720:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005724:	464b      	mov	r3, r9
 8005726:	460a      	mov	r2, r1
 8005728:	eb42 0303 	adc.w	r3, r2, r3
 800572c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800573c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005740:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005744:	460b      	mov	r3, r1
 8005746:	18db      	adds	r3, r3, r3
 8005748:	62bb      	str	r3, [r7, #40]	@ 0x28
 800574a:	4613      	mov	r3, r2
 800574c:	eb42 0303 	adc.w	r3, r2, r3
 8005750:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005752:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005756:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800575a:	f7fb fa7d 	bl	8000c58 <__aeabi_uldivmod>
 800575e:	4602      	mov	r2, r0
 8005760:	460b      	mov	r3, r1
 8005762:	4b0d      	ldr	r3, [pc, #52]	@ (8005798 <UART_SetConfig+0x2d4>)
 8005764:	fba3 1302 	umull	r1, r3, r3, r2
 8005768:	095b      	lsrs	r3, r3, #5
 800576a:	2164      	movs	r1, #100	@ 0x64
 800576c:	fb01 f303 	mul.w	r3, r1, r3
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	00db      	lsls	r3, r3, #3
 8005774:	3332      	adds	r3, #50	@ 0x32
 8005776:	4a08      	ldr	r2, [pc, #32]	@ (8005798 <UART_SetConfig+0x2d4>)
 8005778:	fba2 2303 	umull	r2, r3, r2, r3
 800577c:	095b      	lsrs	r3, r3, #5
 800577e:	f003 0207 	and.w	r2, r3, #7
 8005782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4422      	add	r2, r4
 800578a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800578c:	e106      	b.n	800599c <UART_SetConfig+0x4d8>
 800578e:	bf00      	nop
 8005790:	40011000 	.word	0x40011000
 8005794:	40011400 	.word	0x40011400
 8005798:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800579c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057a0:	2200      	movs	r2, #0
 80057a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80057a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80057aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80057ae:	4642      	mov	r2, r8
 80057b0:	464b      	mov	r3, r9
 80057b2:	1891      	adds	r1, r2, r2
 80057b4:	6239      	str	r1, [r7, #32]
 80057b6:	415b      	adcs	r3, r3
 80057b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80057ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80057be:	4641      	mov	r1, r8
 80057c0:	1854      	adds	r4, r2, r1
 80057c2:	4649      	mov	r1, r9
 80057c4:	eb43 0501 	adc.w	r5, r3, r1
 80057c8:	f04f 0200 	mov.w	r2, #0
 80057cc:	f04f 0300 	mov.w	r3, #0
 80057d0:	00eb      	lsls	r3, r5, #3
 80057d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80057d6:	00e2      	lsls	r2, r4, #3
 80057d8:	4614      	mov	r4, r2
 80057da:	461d      	mov	r5, r3
 80057dc:	4643      	mov	r3, r8
 80057de:	18e3      	adds	r3, r4, r3
 80057e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80057e4:	464b      	mov	r3, r9
 80057e6:	eb45 0303 	adc.w	r3, r5, r3
 80057ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80057ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80057fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80057fe:	f04f 0200 	mov.w	r2, #0
 8005802:	f04f 0300 	mov.w	r3, #0
 8005806:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800580a:	4629      	mov	r1, r5
 800580c:	008b      	lsls	r3, r1, #2
 800580e:	4621      	mov	r1, r4
 8005810:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005814:	4621      	mov	r1, r4
 8005816:	008a      	lsls	r2, r1, #2
 8005818:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800581c:	f7fb fa1c 	bl	8000c58 <__aeabi_uldivmod>
 8005820:	4602      	mov	r2, r0
 8005822:	460b      	mov	r3, r1
 8005824:	4b60      	ldr	r3, [pc, #384]	@ (80059a8 <UART_SetConfig+0x4e4>)
 8005826:	fba3 2302 	umull	r2, r3, r3, r2
 800582a:	095b      	lsrs	r3, r3, #5
 800582c:	011c      	lsls	r4, r3, #4
 800582e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005832:	2200      	movs	r2, #0
 8005834:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005838:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800583c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005840:	4642      	mov	r2, r8
 8005842:	464b      	mov	r3, r9
 8005844:	1891      	adds	r1, r2, r2
 8005846:	61b9      	str	r1, [r7, #24]
 8005848:	415b      	adcs	r3, r3
 800584a:	61fb      	str	r3, [r7, #28]
 800584c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005850:	4641      	mov	r1, r8
 8005852:	1851      	adds	r1, r2, r1
 8005854:	6139      	str	r1, [r7, #16]
 8005856:	4649      	mov	r1, r9
 8005858:	414b      	adcs	r3, r1
 800585a:	617b      	str	r3, [r7, #20]
 800585c:	f04f 0200 	mov.w	r2, #0
 8005860:	f04f 0300 	mov.w	r3, #0
 8005864:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005868:	4659      	mov	r1, fp
 800586a:	00cb      	lsls	r3, r1, #3
 800586c:	4651      	mov	r1, sl
 800586e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005872:	4651      	mov	r1, sl
 8005874:	00ca      	lsls	r2, r1, #3
 8005876:	4610      	mov	r0, r2
 8005878:	4619      	mov	r1, r3
 800587a:	4603      	mov	r3, r0
 800587c:	4642      	mov	r2, r8
 800587e:	189b      	adds	r3, r3, r2
 8005880:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005884:	464b      	mov	r3, r9
 8005886:	460a      	mov	r2, r1
 8005888:	eb42 0303 	adc.w	r3, r2, r3
 800588c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	67bb      	str	r3, [r7, #120]	@ 0x78
 800589a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800589c:	f04f 0200 	mov.w	r2, #0
 80058a0:	f04f 0300 	mov.w	r3, #0
 80058a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80058a8:	4649      	mov	r1, r9
 80058aa:	008b      	lsls	r3, r1, #2
 80058ac:	4641      	mov	r1, r8
 80058ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058b2:	4641      	mov	r1, r8
 80058b4:	008a      	lsls	r2, r1, #2
 80058b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80058ba:	f7fb f9cd 	bl	8000c58 <__aeabi_uldivmod>
 80058be:	4602      	mov	r2, r0
 80058c0:	460b      	mov	r3, r1
 80058c2:	4611      	mov	r1, r2
 80058c4:	4b38      	ldr	r3, [pc, #224]	@ (80059a8 <UART_SetConfig+0x4e4>)
 80058c6:	fba3 2301 	umull	r2, r3, r3, r1
 80058ca:	095b      	lsrs	r3, r3, #5
 80058cc:	2264      	movs	r2, #100	@ 0x64
 80058ce:	fb02 f303 	mul.w	r3, r2, r3
 80058d2:	1acb      	subs	r3, r1, r3
 80058d4:	011b      	lsls	r3, r3, #4
 80058d6:	3332      	adds	r3, #50	@ 0x32
 80058d8:	4a33      	ldr	r2, [pc, #204]	@ (80059a8 <UART_SetConfig+0x4e4>)
 80058da:	fba2 2303 	umull	r2, r3, r2, r3
 80058de:	095b      	lsrs	r3, r3, #5
 80058e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058e4:	441c      	add	r4, r3
 80058e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058ea:	2200      	movs	r2, #0
 80058ec:	673b      	str	r3, [r7, #112]	@ 0x70
 80058ee:	677a      	str	r2, [r7, #116]	@ 0x74
 80058f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80058f4:	4642      	mov	r2, r8
 80058f6:	464b      	mov	r3, r9
 80058f8:	1891      	adds	r1, r2, r2
 80058fa:	60b9      	str	r1, [r7, #8]
 80058fc:	415b      	adcs	r3, r3
 80058fe:	60fb      	str	r3, [r7, #12]
 8005900:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005904:	4641      	mov	r1, r8
 8005906:	1851      	adds	r1, r2, r1
 8005908:	6039      	str	r1, [r7, #0]
 800590a:	4649      	mov	r1, r9
 800590c:	414b      	adcs	r3, r1
 800590e:	607b      	str	r3, [r7, #4]
 8005910:	f04f 0200 	mov.w	r2, #0
 8005914:	f04f 0300 	mov.w	r3, #0
 8005918:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800591c:	4659      	mov	r1, fp
 800591e:	00cb      	lsls	r3, r1, #3
 8005920:	4651      	mov	r1, sl
 8005922:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005926:	4651      	mov	r1, sl
 8005928:	00ca      	lsls	r2, r1, #3
 800592a:	4610      	mov	r0, r2
 800592c:	4619      	mov	r1, r3
 800592e:	4603      	mov	r3, r0
 8005930:	4642      	mov	r2, r8
 8005932:	189b      	adds	r3, r3, r2
 8005934:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005936:	464b      	mov	r3, r9
 8005938:	460a      	mov	r2, r1
 800593a:	eb42 0303 	adc.w	r3, r2, r3
 800593e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	2200      	movs	r2, #0
 8005948:	663b      	str	r3, [r7, #96]	@ 0x60
 800594a:	667a      	str	r2, [r7, #100]	@ 0x64
 800594c:	f04f 0200 	mov.w	r2, #0
 8005950:	f04f 0300 	mov.w	r3, #0
 8005954:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005958:	4649      	mov	r1, r9
 800595a:	008b      	lsls	r3, r1, #2
 800595c:	4641      	mov	r1, r8
 800595e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005962:	4641      	mov	r1, r8
 8005964:	008a      	lsls	r2, r1, #2
 8005966:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800596a:	f7fb f975 	bl	8000c58 <__aeabi_uldivmod>
 800596e:	4602      	mov	r2, r0
 8005970:	460b      	mov	r3, r1
 8005972:	4b0d      	ldr	r3, [pc, #52]	@ (80059a8 <UART_SetConfig+0x4e4>)
 8005974:	fba3 1302 	umull	r1, r3, r3, r2
 8005978:	095b      	lsrs	r3, r3, #5
 800597a:	2164      	movs	r1, #100	@ 0x64
 800597c:	fb01 f303 	mul.w	r3, r1, r3
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	011b      	lsls	r3, r3, #4
 8005984:	3332      	adds	r3, #50	@ 0x32
 8005986:	4a08      	ldr	r2, [pc, #32]	@ (80059a8 <UART_SetConfig+0x4e4>)
 8005988:	fba2 2303 	umull	r2, r3, r2, r3
 800598c:	095b      	lsrs	r3, r3, #5
 800598e:	f003 020f 	and.w	r2, r3, #15
 8005992:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4422      	add	r2, r4
 800599a:	609a      	str	r2, [r3, #8]
}
 800599c:	bf00      	nop
 800599e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80059a2:	46bd      	mov	sp, r7
 80059a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059a8:	51eb851f 	.word	0x51eb851f

080059ac <__cvt>:
 80059ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059b0:	ec57 6b10 	vmov	r6, r7, d0
 80059b4:	2f00      	cmp	r7, #0
 80059b6:	460c      	mov	r4, r1
 80059b8:	4619      	mov	r1, r3
 80059ba:	463b      	mov	r3, r7
 80059bc:	bfbb      	ittet	lt
 80059be:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80059c2:	461f      	movlt	r7, r3
 80059c4:	2300      	movge	r3, #0
 80059c6:	232d      	movlt	r3, #45	@ 0x2d
 80059c8:	700b      	strb	r3, [r1, #0]
 80059ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80059cc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80059d0:	4691      	mov	r9, r2
 80059d2:	f023 0820 	bic.w	r8, r3, #32
 80059d6:	bfbc      	itt	lt
 80059d8:	4632      	movlt	r2, r6
 80059da:	4616      	movlt	r6, r2
 80059dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80059e0:	d005      	beq.n	80059ee <__cvt+0x42>
 80059e2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80059e6:	d100      	bne.n	80059ea <__cvt+0x3e>
 80059e8:	3401      	adds	r4, #1
 80059ea:	2102      	movs	r1, #2
 80059ec:	e000      	b.n	80059f0 <__cvt+0x44>
 80059ee:	2103      	movs	r1, #3
 80059f0:	ab03      	add	r3, sp, #12
 80059f2:	9301      	str	r3, [sp, #4]
 80059f4:	ab02      	add	r3, sp, #8
 80059f6:	9300      	str	r3, [sp, #0]
 80059f8:	ec47 6b10 	vmov	d0, r6, r7
 80059fc:	4653      	mov	r3, sl
 80059fe:	4622      	mov	r2, r4
 8005a00:	f000 fe5a 	bl	80066b8 <_dtoa_r>
 8005a04:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005a08:	4605      	mov	r5, r0
 8005a0a:	d119      	bne.n	8005a40 <__cvt+0x94>
 8005a0c:	f019 0f01 	tst.w	r9, #1
 8005a10:	d00e      	beq.n	8005a30 <__cvt+0x84>
 8005a12:	eb00 0904 	add.w	r9, r0, r4
 8005a16:	2200      	movs	r2, #0
 8005a18:	2300      	movs	r3, #0
 8005a1a:	4630      	mov	r0, r6
 8005a1c:	4639      	mov	r1, r7
 8005a1e:	f7fb f85b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a22:	b108      	cbz	r0, 8005a28 <__cvt+0x7c>
 8005a24:	f8cd 900c 	str.w	r9, [sp, #12]
 8005a28:	2230      	movs	r2, #48	@ 0x30
 8005a2a:	9b03      	ldr	r3, [sp, #12]
 8005a2c:	454b      	cmp	r3, r9
 8005a2e:	d31e      	bcc.n	8005a6e <__cvt+0xc2>
 8005a30:	9b03      	ldr	r3, [sp, #12]
 8005a32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a34:	1b5b      	subs	r3, r3, r5
 8005a36:	4628      	mov	r0, r5
 8005a38:	6013      	str	r3, [r2, #0]
 8005a3a:	b004      	add	sp, #16
 8005a3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a40:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a44:	eb00 0904 	add.w	r9, r0, r4
 8005a48:	d1e5      	bne.n	8005a16 <__cvt+0x6a>
 8005a4a:	7803      	ldrb	r3, [r0, #0]
 8005a4c:	2b30      	cmp	r3, #48	@ 0x30
 8005a4e:	d10a      	bne.n	8005a66 <__cvt+0xba>
 8005a50:	2200      	movs	r2, #0
 8005a52:	2300      	movs	r3, #0
 8005a54:	4630      	mov	r0, r6
 8005a56:	4639      	mov	r1, r7
 8005a58:	f7fb f83e 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a5c:	b918      	cbnz	r0, 8005a66 <__cvt+0xba>
 8005a5e:	f1c4 0401 	rsb	r4, r4, #1
 8005a62:	f8ca 4000 	str.w	r4, [sl]
 8005a66:	f8da 3000 	ldr.w	r3, [sl]
 8005a6a:	4499      	add	r9, r3
 8005a6c:	e7d3      	b.n	8005a16 <__cvt+0x6a>
 8005a6e:	1c59      	adds	r1, r3, #1
 8005a70:	9103      	str	r1, [sp, #12]
 8005a72:	701a      	strb	r2, [r3, #0]
 8005a74:	e7d9      	b.n	8005a2a <__cvt+0x7e>

08005a76 <__exponent>:
 8005a76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a78:	2900      	cmp	r1, #0
 8005a7a:	bfba      	itte	lt
 8005a7c:	4249      	neglt	r1, r1
 8005a7e:	232d      	movlt	r3, #45	@ 0x2d
 8005a80:	232b      	movge	r3, #43	@ 0x2b
 8005a82:	2909      	cmp	r1, #9
 8005a84:	7002      	strb	r2, [r0, #0]
 8005a86:	7043      	strb	r3, [r0, #1]
 8005a88:	dd29      	ble.n	8005ade <__exponent+0x68>
 8005a8a:	f10d 0307 	add.w	r3, sp, #7
 8005a8e:	461d      	mov	r5, r3
 8005a90:	270a      	movs	r7, #10
 8005a92:	461a      	mov	r2, r3
 8005a94:	fbb1 f6f7 	udiv	r6, r1, r7
 8005a98:	fb07 1416 	mls	r4, r7, r6, r1
 8005a9c:	3430      	adds	r4, #48	@ 0x30
 8005a9e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005aa2:	460c      	mov	r4, r1
 8005aa4:	2c63      	cmp	r4, #99	@ 0x63
 8005aa6:	f103 33ff 	add.w	r3, r3, #4294967295
 8005aaa:	4631      	mov	r1, r6
 8005aac:	dcf1      	bgt.n	8005a92 <__exponent+0x1c>
 8005aae:	3130      	adds	r1, #48	@ 0x30
 8005ab0:	1e94      	subs	r4, r2, #2
 8005ab2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005ab6:	1c41      	adds	r1, r0, #1
 8005ab8:	4623      	mov	r3, r4
 8005aba:	42ab      	cmp	r3, r5
 8005abc:	d30a      	bcc.n	8005ad4 <__exponent+0x5e>
 8005abe:	f10d 0309 	add.w	r3, sp, #9
 8005ac2:	1a9b      	subs	r3, r3, r2
 8005ac4:	42ac      	cmp	r4, r5
 8005ac6:	bf88      	it	hi
 8005ac8:	2300      	movhi	r3, #0
 8005aca:	3302      	adds	r3, #2
 8005acc:	4403      	add	r3, r0
 8005ace:	1a18      	subs	r0, r3, r0
 8005ad0:	b003      	add	sp, #12
 8005ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ad4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005ad8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005adc:	e7ed      	b.n	8005aba <__exponent+0x44>
 8005ade:	2330      	movs	r3, #48	@ 0x30
 8005ae0:	3130      	adds	r1, #48	@ 0x30
 8005ae2:	7083      	strb	r3, [r0, #2]
 8005ae4:	70c1      	strb	r1, [r0, #3]
 8005ae6:	1d03      	adds	r3, r0, #4
 8005ae8:	e7f1      	b.n	8005ace <__exponent+0x58>
	...

08005aec <_printf_float>:
 8005aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005af0:	b08d      	sub	sp, #52	@ 0x34
 8005af2:	460c      	mov	r4, r1
 8005af4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005af8:	4616      	mov	r6, r2
 8005afa:	461f      	mov	r7, r3
 8005afc:	4605      	mov	r5, r0
 8005afe:	f000 fcdb 	bl	80064b8 <_localeconv_r>
 8005b02:	6803      	ldr	r3, [r0, #0]
 8005b04:	9304      	str	r3, [sp, #16]
 8005b06:	4618      	mov	r0, r3
 8005b08:	f7fa fbba 	bl	8000280 <strlen>
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b10:	f8d8 3000 	ldr.w	r3, [r8]
 8005b14:	9005      	str	r0, [sp, #20]
 8005b16:	3307      	adds	r3, #7
 8005b18:	f023 0307 	bic.w	r3, r3, #7
 8005b1c:	f103 0208 	add.w	r2, r3, #8
 8005b20:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005b24:	f8d4 b000 	ldr.w	fp, [r4]
 8005b28:	f8c8 2000 	str.w	r2, [r8]
 8005b2c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005b30:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005b34:	9307      	str	r3, [sp, #28]
 8005b36:	f8cd 8018 	str.w	r8, [sp, #24]
 8005b3a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005b3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b42:	4b9c      	ldr	r3, [pc, #624]	@ (8005db4 <_printf_float+0x2c8>)
 8005b44:	f04f 32ff 	mov.w	r2, #4294967295
 8005b48:	f7fa fff8 	bl	8000b3c <__aeabi_dcmpun>
 8005b4c:	bb70      	cbnz	r0, 8005bac <_printf_float+0xc0>
 8005b4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b52:	4b98      	ldr	r3, [pc, #608]	@ (8005db4 <_printf_float+0x2c8>)
 8005b54:	f04f 32ff 	mov.w	r2, #4294967295
 8005b58:	f7fa ffd2 	bl	8000b00 <__aeabi_dcmple>
 8005b5c:	bb30      	cbnz	r0, 8005bac <_printf_float+0xc0>
 8005b5e:	2200      	movs	r2, #0
 8005b60:	2300      	movs	r3, #0
 8005b62:	4640      	mov	r0, r8
 8005b64:	4649      	mov	r1, r9
 8005b66:	f7fa ffc1 	bl	8000aec <__aeabi_dcmplt>
 8005b6a:	b110      	cbz	r0, 8005b72 <_printf_float+0x86>
 8005b6c:	232d      	movs	r3, #45	@ 0x2d
 8005b6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b72:	4a91      	ldr	r2, [pc, #580]	@ (8005db8 <_printf_float+0x2cc>)
 8005b74:	4b91      	ldr	r3, [pc, #580]	@ (8005dbc <_printf_float+0x2d0>)
 8005b76:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005b7a:	bf8c      	ite	hi
 8005b7c:	4690      	movhi	r8, r2
 8005b7e:	4698      	movls	r8, r3
 8005b80:	2303      	movs	r3, #3
 8005b82:	6123      	str	r3, [r4, #16]
 8005b84:	f02b 0304 	bic.w	r3, fp, #4
 8005b88:	6023      	str	r3, [r4, #0]
 8005b8a:	f04f 0900 	mov.w	r9, #0
 8005b8e:	9700      	str	r7, [sp, #0]
 8005b90:	4633      	mov	r3, r6
 8005b92:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005b94:	4621      	mov	r1, r4
 8005b96:	4628      	mov	r0, r5
 8005b98:	f000 f9d2 	bl	8005f40 <_printf_common>
 8005b9c:	3001      	adds	r0, #1
 8005b9e:	f040 808d 	bne.w	8005cbc <_printf_float+0x1d0>
 8005ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8005ba6:	b00d      	add	sp, #52	@ 0x34
 8005ba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bac:	4642      	mov	r2, r8
 8005bae:	464b      	mov	r3, r9
 8005bb0:	4640      	mov	r0, r8
 8005bb2:	4649      	mov	r1, r9
 8005bb4:	f7fa ffc2 	bl	8000b3c <__aeabi_dcmpun>
 8005bb8:	b140      	cbz	r0, 8005bcc <_printf_float+0xe0>
 8005bba:	464b      	mov	r3, r9
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	bfbc      	itt	lt
 8005bc0:	232d      	movlt	r3, #45	@ 0x2d
 8005bc2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005bc6:	4a7e      	ldr	r2, [pc, #504]	@ (8005dc0 <_printf_float+0x2d4>)
 8005bc8:	4b7e      	ldr	r3, [pc, #504]	@ (8005dc4 <_printf_float+0x2d8>)
 8005bca:	e7d4      	b.n	8005b76 <_printf_float+0x8a>
 8005bcc:	6863      	ldr	r3, [r4, #4]
 8005bce:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005bd2:	9206      	str	r2, [sp, #24]
 8005bd4:	1c5a      	adds	r2, r3, #1
 8005bd6:	d13b      	bne.n	8005c50 <_printf_float+0x164>
 8005bd8:	2306      	movs	r3, #6
 8005bda:	6063      	str	r3, [r4, #4]
 8005bdc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005be0:	2300      	movs	r3, #0
 8005be2:	6022      	str	r2, [r4, #0]
 8005be4:	9303      	str	r3, [sp, #12]
 8005be6:	ab0a      	add	r3, sp, #40	@ 0x28
 8005be8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005bec:	ab09      	add	r3, sp, #36	@ 0x24
 8005bee:	9300      	str	r3, [sp, #0]
 8005bf0:	6861      	ldr	r1, [r4, #4]
 8005bf2:	ec49 8b10 	vmov	d0, r8, r9
 8005bf6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005bfa:	4628      	mov	r0, r5
 8005bfc:	f7ff fed6 	bl	80059ac <__cvt>
 8005c00:	9b06      	ldr	r3, [sp, #24]
 8005c02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005c04:	2b47      	cmp	r3, #71	@ 0x47
 8005c06:	4680      	mov	r8, r0
 8005c08:	d129      	bne.n	8005c5e <_printf_float+0x172>
 8005c0a:	1cc8      	adds	r0, r1, #3
 8005c0c:	db02      	blt.n	8005c14 <_printf_float+0x128>
 8005c0e:	6863      	ldr	r3, [r4, #4]
 8005c10:	4299      	cmp	r1, r3
 8005c12:	dd41      	ble.n	8005c98 <_printf_float+0x1ac>
 8005c14:	f1aa 0a02 	sub.w	sl, sl, #2
 8005c18:	fa5f fa8a 	uxtb.w	sl, sl
 8005c1c:	3901      	subs	r1, #1
 8005c1e:	4652      	mov	r2, sl
 8005c20:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005c24:	9109      	str	r1, [sp, #36]	@ 0x24
 8005c26:	f7ff ff26 	bl	8005a76 <__exponent>
 8005c2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c2c:	1813      	adds	r3, r2, r0
 8005c2e:	2a01      	cmp	r2, #1
 8005c30:	4681      	mov	r9, r0
 8005c32:	6123      	str	r3, [r4, #16]
 8005c34:	dc02      	bgt.n	8005c3c <_printf_float+0x150>
 8005c36:	6822      	ldr	r2, [r4, #0]
 8005c38:	07d2      	lsls	r2, r2, #31
 8005c3a:	d501      	bpl.n	8005c40 <_printf_float+0x154>
 8005c3c:	3301      	adds	r3, #1
 8005c3e:	6123      	str	r3, [r4, #16]
 8005c40:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d0a2      	beq.n	8005b8e <_printf_float+0xa2>
 8005c48:	232d      	movs	r3, #45	@ 0x2d
 8005c4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c4e:	e79e      	b.n	8005b8e <_printf_float+0xa2>
 8005c50:	9a06      	ldr	r2, [sp, #24]
 8005c52:	2a47      	cmp	r2, #71	@ 0x47
 8005c54:	d1c2      	bne.n	8005bdc <_printf_float+0xf0>
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d1c0      	bne.n	8005bdc <_printf_float+0xf0>
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e7bd      	b.n	8005bda <_printf_float+0xee>
 8005c5e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c62:	d9db      	bls.n	8005c1c <_printf_float+0x130>
 8005c64:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005c68:	d118      	bne.n	8005c9c <_printf_float+0x1b0>
 8005c6a:	2900      	cmp	r1, #0
 8005c6c:	6863      	ldr	r3, [r4, #4]
 8005c6e:	dd0b      	ble.n	8005c88 <_printf_float+0x19c>
 8005c70:	6121      	str	r1, [r4, #16]
 8005c72:	b913      	cbnz	r3, 8005c7a <_printf_float+0x18e>
 8005c74:	6822      	ldr	r2, [r4, #0]
 8005c76:	07d0      	lsls	r0, r2, #31
 8005c78:	d502      	bpl.n	8005c80 <_printf_float+0x194>
 8005c7a:	3301      	adds	r3, #1
 8005c7c:	440b      	add	r3, r1
 8005c7e:	6123      	str	r3, [r4, #16]
 8005c80:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005c82:	f04f 0900 	mov.w	r9, #0
 8005c86:	e7db      	b.n	8005c40 <_printf_float+0x154>
 8005c88:	b913      	cbnz	r3, 8005c90 <_printf_float+0x1a4>
 8005c8a:	6822      	ldr	r2, [r4, #0]
 8005c8c:	07d2      	lsls	r2, r2, #31
 8005c8e:	d501      	bpl.n	8005c94 <_printf_float+0x1a8>
 8005c90:	3302      	adds	r3, #2
 8005c92:	e7f4      	b.n	8005c7e <_printf_float+0x192>
 8005c94:	2301      	movs	r3, #1
 8005c96:	e7f2      	b.n	8005c7e <_printf_float+0x192>
 8005c98:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005c9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c9e:	4299      	cmp	r1, r3
 8005ca0:	db05      	blt.n	8005cae <_printf_float+0x1c2>
 8005ca2:	6823      	ldr	r3, [r4, #0]
 8005ca4:	6121      	str	r1, [r4, #16]
 8005ca6:	07d8      	lsls	r0, r3, #31
 8005ca8:	d5ea      	bpl.n	8005c80 <_printf_float+0x194>
 8005caa:	1c4b      	adds	r3, r1, #1
 8005cac:	e7e7      	b.n	8005c7e <_printf_float+0x192>
 8005cae:	2900      	cmp	r1, #0
 8005cb0:	bfd4      	ite	le
 8005cb2:	f1c1 0202 	rsble	r2, r1, #2
 8005cb6:	2201      	movgt	r2, #1
 8005cb8:	4413      	add	r3, r2
 8005cba:	e7e0      	b.n	8005c7e <_printf_float+0x192>
 8005cbc:	6823      	ldr	r3, [r4, #0]
 8005cbe:	055a      	lsls	r2, r3, #21
 8005cc0:	d407      	bmi.n	8005cd2 <_printf_float+0x1e6>
 8005cc2:	6923      	ldr	r3, [r4, #16]
 8005cc4:	4642      	mov	r2, r8
 8005cc6:	4631      	mov	r1, r6
 8005cc8:	4628      	mov	r0, r5
 8005cca:	47b8      	blx	r7
 8005ccc:	3001      	adds	r0, #1
 8005cce:	d12b      	bne.n	8005d28 <_printf_float+0x23c>
 8005cd0:	e767      	b.n	8005ba2 <_printf_float+0xb6>
 8005cd2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005cd6:	f240 80dd 	bls.w	8005e94 <_printf_float+0x3a8>
 8005cda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005cde:	2200      	movs	r2, #0
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	f7fa fef9 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ce6:	2800      	cmp	r0, #0
 8005ce8:	d033      	beq.n	8005d52 <_printf_float+0x266>
 8005cea:	4a37      	ldr	r2, [pc, #220]	@ (8005dc8 <_printf_float+0x2dc>)
 8005cec:	2301      	movs	r3, #1
 8005cee:	4631      	mov	r1, r6
 8005cf0:	4628      	mov	r0, r5
 8005cf2:	47b8      	blx	r7
 8005cf4:	3001      	adds	r0, #1
 8005cf6:	f43f af54 	beq.w	8005ba2 <_printf_float+0xb6>
 8005cfa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005cfe:	4543      	cmp	r3, r8
 8005d00:	db02      	blt.n	8005d08 <_printf_float+0x21c>
 8005d02:	6823      	ldr	r3, [r4, #0]
 8005d04:	07d8      	lsls	r0, r3, #31
 8005d06:	d50f      	bpl.n	8005d28 <_printf_float+0x23c>
 8005d08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d0c:	4631      	mov	r1, r6
 8005d0e:	4628      	mov	r0, r5
 8005d10:	47b8      	blx	r7
 8005d12:	3001      	adds	r0, #1
 8005d14:	f43f af45 	beq.w	8005ba2 <_printf_float+0xb6>
 8005d18:	f04f 0900 	mov.w	r9, #0
 8005d1c:	f108 38ff 	add.w	r8, r8, #4294967295
 8005d20:	f104 0a1a 	add.w	sl, r4, #26
 8005d24:	45c8      	cmp	r8, r9
 8005d26:	dc09      	bgt.n	8005d3c <_printf_float+0x250>
 8005d28:	6823      	ldr	r3, [r4, #0]
 8005d2a:	079b      	lsls	r3, r3, #30
 8005d2c:	f100 8103 	bmi.w	8005f36 <_printf_float+0x44a>
 8005d30:	68e0      	ldr	r0, [r4, #12]
 8005d32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d34:	4298      	cmp	r0, r3
 8005d36:	bfb8      	it	lt
 8005d38:	4618      	movlt	r0, r3
 8005d3a:	e734      	b.n	8005ba6 <_printf_float+0xba>
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	4652      	mov	r2, sl
 8005d40:	4631      	mov	r1, r6
 8005d42:	4628      	mov	r0, r5
 8005d44:	47b8      	blx	r7
 8005d46:	3001      	adds	r0, #1
 8005d48:	f43f af2b 	beq.w	8005ba2 <_printf_float+0xb6>
 8005d4c:	f109 0901 	add.w	r9, r9, #1
 8005d50:	e7e8      	b.n	8005d24 <_printf_float+0x238>
 8005d52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	dc39      	bgt.n	8005dcc <_printf_float+0x2e0>
 8005d58:	4a1b      	ldr	r2, [pc, #108]	@ (8005dc8 <_printf_float+0x2dc>)
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	4631      	mov	r1, r6
 8005d5e:	4628      	mov	r0, r5
 8005d60:	47b8      	blx	r7
 8005d62:	3001      	adds	r0, #1
 8005d64:	f43f af1d 	beq.w	8005ba2 <_printf_float+0xb6>
 8005d68:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005d6c:	ea59 0303 	orrs.w	r3, r9, r3
 8005d70:	d102      	bne.n	8005d78 <_printf_float+0x28c>
 8005d72:	6823      	ldr	r3, [r4, #0]
 8005d74:	07d9      	lsls	r1, r3, #31
 8005d76:	d5d7      	bpl.n	8005d28 <_printf_float+0x23c>
 8005d78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d7c:	4631      	mov	r1, r6
 8005d7e:	4628      	mov	r0, r5
 8005d80:	47b8      	blx	r7
 8005d82:	3001      	adds	r0, #1
 8005d84:	f43f af0d 	beq.w	8005ba2 <_printf_float+0xb6>
 8005d88:	f04f 0a00 	mov.w	sl, #0
 8005d8c:	f104 0b1a 	add.w	fp, r4, #26
 8005d90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d92:	425b      	negs	r3, r3
 8005d94:	4553      	cmp	r3, sl
 8005d96:	dc01      	bgt.n	8005d9c <_printf_float+0x2b0>
 8005d98:	464b      	mov	r3, r9
 8005d9a:	e793      	b.n	8005cc4 <_printf_float+0x1d8>
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	465a      	mov	r2, fp
 8005da0:	4631      	mov	r1, r6
 8005da2:	4628      	mov	r0, r5
 8005da4:	47b8      	blx	r7
 8005da6:	3001      	adds	r0, #1
 8005da8:	f43f aefb 	beq.w	8005ba2 <_printf_float+0xb6>
 8005dac:	f10a 0a01 	add.w	sl, sl, #1
 8005db0:	e7ee      	b.n	8005d90 <_printf_float+0x2a4>
 8005db2:	bf00      	nop
 8005db4:	7fefffff 	.word	0x7fefffff
 8005db8:	08008814 	.word	0x08008814
 8005dbc:	08008810 	.word	0x08008810
 8005dc0:	0800881c 	.word	0x0800881c
 8005dc4:	08008818 	.word	0x08008818
 8005dc8:	08008820 	.word	0x08008820
 8005dcc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005dce:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005dd2:	4553      	cmp	r3, sl
 8005dd4:	bfa8      	it	ge
 8005dd6:	4653      	movge	r3, sl
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	4699      	mov	r9, r3
 8005ddc:	dc36      	bgt.n	8005e4c <_printf_float+0x360>
 8005dde:	f04f 0b00 	mov.w	fp, #0
 8005de2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005de6:	f104 021a 	add.w	r2, r4, #26
 8005dea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005dec:	9306      	str	r3, [sp, #24]
 8005dee:	eba3 0309 	sub.w	r3, r3, r9
 8005df2:	455b      	cmp	r3, fp
 8005df4:	dc31      	bgt.n	8005e5a <_printf_float+0x36e>
 8005df6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005df8:	459a      	cmp	sl, r3
 8005dfa:	dc3a      	bgt.n	8005e72 <_printf_float+0x386>
 8005dfc:	6823      	ldr	r3, [r4, #0]
 8005dfe:	07da      	lsls	r2, r3, #31
 8005e00:	d437      	bmi.n	8005e72 <_printf_float+0x386>
 8005e02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e04:	ebaa 0903 	sub.w	r9, sl, r3
 8005e08:	9b06      	ldr	r3, [sp, #24]
 8005e0a:	ebaa 0303 	sub.w	r3, sl, r3
 8005e0e:	4599      	cmp	r9, r3
 8005e10:	bfa8      	it	ge
 8005e12:	4699      	movge	r9, r3
 8005e14:	f1b9 0f00 	cmp.w	r9, #0
 8005e18:	dc33      	bgt.n	8005e82 <_printf_float+0x396>
 8005e1a:	f04f 0800 	mov.w	r8, #0
 8005e1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e22:	f104 0b1a 	add.w	fp, r4, #26
 8005e26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e28:	ebaa 0303 	sub.w	r3, sl, r3
 8005e2c:	eba3 0309 	sub.w	r3, r3, r9
 8005e30:	4543      	cmp	r3, r8
 8005e32:	f77f af79 	ble.w	8005d28 <_printf_float+0x23c>
 8005e36:	2301      	movs	r3, #1
 8005e38:	465a      	mov	r2, fp
 8005e3a:	4631      	mov	r1, r6
 8005e3c:	4628      	mov	r0, r5
 8005e3e:	47b8      	blx	r7
 8005e40:	3001      	adds	r0, #1
 8005e42:	f43f aeae 	beq.w	8005ba2 <_printf_float+0xb6>
 8005e46:	f108 0801 	add.w	r8, r8, #1
 8005e4a:	e7ec      	b.n	8005e26 <_printf_float+0x33a>
 8005e4c:	4642      	mov	r2, r8
 8005e4e:	4631      	mov	r1, r6
 8005e50:	4628      	mov	r0, r5
 8005e52:	47b8      	blx	r7
 8005e54:	3001      	adds	r0, #1
 8005e56:	d1c2      	bne.n	8005dde <_printf_float+0x2f2>
 8005e58:	e6a3      	b.n	8005ba2 <_printf_float+0xb6>
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	4631      	mov	r1, r6
 8005e5e:	4628      	mov	r0, r5
 8005e60:	9206      	str	r2, [sp, #24]
 8005e62:	47b8      	blx	r7
 8005e64:	3001      	adds	r0, #1
 8005e66:	f43f ae9c 	beq.w	8005ba2 <_printf_float+0xb6>
 8005e6a:	9a06      	ldr	r2, [sp, #24]
 8005e6c:	f10b 0b01 	add.w	fp, fp, #1
 8005e70:	e7bb      	b.n	8005dea <_printf_float+0x2fe>
 8005e72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e76:	4631      	mov	r1, r6
 8005e78:	4628      	mov	r0, r5
 8005e7a:	47b8      	blx	r7
 8005e7c:	3001      	adds	r0, #1
 8005e7e:	d1c0      	bne.n	8005e02 <_printf_float+0x316>
 8005e80:	e68f      	b.n	8005ba2 <_printf_float+0xb6>
 8005e82:	9a06      	ldr	r2, [sp, #24]
 8005e84:	464b      	mov	r3, r9
 8005e86:	4442      	add	r2, r8
 8005e88:	4631      	mov	r1, r6
 8005e8a:	4628      	mov	r0, r5
 8005e8c:	47b8      	blx	r7
 8005e8e:	3001      	adds	r0, #1
 8005e90:	d1c3      	bne.n	8005e1a <_printf_float+0x32e>
 8005e92:	e686      	b.n	8005ba2 <_printf_float+0xb6>
 8005e94:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005e98:	f1ba 0f01 	cmp.w	sl, #1
 8005e9c:	dc01      	bgt.n	8005ea2 <_printf_float+0x3b6>
 8005e9e:	07db      	lsls	r3, r3, #31
 8005ea0:	d536      	bpl.n	8005f10 <_printf_float+0x424>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	4642      	mov	r2, r8
 8005ea6:	4631      	mov	r1, r6
 8005ea8:	4628      	mov	r0, r5
 8005eaa:	47b8      	blx	r7
 8005eac:	3001      	adds	r0, #1
 8005eae:	f43f ae78 	beq.w	8005ba2 <_printf_float+0xb6>
 8005eb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005eb6:	4631      	mov	r1, r6
 8005eb8:	4628      	mov	r0, r5
 8005eba:	47b8      	blx	r7
 8005ebc:	3001      	adds	r0, #1
 8005ebe:	f43f ae70 	beq.w	8005ba2 <_printf_float+0xb6>
 8005ec2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	2300      	movs	r3, #0
 8005eca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ece:	f7fa fe03 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ed2:	b9c0      	cbnz	r0, 8005f06 <_printf_float+0x41a>
 8005ed4:	4653      	mov	r3, sl
 8005ed6:	f108 0201 	add.w	r2, r8, #1
 8005eda:	4631      	mov	r1, r6
 8005edc:	4628      	mov	r0, r5
 8005ede:	47b8      	blx	r7
 8005ee0:	3001      	adds	r0, #1
 8005ee2:	d10c      	bne.n	8005efe <_printf_float+0x412>
 8005ee4:	e65d      	b.n	8005ba2 <_printf_float+0xb6>
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	465a      	mov	r2, fp
 8005eea:	4631      	mov	r1, r6
 8005eec:	4628      	mov	r0, r5
 8005eee:	47b8      	blx	r7
 8005ef0:	3001      	adds	r0, #1
 8005ef2:	f43f ae56 	beq.w	8005ba2 <_printf_float+0xb6>
 8005ef6:	f108 0801 	add.w	r8, r8, #1
 8005efa:	45d0      	cmp	r8, sl
 8005efc:	dbf3      	blt.n	8005ee6 <_printf_float+0x3fa>
 8005efe:	464b      	mov	r3, r9
 8005f00:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005f04:	e6df      	b.n	8005cc6 <_printf_float+0x1da>
 8005f06:	f04f 0800 	mov.w	r8, #0
 8005f0a:	f104 0b1a 	add.w	fp, r4, #26
 8005f0e:	e7f4      	b.n	8005efa <_printf_float+0x40e>
 8005f10:	2301      	movs	r3, #1
 8005f12:	4642      	mov	r2, r8
 8005f14:	e7e1      	b.n	8005eda <_printf_float+0x3ee>
 8005f16:	2301      	movs	r3, #1
 8005f18:	464a      	mov	r2, r9
 8005f1a:	4631      	mov	r1, r6
 8005f1c:	4628      	mov	r0, r5
 8005f1e:	47b8      	blx	r7
 8005f20:	3001      	adds	r0, #1
 8005f22:	f43f ae3e 	beq.w	8005ba2 <_printf_float+0xb6>
 8005f26:	f108 0801 	add.w	r8, r8, #1
 8005f2a:	68e3      	ldr	r3, [r4, #12]
 8005f2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f2e:	1a5b      	subs	r3, r3, r1
 8005f30:	4543      	cmp	r3, r8
 8005f32:	dcf0      	bgt.n	8005f16 <_printf_float+0x42a>
 8005f34:	e6fc      	b.n	8005d30 <_printf_float+0x244>
 8005f36:	f04f 0800 	mov.w	r8, #0
 8005f3a:	f104 0919 	add.w	r9, r4, #25
 8005f3e:	e7f4      	b.n	8005f2a <_printf_float+0x43e>

08005f40 <_printf_common>:
 8005f40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f44:	4616      	mov	r6, r2
 8005f46:	4698      	mov	r8, r3
 8005f48:	688a      	ldr	r2, [r1, #8]
 8005f4a:	690b      	ldr	r3, [r1, #16]
 8005f4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f50:	4293      	cmp	r3, r2
 8005f52:	bfb8      	it	lt
 8005f54:	4613      	movlt	r3, r2
 8005f56:	6033      	str	r3, [r6, #0]
 8005f58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005f5c:	4607      	mov	r7, r0
 8005f5e:	460c      	mov	r4, r1
 8005f60:	b10a      	cbz	r2, 8005f66 <_printf_common+0x26>
 8005f62:	3301      	adds	r3, #1
 8005f64:	6033      	str	r3, [r6, #0]
 8005f66:	6823      	ldr	r3, [r4, #0]
 8005f68:	0699      	lsls	r1, r3, #26
 8005f6a:	bf42      	ittt	mi
 8005f6c:	6833      	ldrmi	r3, [r6, #0]
 8005f6e:	3302      	addmi	r3, #2
 8005f70:	6033      	strmi	r3, [r6, #0]
 8005f72:	6825      	ldr	r5, [r4, #0]
 8005f74:	f015 0506 	ands.w	r5, r5, #6
 8005f78:	d106      	bne.n	8005f88 <_printf_common+0x48>
 8005f7a:	f104 0a19 	add.w	sl, r4, #25
 8005f7e:	68e3      	ldr	r3, [r4, #12]
 8005f80:	6832      	ldr	r2, [r6, #0]
 8005f82:	1a9b      	subs	r3, r3, r2
 8005f84:	42ab      	cmp	r3, r5
 8005f86:	dc26      	bgt.n	8005fd6 <_printf_common+0x96>
 8005f88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005f8c:	6822      	ldr	r2, [r4, #0]
 8005f8e:	3b00      	subs	r3, #0
 8005f90:	bf18      	it	ne
 8005f92:	2301      	movne	r3, #1
 8005f94:	0692      	lsls	r2, r2, #26
 8005f96:	d42b      	bmi.n	8005ff0 <_printf_common+0xb0>
 8005f98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f9c:	4641      	mov	r1, r8
 8005f9e:	4638      	mov	r0, r7
 8005fa0:	47c8      	blx	r9
 8005fa2:	3001      	adds	r0, #1
 8005fa4:	d01e      	beq.n	8005fe4 <_printf_common+0xa4>
 8005fa6:	6823      	ldr	r3, [r4, #0]
 8005fa8:	6922      	ldr	r2, [r4, #16]
 8005faa:	f003 0306 	and.w	r3, r3, #6
 8005fae:	2b04      	cmp	r3, #4
 8005fb0:	bf02      	ittt	eq
 8005fb2:	68e5      	ldreq	r5, [r4, #12]
 8005fb4:	6833      	ldreq	r3, [r6, #0]
 8005fb6:	1aed      	subeq	r5, r5, r3
 8005fb8:	68a3      	ldr	r3, [r4, #8]
 8005fba:	bf0c      	ite	eq
 8005fbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005fc0:	2500      	movne	r5, #0
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	bfc4      	itt	gt
 8005fc6:	1a9b      	subgt	r3, r3, r2
 8005fc8:	18ed      	addgt	r5, r5, r3
 8005fca:	2600      	movs	r6, #0
 8005fcc:	341a      	adds	r4, #26
 8005fce:	42b5      	cmp	r5, r6
 8005fd0:	d11a      	bne.n	8006008 <_printf_common+0xc8>
 8005fd2:	2000      	movs	r0, #0
 8005fd4:	e008      	b.n	8005fe8 <_printf_common+0xa8>
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	4652      	mov	r2, sl
 8005fda:	4641      	mov	r1, r8
 8005fdc:	4638      	mov	r0, r7
 8005fde:	47c8      	blx	r9
 8005fe0:	3001      	adds	r0, #1
 8005fe2:	d103      	bne.n	8005fec <_printf_common+0xac>
 8005fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8005fe8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fec:	3501      	adds	r5, #1
 8005fee:	e7c6      	b.n	8005f7e <_printf_common+0x3e>
 8005ff0:	18e1      	adds	r1, r4, r3
 8005ff2:	1c5a      	adds	r2, r3, #1
 8005ff4:	2030      	movs	r0, #48	@ 0x30
 8005ff6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005ffa:	4422      	add	r2, r4
 8005ffc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006000:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006004:	3302      	adds	r3, #2
 8006006:	e7c7      	b.n	8005f98 <_printf_common+0x58>
 8006008:	2301      	movs	r3, #1
 800600a:	4622      	mov	r2, r4
 800600c:	4641      	mov	r1, r8
 800600e:	4638      	mov	r0, r7
 8006010:	47c8      	blx	r9
 8006012:	3001      	adds	r0, #1
 8006014:	d0e6      	beq.n	8005fe4 <_printf_common+0xa4>
 8006016:	3601      	adds	r6, #1
 8006018:	e7d9      	b.n	8005fce <_printf_common+0x8e>
	...

0800601c <_printf_i>:
 800601c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006020:	7e0f      	ldrb	r7, [r1, #24]
 8006022:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006024:	2f78      	cmp	r7, #120	@ 0x78
 8006026:	4691      	mov	r9, r2
 8006028:	4680      	mov	r8, r0
 800602a:	460c      	mov	r4, r1
 800602c:	469a      	mov	sl, r3
 800602e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006032:	d807      	bhi.n	8006044 <_printf_i+0x28>
 8006034:	2f62      	cmp	r7, #98	@ 0x62
 8006036:	d80a      	bhi.n	800604e <_printf_i+0x32>
 8006038:	2f00      	cmp	r7, #0
 800603a:	f000 80d1 	beq.w	80061e0 <_printf_i+0x1c4>
 800603e:	2f58      	cmp	r7, #88	@ 0x58
 8006040:	f000 80b8 	beq.w	80061b4 <_printf_i+0x198>
 8006044:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006048:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800604c:	e03a      	b.n	80060c4 <_printf_i+0xa8>
 800604e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006052:	2b15      	cmp	r3, #21
 8006054:	d8f6      	bhi.n	8006044 <_printf_i+0x28>
 8006056:	a101      	add	r1, pc, #4	@ (adr r1, 800605c <_printf_i+0x40>)
 8006058:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800605c:	080060b5 	.word	0x080060b5
 8006060:	080060c9 	.word	0x080060c9
 8006064:	08006045 	.word	0x08006045
 8006068:	08006045 	.word	0x08006045
 800606c:	08006045 	.word	0x08006045
 8006070:	08006045 	.word	0x08006045
 8006074:	080060c9 	.word	0x080060c9
 8006078:	08006045 	.word	0x08006045
 800607c:	08006045 	.word	0x08006045
 8006080:	08006045 	.word	0x08006045
 8006084:	08006045 	.word	0x08006045
 8006088:	080061c7 	.word	0x080061c7
 800608c:	080060f3 	.word	0x080060f3
 8006090:	08006181 	.word	0x08006181
 8006094:	08006045 	.word	0x08006045
 8006098:	08006045 	.word	0x08006045
 800609c:	080061e9 	.word	0x080061e9
 80060a0:	08006045 	.word	0x08006045
 80060a4:	080060f3 	.word	0x080060f3
 80060a8:	08006045 	.word	0x08006045
 80060ac:	08006045 	.word	0x08006045
 80060b0:	08006189 	.word	0x08006189
 80060b4:	6833      	ldr	r3, [r6, #0]
 80060b6:	1d1a      	adds	r2, r3, #4
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	6032      	str	r2, [r6, #0]
 80060bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80060c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80060c4:	2301      	movs	r3, #1
 80060c6:	e09c      	b.n	8006202 <_printf_i+0x1e6>
 80060c8:	6833      	ldr	r3, [r6, #0]
 80060ca:	6820      	ldr	r0, [r4, #0]
 80060cc:	1d19      	adds	r1, r3, #4
 80060ce:	6031      	str	r1, [r6, #0]
 80060d0:	0606      	lsls	r6, r0, #24
 80060d2:	d501      	bpl.n	80060d8 <_printf_i+0xbc>
 80060d4:	681d      	ldr	r5, [r3, #0]
 80060d6:	e003      	b.n	80060e0 <_printf_i+0xc4>
 80060d8:	0645      	lsls	r5, r0, #25
 80060da:	d5fb      	bpl.n	80060d4 <_printf_i+0xb8>
 80060dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80060e0:	2d00      	cmp	r5, #0
 80060e2:	da03      	bge.n	80060ec <_printf_i+0xd0>
 80060e4:	232d      	movs	r3, #45	@ 0x2d
 80060e6:	426d      	negs	r5, r5
 80060e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060ec:	4858      	ldr	r0, [pc, #352]	@ (8006250 <_printf_i+0x234>)
 80060ee:	230a      	movs	r3, #10
 80060f0:	e011      	b.n	8006116 <_printf_i+0xfa>
 80060f2:	6821      	ldr	r1, [r4, #0]
 80060f4:	6833      	ldr	r3, [r6, #0]
 80060f6:	0608      	lsls	r0, r1, #24
 80060f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80060fc:	d402      	bmi.n	8006104 <_printf_i+0xe8>
 80060fe:	0649      	lsls	r1, r1, #25
 8006100:	bf48      	it	mi
 8006102:	b2ad      	uxthmi	r5, r5
 8006104:	2f6f      	cmp	r7, #111	@ 0x6f
 8006106:	4852      	ldr	r0, [pc, #328]	@ (8006250 <_printf_i+0x234>)
 8006108:	6033      	str	r3, [r6, #0]
 800610a:	bf14      	ite	ne
 800610c:	230a      	movne	r3, #10
 800610e:	2308      	moveq	r3, #8
 8006110:	2100      	movs	r1, #0
 8006112:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006116:	6866      	ldr	r6, [r4, #4]
 8006118:	60a6      	str	r6, [r4, #8]
 800611a:	2e00      	cmp	r6, #0
 800611c:	db05      	blt.n	800612a <_printf_i+0x10e>
 800611e:	6821      	ldr	r1, [r4, #0]
 8006120:	432e      	orrs	r6, r5
 8006122:	f021 0104 	bic.w	r1, r1, #4
 8006126:	6021      	str	r1, [r4, #0]
 8006128:	d04b      	beq.n	80061c2 <_printf_i+0x1a6>
 800612a:	4616      	mov	r6, r2
 800612c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006130:	fb03 5711 	mls	r7, r3, r1, r5
 8006134:	5dc7      	ldrb	r7, [r0, r7]
 8006136:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800613a:	462f      	mov	r7, r5
 800613c:	42bb      	cmp	r3, r7
 800613e:	460d      	mov	r5, r1
 8006140:	d9f4      	bls.n	800612c <_printf_i+0x110>
 8006142:	2b08      	cmp	r3, #8
 8006144:	d10b      	bne.n	800615e <_printf_i+0x142>
 8006146:	6823      	ldr	r3, [r4, #0]
 8006148:	07df      	lsls	r7, r3, #31
 800614a:	d508      	bpl.n	800615e <_printf_i+0x142>
 800614c:	6923      	ldr	r3, [r4, #16]
 800614e:	6861      	ldr	r1, [r4, #4]
 8006150:	4299      	cmp	r1, r3
 8006152:	bfde      	ittt	le
 8006154:	2330      	movle	r3, #48	@ 0x30
 8006156:	f806 3c01 	strble.w	r3, [r6, #-1]
 800615a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800615e:	1b92      	subs	r2, r2, r6
 8006160:	6122      	str	r2, [r4, #16]
 8006162:	f8cd a000 	str.w	sl, [sp]
 8006166:	464b      	mov	r3, r9
 8006168:	aa03      	add	r2, sp, #12
 800616a:	4621      	mov	r1, r4
 800616c:	4640      	mov	r0, r8
 800616e:	f7ff fee7 	bl	8005f40 <_printf_common>
 8006172:	3001      	adds	r0, #1
 8006174:	d14a      	bne.n	800620c <_printf_i+0x1f0>
 8006176:	f04f 30ff 	mov.w	r0, #4294967295
 800617a:	b004      	add	sp, #16
 800617c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006180:	6823      	ldr	r3, [r4, #0]
 8006182:	f043 0320 	orr.w	r3, r3, #32
 8006186:	6023      	str	r3, [r4, #0]
 8006188:	4832      	ldr	r0, [pc, #200]	@ (8006254 <_printf_i+0x238>)
 800618a:	2778      	movs	r7, #120	@ 0x78
 800618c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006190:	6823      	ldr	r3, [r4, #0]
 8006192:	6831      	ldr	r1, [r6, #0]
 8006194:	061f      	lsls	r7, r3, #24
 8006196:	f851 5b04 	ldr.w	r5, [r1], #4
 800619a:	d402      	bmi.n	80061a2 <_printf_i+0x186>
 800619c:	065f      	lsls	r7, r3, #25
 800619e:	bf48      	it	mi
 80061a0:	b2ad      	uxthmi	r5, r5
 80061a2:	6031      	str	r1, [r6, #0]
 80061a4:	07d9      	lsls	r1, r3, #31
 80061a6:	bf44      	itt	mi
 80061a8:	f043 0320 	orrmi.w	r3, r3, #32
 80061ac:	6023      	strmi	r3, [r4, #0]
 80061ae:	b11d      	cbz	r5, 80061b8 <_printf_i+0x19c>
 80061b0:	2310      	movs	r3, #16
 80061b2:	e7ad      	b.n	8006110 <_printf_i+0xf4>
 80061b4:	4826      	ldr	r0, [pc, #152]	@ (8006250 <_printf_i+0x234>)
 80061b6:	e7e9      	b.n	800618c <_printf_i+0x170>
 80061b8:	6823      	ldr	r3, [r4, #0]
 80061ba:	f023 0320 	bic.w	r3, r3, #32
 80061be:	6023      	str	r3, [r4, #0]
 80061c0:	e7f6      	b.n	80061b0 <_printf_i+0x194>
 80061c2:	4616      	mov	r6, r2
 80061c4:	e7bd      	b.n	8006142 <_printf_i+0x126>
 80061c6:	6833      	ldr	r3, [r6, #0]
 80061c8:	6825      	ldr	r5, [r4, #0]
 80061ca:	6961      	ldr	r1, [r4, #20]
 80061cc:	1d18      	adds	r0, r3, #4
 80061ce:	6030      	str	r0, [r6, #0]
 80061d0:	062e      	lsls	r6, r5, #24
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	d501      	bpl.n	80061da <_printf_i+0x1be>
 80061d6:	6019      	str	r1, [r3, #0]
 80061d8:	e002      	b.n	80061e0 <_printf_i+0x1c4>
 80061da:	0668      	lsls	r0, r5, #25
 80061dc:	d5fb      	bpl.n	80061d6 <_printf_i+0x1ba>
 80061de:	8019      	strh	r1, [r3, #0]
 80061e0:	2300      	movs	r3, #0
 80061e2:	6123      	str	r3, [r4, #16]
 80061e4:	4616      	mov	r6, r2
 80061e6:	e7bc      	b.n	8006162 <_printf_i+0x146>
 80061e8:	6833      	ldr	r3, [r6, #0]
 80061ea:	1d1a      	adds	r2, r3, #4
 80061ec:	6032      	str	r2, [r6, #0]
 80061ee:	681e      	ldr	r6, [r3, #0]
 80061f0:	6862      	ldr	r2, [r4, #4]
 80061f2:	2100      	movs	r1, #0
 80061f4:	4630      	mov	r0, r6
 80061f6:	f7f9 fff3 	bl	80001e0 <memchr>
 80061fa:	b108      	cbz	r0, 8006200 <_printf_i+0x1e4>
 80061fc:	1b80      	subs	r0, r0, r6
 80061fe:	6060      	str	r0, [r4, #4]
 8006200:	6863      	ldr	r3, [r4, #4]
 8006202:	6123      	str	r3, [r4, #16]
 8006204:	2300      	movs	r3, #0
 8006206:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800620a:	e7aa      	b.n	8006162 <_printf_i+0x146>
 800620c:	6923      	ldr	r3, [r4, #16]
 800620e:	4632      	mov	r2, r6
 8006210:	4649      	mov	r1, r9
 8006212:	4640      	mov	r0, r8
 8006214:	47d0      	blx	sl
 8006216:	3001      	adds	r0, #1
 8006218:	d0ad      	beq.n	8006176 <_printf_i+0x15a>
 800621a:	6823      	ldr	r3, [r4, #0]
 800621c:	079b      	lsls	r3, r3, #30
 800621e:	d413      	bmi.n	8006248 <_printf_i+0x22c>
 8006220:	68e0      	ldr	r0, [r4, #12]
 8006222:	9b03      	ldr	r3, [sp, #12]
 8006224:	4298      	cmp	r0, r3
 8006226:	bfb8      	it	lt
 8006228:	4618      	movlt	r0, r3
 800622a:	e7a6      	b.n	800617a <_printf_i+0x15e>
 800622c:	2301      	movs	r3, #1
 800622e:	4632      	mov	r2, r6
 8006230:	4649      	mov	r1, r9
 8006232:	4640      	mov	r0, r8
 8006234:	47d0      	blx	sl
 8006236:	3001      	adds	r0, #1
 8006238:	d09d      	beq.n	8006176 <_printf_i+0x15a>
 800623a:	3501      	adds	r5, #1
 800623c:	68e3      	ldr	r3, [r4, #12]
 800623e:	9903      	ldr	r1, [sp, #12]
 8006240:	1a5b      	subs	r3, r3, r1
 8006242:	42ab      	cmp	r3, r5
 8006244:	dcf2      	bgt.n	800622c <_printf_i+0x210>
 8006246:	e7eb      	b.n	8006220 <_printf_i+0x204>
 8006248:	2500      	movs	r5, #0
 800624a:	f104 0619 	add.w	r6, r4, #25
 800624e:	e7f5      	b.n	800623c <_printf_i+0x220>
 8006250:	08008822 	.word	0x08008822
 8006254:	08008833 	.word	0x08008833

08006258 <std>:
 8006258:	2300      	movs	r3, #0
 800625a:	b510      	push	{r4, lr}
 800625c:	4604      	mov	r4, r0
 800625e:	e9c0 3300 	strd	r3, r3, [r0]
 8006262:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006266:	6083      	str	r3, [r0, #8]
 8006268:	8181      	strh	r1, [r0, #12]
 800626a:	6643      	str	r3, [r0, #100]	@ 0x64
 800626c:	81c2      	strh	r2, [r0, #14]
 800626e:	6183      	str	r3, [r0, #24]
 8006270:	4619      	mov	r1, r3
 8006272:	2208      	movs	r2, #8
 8006274:	305c      	adds	r0, #92	@ 0x5c
 8006276:	f000 f916 	bl	80064a6 <memset>
 800627a:	4b0d      	ldr	r3, [pc, #52]	@ (80062b0 <std+0x58>)
 800627c:	6263      	str	r3, [r4, #36]	@ 0x24
 800627e:	4b0d      	ldr	r3, [pc, #52]	@ (80062b4 <std+0x5c>)
 8006280:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006282:	4b0d      	ldr	r3, [pc, #52]	@ (80062b8 <std+0x60>)
 8006284:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006286:	4b0d      	ldr	r3, [pc, #52]	@ (80062bc <std+0x64>)
 8006288:	6323      	str	r3, [r4, #48]	@ 0x30
 800628a:	4b0d      	ldr	r3, [pc, #52]	@ (80062c0 <std+0x68>)
 800628c:	6224      	str	r4, [r4, #32]
 800628e:	429c      	cmp	r4, r3
 8006290:	d006      	beq.n	80062a0 <std+0x48>
 8006292:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006296:	4294      	cmp	r4, r2
 8006298:	d002      	beq.n	80062a0 <std+0x48>
 800629a:	33d0      	adds	r3, #208	@ 0xd0
 800629c:	429c      	cmp	r4, r3
 800629e:	d105      	bne.n	80062ac <std+0x54>
 80062a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80062a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062a8:	f000 b97a 	b.w	80065a0 <__retarget_lock_init_recursive>
 80062ac:	bd10      	pop	{r4, pc}
 80062ae:	bf00      	nop
 80062b0:	08006421 	.word	0x08006421
 80062b4:	08006443 	.word	0x08006443
 80062b8:	0800647b 	.word	0x0800647b
 80062bc:	0800649f 	.word	0x0800649f
 80062c0:	200003dc 	.word	0x200003dc

080062c4 <stdio_exit_handler>:
 80062c4:	4a02      	ldr	r2, [pc, #8]	@ (80062d0 <stdio_exit_handler+0xc>)
 80062c6:	4903      	ldr	r1, [pc, #12]	@ (80062d4 <stdio_exit_handler+0x10>)
 80062c8:	4803      	ldr	r0, [pc, #12]	@ (80062d8 <stdio_exit_handler+0x14>)
 80062ca:	f000 b869 	b.w	80063a0 <_fwalk_sglue>
 80062ce:	bf00      	nop
 80062d0:	20000010 	.word	0x20000010
 80062d4:	08007f05 	.word	0x08007f05
 80062d8:	20000020 	.word	0x20000020

080062dc <cleanup_stdio>:
 80062dc:	6841      	ldr	r1, [r0, #4]
 80062de:	4b0c      	ldr	r3, [pc, #48]	@ (8006310 <cleanup_stdio+0x34>)
 80062e0:	4299      	cmp	r1, r3
 80062e2:	b510      	push	{r4, lr}
 80062e4:	4604      	mov	r4, r0
 80062e6:	d001      	beq.n	80062ec <cleanup_stdio+0x10>
 80062e8:	f001 fe0c 	bl	8007f04 <_fflush_r>
 80062ec:	68a1      	ldr	r1, [r4, #8]
 80062ee:	4b09      	ldr	r3, [pc, #36]	@ (8006314 <cleanup_stdio+0x38>)
 80062f0:	4299      	cmp	r1, r3
 80062f2:	d002      	beq.n	80062fa <cleanup_stdio+0x1e>
 80062f4:	4620      	mov	r0, r4
 80062f6:	f001 fe05 	bl	8007f04 <_fflush_r>
 80062fa:	68e1      	ldr	r1, [r4, #12]
 80062fc:	4b06      	ldr	r3, [pc, #24]	@ (8006318 <cleanup_stdio+0x3c>)
 80062fe:	4299      	cmp	r1, r3
 8006300:	d004      	beq.n	800630c <cleanup_stdio+0x30>
 8006302:	4620      	mov	r0, r4
 8006304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006308:	f001 bdfc 	b.w	8007f04 <_fflush_r>
 800630c:	bd10      	pop	{r4, pc}
 800630e:	bf00      	nop
 8006310:	200003dc 	.word	0x200003dc
 8006314:	20000444 	.word	0x20000444
 8006318:	200004ac 	.word	0x200004ac

0800631c <global_stdio_init.part.0>:
 800631c:	b510      	push	{r4, lr}
 800631e:	4b0b      	ldr	r3, [pc, #44]	@ (800634c <global_stdio_init.part.0+0x30>)
 8006320:	4c0b      	ldr	r4, [pc, #44]	@ (8006350 <global_stdio_init.part.0+0x34>)
 8006322:	4a0c      	ldr	r2, [pc, #48]	@ (8006354 <global_stdio_init.part.0+0x38>)
 8006324:	601a      	str	r2, [r3, #0]
 8006326:	4620      	mov	r0, r4
 8006328:	2200      	movs	r2, #0
 800632a:	2104      	movs	r1, #4
 800632c:	f7ff ff94 	bl	8006258 <std>
 8006330:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006334:	2201      	movs	r2, #1
 8006336:	2109      	movs	r1, #9
 8006338:	f7ff ff8e 	bl	8006258 <std>
 800633c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006340:	2202      	movs	r2, #2
 8006342:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006346:	2112      	movs	r1, #18
 8006348:	f7ff bf86 	b.w	8006258 <std>
 800634c:	20000514 	.word	0x20000514
 8006350:	200003dc 	.word	0x200003dc
 8006354:	080062c5 	.word	0x080062c5

08006358 <__sfp_lock_acquire>:
 8006358:	4801      	ldr	r0, [pc, #4]	@ (8006360 <__sfp_lock_acquire+0x8>)
 800635a:	f000 b922 	b.w	80065a2 <__retarget_lock_acquire_recursive>
 800635e:	bf00      	nop
 8006360:	2000051d 	.word	0x2000051d

08006364 <__sfp_lock_release>:
 8006364:	4801      	ldr	r0, [pc, #4]	@ (800636c <__sfp_lock_release+0x8>)
 8006366:	f000 b91d 	b.w	80065a4 <__retarget_lock_release_recursive>
 800636a:	bf00      	nop
 800636c:	2000051d 	.word	0x2000051d

08006370 <__sinit>:
 8006370:	b510      	push	{r4, lr}
 8006372:	4604      	mov	r4, r0
 8006374:	f7ff fff0 	bl	8006358 <__sfp_lock_acquire>
 8006378:	6a23      	ldr	r3, [r4, #32]
 800637a:	b11b      	cbz	r3, 8006384 <__sinit+0x14>
 800637c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006380:	f7ff bff0 	b.w	8006364 <__sfp_lock_release>
 8006384:	4b04      	ldr	r3, [pc, #16]	@ (8006398 <__sinit+0x28>)
 8006386:	6223      	str	r3, [r4, #32]
 8006388:	4b04      	ldr	r3, [pc, #16]	@ (800639c <__sinit+0x2c>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d1f5      	bne.n	800637c <__sinit+0xc>
 8006390:	f7ff ffc4 	bl	800631c <global_stdio_init.part.0>
 8006394:	e7f2      	b.n	800637c <__sinit+0xc>
 8006396:	bf00      	nop
 8006398:	080062dd 	.word	0x080062dd
 800639c:	20000514 	.word	0x20000514

080063a0 <_fwalk_sglue>:
 80063a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063a4:	4607      	mov	r7, r0
 80063a6:	4688      	mov	r8, r1
 80063a8:	4614      	mov	r4, r2
 80063aa:	2600      	movs	r6, #0
 80063ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80063b0:	f1b9 0901 	subs.w	r9, r9, #1
 80063b4:	d505      	bpl.n	80063c2 <_fwalk_sglue+0x22>
 80063b6:	6824      	ldr	r4, [r4, #0]
 80063b8:	2c00      	cmp	r4, #0
 80063ba:	d1f7      	bne.n	80063ac <_fwalk_sglue+0xc>
 80063bc:	4630      	mov	r0, r6
 80063be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063c2:	89ab      	ldrh	r3, [r5, #12]
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d907      	bls.n	80063d8 <_fwalk_sglue+0x38>
 80063c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063cc:	3301      	adds	r3, #1
 80063ce:	d003      	beq.n	80063d8 <_fwalk_sglue+0x38>
 80063d0:	4629      	mov	r1, r5
 80063d2:	4638      	mov	r0, r7
 80063d4:	47c0      	blx	r8
 80063d6:	4306      	orrs	r6, r0
 80063d8:	3568      	adds	r5, #104	@ 0x68
 80063da:	e7e9      	b.n	80063b0 <_fwalk_sglue+0x10>

080063dc <siprintf>:
 80063dc:	b40e      	push	{r1, r2, r3}
 80063de:	b510      	push	{r4, lr}
 80063e0:	b09d      	sub	sp, #116	@ 0x74
 80063e2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80063e4:	9002      	str	r0, [sp, #8]
 80063e6:	9006      	str	r0, [sp, #24]
 80063e8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80063ec:	480a      	ldr	r0, [pc, #40]	@ (8006418 <siprintf+0x3c>)
 80063ee:	9107      	str	r1, [sp, #28]
 80063f0:	9104      	str	r1, [sp, #16]
 80063f2:	490a      	ldr	r1, [pc, #40]	@ (800641c <siprintf+0x40>)
 80063f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80063f8:	9105      	str	r1, [sp, #20]
 80063fa:	2400      	movs	r4, #0
 80063fc:	a902      	add	r1, sp, #8
 80063fe:	6800      	ldr	r0, [r0, #0]
 8006400:	9301      	str	r3, [sp, #4]
 8006402:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006404:	f001 fbfe 	bl	8007c04 <_svfiprintf_r>
 8006408:	9b02      	ldr	r3, [sp, #8]
 800640a:	701c      	strb	r4, [r3, #0]
 800640c:	b01d      	add	sp, #116	@ 0x74
 800640e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006412:	b003      	add	sp, #12
 8006414:	4770      	bx	lr
 8006416:	bf00      	nop
 8006418:	2000001c 	.word	0x2000001c
 800641c:	ffff0208 	.word	0xffff0208

08006420 <__sread>:
 8006420:	b510      	push	{r4, lr}
 8006422:	460c      	mov	r4, r1
 8006424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006428:	f000 f86c 	bl	8006504 <_read_r>
 800642c:	2800      	cmp	r0, #0
 800642e:	bfab      	itete	ge
 8006430:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006432:	89a3      	ldrhlt	r3, [r4, #12]
 8006434:	181b      	addge	r3, r3, r0
 8006436:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800643a:	bfac      	ite	ge
 800643c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800643e:	81a3      	strhlt	r3, [r4, #12]
 8006440:	bd10      	pop	{r4, pc}

08006442 <__swrite>:
 8006442:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006446:	461f      	mov	r7, r3
 8006448:	898b      	ldrh	r3, [r1, #12]
 800644a:	05db      	lsls	r3, r3, #23
 800644c:	4605      	mov	r5, r0
 800644e:	460c      	mov	r4, r1
 8006450:	4616      	mov	r6, r2
 8006452:	d505      	bpl.n	8006460 <__swrite+0x1e>
 8006454:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006458:	2302      	movs	r3, #2
 800645a:	2200      	movs	r2, #0
 800645c:	f000 f840 	bl	80064e0 <_lseek_r>
 8006460:	89a3      	ldrh	r3, [r4, #12]
 8006462:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006466:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800646a:	81a3      	strh	r3, [r4, #12]
 800646c:	4632      	mov	r2, r6
 800646e:	463b      	mov	r3, r7
 8006470:	4628      	mov	r0, r5
 8006472:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006476:	f000 b857 	b.w	8006528 <_write_r>

0800647a <__sseek>:
 800647a:	b510      	push	{r4, lr}
 800647c:	460c      	mov	r4, r1
 800647e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006482:	f000 f82d 	bl	80064e0 <_lseek_r>
 8006486:	1c43      	adds	r3, r0, #1
 8006488:	89a3      	ldrh	r3, [r4, #12]
 800648a:	bf15      	itete	ne
 800648c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800648e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006492:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006496:	81a3      	strheq	r3, [r4, #12]
 8006498:	bf18      	it	ne
 800649a:	81a3      	strhne	r3, [r4, #12]
 800649c:	bd10      	pop	{r4, pc}

0800649e <__sclose>:
 800649e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064a2:	f000 b80d 	b.w	80064c0 <_close_r>

080064a6 <memset>:
 80064a6:	4402      	add	r2, r0
 80064a8:	4603      	mov	r3, r0
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d100      	bne.n	80064b0 <memset+0xa>
 80064ae:	4770      	bx	lr
 80064b0:	f803 1b01 	strb.w	r1, [r3], #1
 80064b4:	e7f9      	b.n	80064aa <memset+0x4>
	...

080064b8 <_localeconv_r>:
 80064b8:	4800      	ldr	r0, [pc, #0]	@ (80064bc <_localeconv_r+0x4>)
 80064ba:	4770      	bx	lr
 80064bc:	2000015c 	.word	0x2000015c

080064c0 <_close_r>:
 80064c0:	b538      	push	{r3, r4, r5, lr}
 80064c2:	4d06      	ldr	r5, [pc, #24]	@ (80064dc <_close_r+0x1c>)
 80064c4:	2300      	movs	r3, #0
 80064c6:	4604      	mov	r4, r0
 80064c8:	4608      	mov	r0, r1
 80064ca:	602b      	str	r3, [r5, #0]
 80064cc:	f7fb ffa0 	bl	8002410 <_close>
 80064d0:	1c43      	adds	r3, r0, #1
 80064d2:	d102      	bne.n	80064da <_close_r+0x1a>
 80064d4:	682b      	ldr	r3, [r5, #0]
 80064d6:	b103      	cbz	r3, 80064da <_close_r+0x1a>
 80064d8:	6023      	str	r3, [r4, #0]
 80064da:	bd38      	pop	{r3, r4, r5, pc}
 80064dc:	20000518 	.word	0x20000518

080064e0 <_lseek_r>:
 80064e0:	b538      	push	{r3, r4, r5, lr}
 80064e2:	4d07      	ldr	r5, [pc, #28]	@ (8006500 <_lseek_r+0x20>)
 80064e4:	4604      	mov	r4, r0
 80064e6:	4608      	mov	r0, r1
 80064e8:	4611      	mov	r1, r2
 80064ea:	2200      	movs	r2, #0
 80064ec:	602a      	str	r2, [r5, #0]
 80064ee:	461a      	mov	r2, r3
 80064f0:	f7fb ffb5 	bl	800245e <_lseek>
 80064f4:	1c43      	adds	r3, r0, #1
 80064f6:	d102      	bne.n	80064fe <_lseek_r+0x1e>
 80064f8:	682b      	ldr	r3, [r5, #0]
 80064fa:	b103      	cbz	r3, 80064fe <_lseek_r+0x1e>
 80064fc:	6023      	str	r3, [r4, #0]
 80064fe:	bd38      	pop	{r3, r4, r5, pc}
 8006500:	20000518 	.word	0x20000518

08006504 <_read_r>:
 8006504:	b538      	push	{r3, r4, r5, lr}
 8006506:	4d07      	ldr	r5, [pc, #28]	@ (8006524 <_read_r+0x20>)
 8006508:	4604      	mov	r4, r0
 800650a:	4608      	mov	r0, r1
 800650c:	4611      	mov	r1, r2
 800650e:	2200      	movs	r2, #0
 8006510:	602a      	str	r2, [r5, #0]
 8006512:	461a      	mov	r2, r3
 8006514:	f7fb ff43 	bl	800239e <_read>
 8006518:	1c43      	adds	r3, r0, #1
 800651a:	d102      	bne.n	8006522 <_read_r+0x1e>
 800651c:	682b      	ldr	r3, [r5, #0]
 800651e:	b103      	cbz	r3, 8006522 <_read_r+0x1e>
 8006520:	6023      	str	r3, [r4, #0]
 8006522:	bd38      	pop	{r3, r4, r5, pc}
 8006524:	20000518 	.word	0x20000518

08006528 <_write_r>:
 8006528:	b538      	push	{r3, r4, r5, lr}
 800652a:	4d07      	ldr	r5, [pc, #28]	@ (8006548 <_write_r+0x20>)
 800652c:	4604      	mov	r4, r0
 800652e:	4608      	mov	r0, r1
 8006530:	4611      	mov	r1, r2
 8006532:	2200      	movs	r2, #0
 8006534:	602a      	str	r2, [r5, #0]
 8006536:	461a      	mov	r2, r3
 8006538:	f7fb ff4e 	bl	80023d8 <_write>
 800653c:	1c43      	adds	r3, r0, #1
 800653e:	d102      	bne.n	8006546 <_write_r+0x1e>
 8006540:	682b      	ldr	r3, [r5, #0]
 8006542:	b103      	cbz	r3, 8006546 <_write_r+0x1e>
 8006544:	6023      	str	r3, [r4, #0]
 8006546:	bd38      	pop	{r3, r4, r5, pc}
 8006548:	20000518 	.word	0x20000518

0800654c <__errno>:
 800654c:	4b01      	ldr	r3, [pc, #4]	@ (8006554 <__errno+0x8>)
 800654e:	6818      	ldr	r0, [r3, #0]
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop
 8006554:	2000001c 	.word	0x2000001c

08006558 <__libc_init_array>:
 8006558:	b570      	push	{r4, r5, r6, lr}
 800655a:	4d0d      	ldr	r5, [pc, #52]	@ (8006590 <__libc_init_array+0x38>)
 800655c:	4c0d      	ldr	r4, [pc, #52]	@ (8006594 <__libc_init_array+0x3c>)
 800655e:	1b64      	subs	r4, r4, r5
 8006560:	10a4      	asrs	r4, r4, #2
 8006562:	2600      	movs	r6, #0
 8006564:	42a6      	cmp	r6, r4
 8006566:	d109      	bne.n	800657c <__libc_init_array+0x24>
 8006568:	4d0b      	ldr	r5, [pc, #44]	@ (8006598 <__libc_init_array+0x40>)
 800656a:	4c0c      	ldr	r4, [pc, #48]	@ (800659c <__libc_init_array+0x44>)
 800656c:	f002 f868 	bl	8008640 <_init>
 8006570:	1b64      	subs	r4, r4, r5
 8006572:	10a4      	asrs	r4, r4, #2
 8006574:	2600      	movs	r6, #0
 8006576:	42a6      	cmp	r6, r4
 8006578:	d105      	bne.n	8006586 <__libc_init_array+0x2e>
 800657a:	bd70      	pop	{r4, r5, r6, pc}
 800657c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006580:	4798      	blx	r3
 8006582:	3601      	adds	r6, #1
 8006584:	e7ee      	b.n	8006564 <__libc_init_array+0xc>
 8006586:	f855 3b04 	ldr.w	r3, [r5], #4
 800658a:	4798      	blx	r3
 800658c:	3601      	adds	r6, #1
 800658e:	e7f2      	b.n	8006576 <__libc_init_array+0x1e>
 8006590:	08008b8c 	.word	0x08008b8c
 8006594:	08008b8c 	.word	0x08008b8c
 8006598:	08008b8c 	.word	0x08008b8c
 800659c:	08008b90 	.word	0x08008b90

080065a0 <__retarget_lock_init_recursive>:
 80065a0:	4770      	bx	lr

080065a2 <__retarget_lock_acquire_recursive>:
 80065a2:	4770      	bx	lr

080065a4 <__retarget_lock_release_recursive>:
 80065a4:	4770      	bx	lr

080065a6 <quorem>:
 80065a6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065aa:	6903      	ldr	r3, [r0, #16]
 80065ac:	690c      	ldr	r4, [r1, #16]
 80065ae:	42a3      	cmp	r3, r4
 80065b0:	4607      	mov	r7, r0
 80065b2:	db7e      	blt.n	80066b2 <quorem+0x10c>
 80065b4:	3c01      	subs	r4, #1
 80065b6:	f101 0814 	add.w	r8, r1, #20
 80065ba:	00a3      	lsls	r3, r4, #2
 80065bc:	f100 0514 	add.w	r5, r0, #20
 80065c0:	9300      	str	r3, [sp, #0]
 80065c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80065c6:	9301      	str	r3, [sp, #4]
 80065c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80065cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80065d0:	3301      	adds	r3, #1
 80065d2:	429a      	cmp	r2, r3
 80065d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80065d8:	fbb2 f6f3 	udiv	r6, r2, r3
 80065dc:	d32e      	bcc.n	800663c <quorem+0x96>
 80065de:	f04f 0a00 	mov.w	sl, #0
 80065e2:	46c4      	mov	ip, r8
 80065e4:	46ae      	mov	lr, r5
 80065e6:	46d3      	mov	fp, sl
 80065e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80065ec:	b298      	uxth	r0, r3
 80065ee:	fb06 a000 	mla	r0, r6, r0, sl
 80065f2:	0c02      	lsrs	r2, r0, #16
 80065f4:	0c1b      	lsrs	r3, r3, #16
 80065f6:	fb06 2303 	mla	r3, r6, r3, r2
 80065fa:	f8de 2000 	ldr.w	r2, [lr]
 80065fe:	b280      	uxth	r0, r0
 8006600:	b292      	uxth	r2, r2
 8006602:	1a12      	subs	r2, r2, r0
 8006604:	445a      	add	r2, fp
 8006606:	f8de 0000 	ldr.w	r0, [lr]
 800660a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800660e:	b29b      	uxth	r3, r3
 8006610:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006614:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006618:	b292      	uxth	r2, r2
 800661a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800661e:	45e1      	cmp	r9, ip
 8006620:	f84e 2b04 	str.w	r2, [lr], #4
 8006624:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006628:	d2de      	bcs.n	80065e8 <quorem+0x42>
 800662a:	9b00      	ldr	r3, [sp, #0]
 800662c:	58eb      	ldr	r3, [r5, r3]
 800662e:	b92b      	cbnz	r3, 800663c <quorem+0x96>
 8006630:	9b01      	ldr	r3, [sp, #4]
 8006632:	3b04      	subs	r3, #4
 8006634:	429d      	cmp	r5, r3
 8006636:	461a      	mov	r2, r3
 8006638:	d32f      	bcc.n	800669a <quorem+0xf4>
 800663a:	613c      	str	r4, [r7, #16]
 800663c:	4638      	mov	r0, r7
 800663e:	f001 f97d 	bl	800793c <__mcmp>
 8006642:	2800      	cmp	r0, #0
 8006644:	db25      	blt.n	8006692 <quorem+0xec>
 8006646:	4629      	mov	r1, r5
 8006648:	2000      	movs	r0, #0
 800664a:	f858 2b04 	ldr.w	r2, [r8], #4
 800664e:	f8d1 c000 	ldr.w	ip, [r1]
 8006652:	fa1f fe82 	uxth.w	lr, r2
 8006656:	fa1f f38c 	uxth.w	r3, ip
 800665a:	eba3 030e 	sub.w	r3, r3, lr
 800665e:	4403      	add	r3, r0
 8006660:	0c12      	lsrs	r2, r2, #16
 8006662:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006666:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800666a:	b29b      	uxth	r3, r3
 800666c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006670:	45c1      	cmp	r9, r8
 8006672:	f841 3b04 	str.w	r3, [r1], #4
 8006676:	ea4f 4022 	mov.w	r0, r2, asr #16
 800667a:	d2e6      	bcs.n	800664a <quorem+0xa4>
 800667c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006680:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006684:	b922      	cbnz	r2, 8006690 <quorem+0xea>
 8006686:	3b04      	subs	r3, #4
 8006688:	429d      	cmp	r5, r3
 800668a:	461a      	mov	r2, r3
 800668c:	d30b      	bcc.n	80066a6 <quorem+0x100>
 800668e:	613c      	str	r4, [r7, #16]
 8006690:	3601      	adds	r6, #1
 8006692:	4630      	mov	r0, r6
 8006694:	b003      	add	sp, #12
 8006696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800669a:	6812      	ldr	r2, [r2, #0]
 800669c:	3b04      	subs	r3, #4
 800669e:	2a00      	cmp	r2, #0
 80066a0:	d1cb      	bne.n	800663a <quorem+0x94>
 80066a2:	3c01      	subs	r4, #1
 80066a4:	e7c6      	b.n	8006634 <quorem+0x8e>
 80066a6:	6812      	ldr	r2, [r2, #0]
 80066a8:	3b04      	subs	r3, #4
 80066aa:	2a00      	cmp	r2, #0
 80066ac:	d1ef      	bne.n	800668e <quorem+0xe8>
 80066ae:	3c01      	subs	r4, #1
 80066b0:	e7ea      	b.n	8006688 <quorem+0xe2>
 80066b2:	2000      	movs	r0, #0
 80066b4:	e7ee      	b.n	8006694 <quorem+0xee>
	...

080066b8 <_dtoa_r>:
 80066b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066bc:	69c7      	ldr	r7, [r0, #28]
 80066be:	b097      	sub	sp, #92	@ 0x5c
 80066c0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80066c4:	ec55 4b10 	vmov	r4, r5, d0
 80066c8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80066ca:	9107      	str	r1, [sp, #28]
 80066cc:	4681      	mov	r9, r0
 80066ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80066d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80066d2:	b97f      	cbnz	r7, 80066f4 <_dtoa_r+0x3c>
 80066d4:	2010      	movs	r0, #16
 80066d6:	f000 fe09 	bl	80072ec <malloc>
 80066da:	4602      	mov	r2, r0
 80066dc:	f8c9 001c 	str.w	r0, [r9, #28]
 80066e0:	b920      	cbnz	r0, 80066ec <_dtoa_r+0x34>
 80066e2:	4ba9      	ldr	r3, [pc, #676]	@ (8006988 <_dtoa_r+0x2d0>)
 80066e4:	21ef      	movs	r1, #239	@ 0xef
 80066e6:	48a9      	ldr	r0, [pc, #676]	@ (800698c <_dtoa_r+0x2d4>)
 80066e8:	f001 fc6c 	bl	8007fc4 <__assert_func>
 80066ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80066f0:	6007      	str	r7, [r0, #0]
 80066f2:	60c7      	str	r7, [r0, #12]
 80066f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80066f8:	6819      	ldr	r1, [r3, #0]
 80066fa:	b159      	cbz	r1, 8006714 <_dtoa_r+0x5c>
 80066fc:	685a      	ldr	r2, [r3, #4]
 80066fe:	604a      	str	r2, [r1, #4]
 8006700:	2301      	movs	r3, #1
 8006702:	4093      	lsls	r3, r2
 8006704:	608b      	str	r3, [r1, #8]
 8006706:	4648      	mov	r0, r9
 8006708:	f000 fee6 	bl	80074d8 <_Bfree>
 800670c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006710:	2200      	movs	r2, #0
 8006712:	601a      	str	r2, [r3, #0]
 8006714:	1e2b      	subs	r3, r5, #0
 8006716:	bfb9      	ittee	lt
 8006718:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800671c:	9305      	strlt	r3, [sp, #20]
 800671e:	2300      	movge	r3, #0
 8006720:	6033      	strge	r3, [r6, #0]
 8006722:	9f05      	ldr	r7, [sp, #20]
 8006724:	4b9a      	ldr	r3, [pc, #616]	@ (8006990 <_dtoa_r+0x2d8>)
 8006726:	bfbc      	itt	lt
 8006728:	2201      	movlt	r2, #1
 800672a:	6032      	strlt	r2, [r6, #0]
 800672c:	43bb      	bics	r3, r7
 800672e:	d112      	bne.n	8006756 <_dtoa_r+0x9e>
 8006730:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006732:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006736:	6013      	str	r3, [r2, #0]
 8006738:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800673c:	4323      	orrs	r3, r4
 800673e:	f000 855a 	beq.w	80071f6 <_dtoa_r+0xb3e>
 8006742:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006744:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80069a4 <_dtoa_r+0x2ec>
 8006748:	2b00      	cmp	r3, #0
 800674a:	f000 855c 	beq.w	8007206 <_dtoa_r+0xb4e>
 800674e:	f10a 0303 	add.w	r3, sl, #3
 8006752:	f000 bd56 	b.w	8007202 <_dtoa_r+0xb4a>
 8006756:	ed9d 7b04 	vldr	d7, [sp, #16]
 800675a:	2200      	movs	r2, #0
 800675c:	ec51 0b17 	vmov	r0, r1, d7
 8006760:	2300      	movs	r3, #0
 8006762:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006766:	f7fa f9b7 	bl	8000ad8 <__aeabi_dcmpeq>
 800676a:	4680      	mov	r8, r0
 800676c:	b158      	cbz	r0, 8006786 <_dtoa_r+0xce>
 800676e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006770:	2301      	movs	r3, #1
 8006772:	6013      	str	r3, [r2, #0]
 8006774:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006776:	b113      	cbz	r3, 800677e <_dtoa_r+0xc6>
 8006778:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800677a:	4b86      	ldr	r3, [pc, #536]	@ (8006994 <_dtoa_r+0x2dc>)
 800677c:	6013      	str	r3, [r2, #0]
 800677e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80069a8 <_dtoa_r+0x2f0>
 8006782:	f000 bd40 	b.w	8007206 <_dtoa_r+0xb4e>
 8006786:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800678a:	aa14      	add	r2, sp, #80	@ 0x50
 800678c:	a915      	add	r1, sp, #84	@ 0x54
 800678e:	4648      	mov	r0, r9
 8006790:	f001 f984 	bl	8007a9c <__d2b>
 8006794:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006798:	9002      	str	r0, [sp, #8]
 800679a:	2e00      	cmp	r6, #0
 800679c:	d078      	beq.n	8006890 <_dtoa_r+0x1d8>
 800679e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067a0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80067a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80067ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80067b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80067b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80067b8:	4619      	mov	r1, r3
 80067ba:	2200      	movs	r2, #0
 80067bc:	4b76      	ldr	r3, [pc, #472]	@ (8006998 <_dtoa_r+0x2e0>)
 80067be:	f7f9 fd6b 	bl	8000298 <__aeabi_dsub>
 80067c2:	a36b      	add	r3, pc, #428	@ (adr r3, 8006970 <_dtoa_r+0x2b8>)
 80067c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067c8:	f7f9 ff1e 	bl	8000608 <__aeabi_dmul>
 80067cc:	a36a      	add	r3, pc, #424	@ (adr r3, 8006978 <_dtoa_r+0x2c0>)
 80067ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067d2:	f7f9 fd63 	bl	800029c <__adddf3>
 80067d6:	4604      	mov	r4, r0
 80067d8:	4630      	mov	r0, r6
 80067da:	460d      	mov	r5, r1
 80067dc:	f7f9 feaa 	bl	8000534 <__aeabi_i2d>
 80067e0:	a367      	add	r3, pc, #412	@ (adr r3, 8006980 <_dtoa_r+0x2c8>)
 80067e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067e6:	f7f9 ff0f 	bl	8000608 <__aeabi_dmul>
 80067ea:	4602      	mov	r2, r0
 80067ec:	460b      	mov	r3, r1
 80067ee:	4620      	mov	r0, r4
 80067f0:	4629      	mov	r1, r5
 80067f2:	f7f9 fd53 	bl	800029c <__adddf3>
 80067f6:	4604      	mov	r4, r0
 80067f8:	460d      	mov	r5, r1
 80067fa:	f7fa f9b5 	bl	8000b68 <__aeabi_d2iz>
 80067fe:	2200      	movs	r2, #0
 8006800:	4607      	mov	r7, r0
 8006802:	2300      	movs	r3, #0
 8006804:	4620      	mov	r0, r4
 8006806:	4629      	mov	r1, r5
 8006808:	f7fa f970 	bl	8000aec <__aeabi_dcmplt>
 800680c:	b140      	cbz	r0, 8006820 <_dtoa_r+0x168>
 800680e:	4638      	mov	r0, r7
 8006810:	f7f9 fe90 	bl	8000534 <__aeabi_i2d>
 8006814:	4622      	mov	r2, r4
 8006816:	462b      	mov	r3, r5
 8006818:	f7fa f95e 	bl	8000ad8 <__aeabi_dcmpeq>
 800681c:	b900      	cbnz	r0, 8006820 <_dtoa_r+0x168>
 800681e:	3f01      	subs	r7, #1
 8006820:	2f16      	cmp	r7, #22
 8006822:	d852      	bhi.n	80068ca <_dtoa_r+0x212>
 8006824:	4b5d      	ldr	r3, [pc, #372]	@ (800699c <_dtoa_r+0x2e4>)
 8006826:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800682a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800682e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006832:	f7fa f95b 	bl	8000aec <__aeabi_dcmplt>
 8006836:	2800      	cmp	r0, #0
 8006838:	d049      	beq.n	80068ce <_dtoa_r+0x216>
 800683a:	3f01      	subs	r7, #1
 800683c:	2300      	movs	r3, #0
 800683e:	9310      	str	r3, [sp, #64]	@ 0x40
 8006840:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006842:	1b9b      	subs	r3, r3, r6
 8006844:	1e5a      	subs	r2, r3, #1
 8006846:	bf45      	ittet	mi
 8006848:	f1c3 0301 	rsbmi	r3, r3, #1
 800684c:	9300      	strmi	r3, [sp, #0]
 800684e:	2300      	movpl	r3, #0
 8006850:	2300      	movmi	r3, #0
 8006852:	9206      	str	r2, [sp, #24]
 8006854:	bf54      	ite	pl
 8006856:	9300      	strpl	r3, [sp, #0]
 8006858:	9306      	strmi	r3, [sp, #24]
 800685a:	2f00      	cmp	r7, #0
 800685c:	db39      	blt.n	80068d2 <_dtoa_r+0x21a>
 800685e:	9b06      	ldr	r3, [sp, #24]
 8006860:	970d      	str	r7, [sp, #52]	@ 0x34
 8006862:	443b      	add	r3, r7
 8006864:	9306      	str	r3, [sp, #24]
 8006866:	2300      	movs	r3, #0
 8006868:	9308      	str	r3, [sp, #32]
 800686a:	9b07      	ldr	r3, [sp, #28]
 800686c:	2b09      	cmp	r3, #9
 800686e:	d863      	bhi.n	8006938 <_dtoa_r+0x280>
 8006870:	2b05      	cmp	r3, #5
 8006872:	bfc4      	itt	gt
 8006874:	3b04      	subgt	r3, #4
 8006876:	9307      	strgt	r3, [sp, #28]
 8006878:	9b07      	ldr	r3, [sp, #28]
 800687a:	f1a3 0302 	sub.w	r3, r3, #2
 800687e:	bfcc      	ite	gt
 8006880:	2400      	movgt	r4, #0
 8006882:	2401      	movle	r4, #1
 8006884:	2b03      	cmp	r3, #3
 8006886:	d863      	bhi.n	8006950 <_dtoa_r+0x298>
 8006888:	e8df f003 	tbb	[pc, r3]
 800688c:	2b375452 	.word	0x2b375452
 8006890:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006894:	441e      	add	r6, r3
 8006896:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800689a:	2b20      	cmp	r3, #32
 800689c:	bfc1      	itttt	gt
 800689e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80068a2:	409f      	lslgt	r7, r3
 80068a4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80068a8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80068ac:	bfd6      	itet	le
 80068ae:	f1c3 0320 	rsble	r3, r3, #32
 80068b2:	ea47 0003 	orrgt.w	r0, r7, r3
 80068b6:	fa04 f003 	lslle.w	r0, r4, r3
 80068ba:	f7f9 fe2b 	bl	8000514 <__aeabi_ui2d>
 80068be:	2201      	movs	r2, #1
 80068c0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80068c4:	3e01      	subs	r6, #1
 80068c6:	9212      	str	r2, [sp, #72]	@ 0x48
 80068c8:	e776      	b.n	80067b8 <_dtoa_r+0x100>
 80068ca:	2301      	movs	r3, #1
 80068cc:	e7b7      	b.n	800683e <_dtoa_r+0x186>
 80068ce:	9010      	str	r0, [sp, #64]	@ 0x40
 80068d0:	e7b6      	b.n	8006840 <_dtoa_r+0x188>
 80068d2:	9b00      	ldr	r3, [sp, #0]
 80068d4:	1bdb      	subs	r3, r3, r7
 80068d6:	9300      	str	r3, [sp, #0]
 80068d8:	427b      	negs	r3, r7
 80068da:	9308      	str	r3, [sp, #32]
 80068dc:	2300      	movs	r3, #0
 80068de:	930d      	str	r3, [sp, #52]	@ 0x34
 80068e0:	e7c3      	b.n	800686a <_dtoa_r+0x1b2>
 80068e2:	2301      	movs	r3, #1
 80068e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80068e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068e8:	eb07 0b03 	add.w	fp, r7, r3
 80068ec:	f10b 0301 	add.w	r3, fp, #1
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	9303      	str	r3, [sp, #12]
 80068f4:	bfb8      	it	lt
 80068f6:	2301      	movlt	r3, #1
 80068f8:	e006      	b.n	8006908 <_dtoa_r+0x250>
 80068fa:	2301      	movs	r3, #1
 80068fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80068fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006900:	2b00      	cmp	r3, #0
 8006902:	dd28      	ble.n	8006956 <_dtoa_r+0x29e>
 8006904:	469b      	mov	fp, r3
 8006906:	9303      	str	r3, [sp, #12]
 8006908:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800690c:	2100      	movs	r1, #0
 800690e:	2204      	movs	r2, #4
 8006910:	f102 0514 	add.w	r5, r2, #20
 8006914:	429d      	cmp	r5, r3
 8006916:	d926      	bls.n	8006966 <_dtoa_r+0x2ae>
 8006918:	6041      	str	r1, [r0, #4]
 800691a:	4648      	mov	r0, r9
 800691c:	f000 fd9c 	bl	8007458 <_Balloc>
 8006920:	4682      	mov	sl, r0
 8006922:	2800      	cmp	r0, #0
 8006924:	d142      	bne.n	80069ac <_dtoa_r+0x2f4>
 8006926:	4b1e      	ldr	r3, [pc, #120]	@ (80069a0 <_dtoa_r+0x2e8>)
 8006928:	4602      	mov	r2, r0
 800692a:	f240 11af 	movw	r1, #431	@ 0x1af
 800692e:	e6da      	b.n	80066e6 <_dtoa_r+0x2e>
 8006930:	2300      	movs	r3, #0
 8006932:	e7e3      	b.n	80068fc <_dtoa_r+0x244>
 8006934:	2300      	movs	r3, #0
 8006936:	e7d5      	b.n	80068e4 <_dtoa_r+0x22c>
 8006938:	2401      	movs	r4, #1
 800693a:	2300      	movs	r3, #0
 800693c:	9307      	str	r3, [sp, #28]
 800693e:	9409      	str	r4, [sp, #36]	@ 0x24
 8006940:	f04f 3bff 	mov.w	fp, #4294967295
 8006944:	2200      	movs	r2, #0
 8006946:	f8cd b00c 	str.w	fp, [sp, #12]
 800694a:	2312      	movs	r3, #18
 800694c:	920c      	str	r2, [sp, #48]	@ 0x30
 800694e:	e7db      	b.n	8006908 <_dtoa_r+0x250>
 8006950:	2301      	movs	r3, #1
 8006952:	9309      	str	r3, [sp, #36]	@ 0x24
 8006954:	e7f4      	b.n	8006940 <_dtoa_r+0x288>
 8006956:	f04f 0b01 	mov.w	fp, #1
 800695a:	f8cd b00c 	str.w	fp, [sp, #12]
 800695e:	465b      	mov	r3, fp
 8006960:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006964:	e7d0      	b.n	8006908 <_dtoa_r+0x250>
 8006966:	3101      	adds	r1, #1
 8006968:	0052      	lsls	r2, r2, #1
 800696a:	e7d1      	b.n	8006910 <_dtoa_r+0x258>
 800696c:	f3af 8000 	nop.w
 8006970:	636f4361 	.word	0x636f4361
 8006974:	3fd287a7 	.word	0x3fd287a7
 8006978:	8b60c8b3 	.word	0x8b60c8b3
 800697c:	3fc68a28 	.word	0x3fc68a28
 8006980:	509f79fb 	.word	0x509f79fb
 8006984:	3fd34413 	.word	0x3fd34413
 8006988:	08008851 	.word	0x08008851
 800698c:	08008868 	.word	0x08008868
 8006990:	7ff00000 	.word	0x7ff00000
 8006994:	08008821 	.word	0x08008821
 8006998:	3ff80000 	.word	0x3ff80000
 800699c:	080089b8 	.word	0x080089b8
 80069a0:	080088c0 	.word	0x080088c0
 80069a4:	0800884d 	.word	0x0800884d
 80069a8:	08008820 	.word	0x08008820
 80069ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80069b0:	6018      	str	r0, [r3, #0]
 80069b2:	9b03      	ldr	r3, [sp, #12]
 80069b4:	2b0e      	cmp	r3, #14
 80069b6:	f200 80a1 	bhi.w	8006afc <_dtoa_r+0x444>
 80069ba:	2c00      	cmp	r4, #0
 80069bc:	f000 809e 	beq.w	8006afc <_dtoa_r+0x444>
 80069c0:	2f00      	cmp	r7, #0
 80069c2:	dd33      	ble.n	8006a2c <_dtoa_r+0x374>
 80069c4:	4b9c      	ldr	r3, [pc, #624]	@ (8006c38 <_dtoa_r+0x580>)
 80069c6:	f007 020f 	and.w	r2, r7, #15
 80069ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80069ce:	ed93 7b00 	vldr	d7, [r3]
 80069d2:	05f8      	lsls	r0, r7, #23
 80069d4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80069d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80069dc:	d516      	bpl.n	8006a0c <_dtoa_r+0x354>
 80069de:	4b97      	ldr	r3, [pc, #604]	@ (8006c3c <_dtoa_r+0x584>)
 80069e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80069e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80069e8:	f7f9 ff38 	bl	800085c <__aeabi_ddiv>
 80069ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069f0:	f004 040f 	and.w	r4, r4, #15
 80069f4:	2603      	movs	r6, #3
 80069f6:	4d91      	ldr	r5, [pc, #580]	@ (8006c3c <_dtoa_r+0x584>)
 80069f8:	b954      	cbnz	r4, 8006a10 <_dtoa_r+0x358>
 80069fa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80069fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a02:	f7f9 ff2b 	bl	800085c <__aeabi_ddiv>
 8006a06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a0a:	e028      	b.n	8006a5e <_dtoa_r+0x3a6>
 8006a0c:	2602      	movs	r6, #2
 8006a0e:	e7f2      	b.n	80069f6 <_dtoa_r+0x33e>
 8006a10:	07e1      	lsls	r1, r4, #31
 8006a12:	d508      	bpl.n	8006a26 <_dtoa_r+0x36e>
 8006a14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006a18:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006a1c:	f7f9 fdf4 	bl	8000608 <__aeabi_dmul>
 8006a20:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006a24:	3601      	adds	r6, #1
 8006a26:	1064      	asrs	r4, r4, #1
 8006a28:	3508      	adds	r5, #8
 8006a2a:	e7e5      	b.n	80069f8 <_dtoa_r+0x340>
 8006a2c:	f000 80af 	beq.w	8006b8e <_dtoa_r+0x4d6>
 8006a30:	427c      	negs	r4, r7
 8006a32:	4b81      	ldr	r3, [pc, #516]	@ (8006c38 <_dtoa_r+0x580>)
 8006a34:	4d81      	ldr	r5, [pc, #516]	@ (8006c3c <_dtoa_r+0x584>)
 8006a36:	f004 020f 	and.w	r2, r4, #15
 8006a3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006a46:	f7f9 fddf 	bl	8000608 <__aeabi_dmul>
 8006a4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a4e:	1124      	asrs	r4, r4, #4
 8006a50:	2300      	movs	r3, #0
 8006a52:	2602      	movs	r6, #2
 8006a54:	2c00      	cmp	r4, #0
 8006a56:	f040 808f 	bne.w	8006b78 <_dtoa_r+0x4c0>
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d1d3      	bne.n	8006a06 <_dtoa_r+0x34e>
 8006a5e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006a60:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	f000 8094 	beq.w	8006b92 <_dtoa_r+0x4da>
 8006a6a:	4b75      	ldr	r3, [pc, #468]	@ (8006c40 <_dtoa_r+0x588>)
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	4620      	mov	r0, r4
 8006a70:	4629      	mov	r1, r5
 8006a72:	f7fa f83b 	bl	8000aec <__aeabi_dcmplt>
 8006a76:	2800      	cmp	r0, #0
 8006a78:	f000 808b 	beq.w	8006b92 <_dtoa_r+0x4da>
 8006a7c:	9b03      	ldr	r3, [sp, #12]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	f000 8087 	beq.w	8006b92 <_dtoa_r+0x4da>
 8006a84:	f1bb 0f00 	cmp.w	fp, #0
 8006a88:	dd34      	ble.n	8006af4 <_dtoa_r+0x43c>
 8006a8a:	4620      	mov	r0, r4
 8006a8c:	4b6d      	ldr	r3, [pc, #436]	@ (8006c44 <_dtoa_r+0x58c>)
 8006a8e:	2200      	movs	r2, #0
 8006a90:	4629      	mov	r1, r5
 8006a92:	f7f9 fdb9 	bl	8000608 <__aeabi_dmul>
 8006a96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a9a:	f107 38ff 	add.w	r8, r7, #4294967295
 8006a9e:	3601      	adds	r6, #1
 8006aa0:	465c      	mov	r4, fp
 8006aa2:	4630      	mov	r0, r6
 8006aa4:	f7f9 fd46 	bl	8000534 <__aeabi_i2d>
 8006aa8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006aac:	f7f9 fdac 	bl	8000608 <__aeabi_dmul>
 8006ab0:	4b65      	ldr	r3, [pc, #404]	@ (8006c48 <_dtoa_r+0x590>)
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	f7f9 fbf2 	bl	800029c <__adddf3>
 8006ab8:	4605      	mov	r5, r0
 8006aba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006abe:	2c00      	cmp	r4, #0
 8006ac0:	d16a      	bne.n	8006b98 <_dtoa_r+0x4e0>
 8006ac2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ac6:	4b61      	ldr	r3, [pc, #388]	@ (8006c4c <_dtoa_r+0x594>)
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f7f9 fbe5 	bl	8000298 <__aeabi_dsub>
 8006ace:	4602      	mov	r2, r0
 8006ad0:	460b      	mov	r3, r1
 8006ad2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006ad6:	462a      	mov	r2, r5
 8006ad8:	4633      	mov	r3, r6
 8006ada:	f7fa f825 	bl	8000b28 <__aeabi_dcmpgt>
 8006ade:	2800      	cmp	r0, #0
 8006ae0:	f040 8298 	bne.w	8007014 <_dtoa_r+0x95c>
 8006ae4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ae8:	462a      	mov	r2, r5
 8006aea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006aee:	f7f9 fffd 	bl	8000aec <__aeabi_dcmplt>
 8006af2:	bb38      	cbnz	r0, 8006b44 <_dtoa_r+0x48c>
 8006af4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006af8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006afc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	f2c0 8157 	blt.w	8006db2 <_dtoa_r+0x6fa>
 8006b04:	2f0e      	cmp	r7, #14
 8006b06:	f300 8154 	bgt.w	8006db2 <_dtoa_r+0x6fa>
 8006b0a:	4b4b      	ldr	r3, [pc, #300]	@ (8006c38 <_dtoa_r+0x580>)
 8006b0c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006b10:	ed93 7b00 	vldr	d7, [r3]
 8006b14:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	ed8d 7b00 	vstr	d7, [sp]
 8006b1c:	f280 80e5 	bge.w	8006cea <_dtoa_r+0x632>
 8006b20:	9b03      	ldr	r3, [sp, #12]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	f300 80e1 	bgt.w	8006cea <_dtoa_r+0x632>
 8006b28:	d10c      	bne.n	8006b44 <_dtoa_r+0x48c>
 8006b2a:	4b48      	ldr	r3, [pc, #288]	@ (8006c4c <_dtoa_r+0x594>)
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	ec51 0b17 	vmov	r0, r1, d7
 8006b32:	f7f9 fd69 	bl	8000608 <__aeabi_dmul>
 8006b36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b3a:	f7f9 ffeb 	bl	8000b14 <__aeabi_dcmpge>
 8006b3e:	2800      	cmp	r0, #0
 8006b40:	f000 8266 	beq.w	8007010 <_dtoa_r+0x958>
 8006b44:	2400      	movs	r4, #0
 8006b46:	4625      	mov	r5, r4
 8006b48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006b4a:	4656      	mov	r6, sl
 8006b4c:	ea6f 0803 	mvn.w	r8, r3
 8006b50:	2700      	movs	r7, #0
 8006b52:	4621      	mov	r1, r4
 8006b54:	4648      	mov	r0, r9
 8006b56:	f000 fcbf 	bl	80074d8 <_Bfree>
 8006b5a:	2d00      	cmp	r5, #0
 8006b5c:	f000 80bd 	beq.w	8006cda <_dtoa_r+0x622>
 8006b60:	b12f      	cbz	r7, 8006b6e <_dtoa_r+0x4b6>
 8006b62:	42af      	cmp	r7, r5
 8006b64:	d003      	beq.n	8006b6e <_dtoa_r+0x4b6>
 8006b66:	4639      	mov	r1, r7
 8006b68:	4648      	mov	r0, r9
 8006b6a:	f000 fcb5 	bl	80074d8 <_Bfree>
 8006b6e:	4629      	mov	r1, r5
 8006b70:	4648      	mov	r0, r9
 8006b72:	f000 fcb1 	bl	80074d8 <_Bfree>
 8006b76:	e0b0      	b.n	8006cda <_dtoa_r+0x622>
 8006b78:	07e2      	lsls	r2, r4, #31
 8006b7a:	d505      	bpl.n	8006b88 <_dtoa_r+0x4d0>
 8006b7c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006b80:	f7f9 fd42 	bl	8000608 <__aeabi_dmul>
 8006b84:	3601      	adds	r6, #1
 8006b86:	2301      	movs	r3, #1
 8006b88:	1064      	asrs	r4, r4, #1
 8006b8a:	3508      	adds	r5, #8
 8006b8c:	e762      	b.n	8006a54 <_dtoa_r+0x39c>
 8006b8e:	2602      	movs	r6, #2
 8006b90:	e765      	b.n	8006a5e <_dtoa_r+0x3a6>
 8006b92:	9c03      	ldr	r4, [sp, #12]
 8006b94:	46b8      	mov	r8, r7
 8006b96:	e784      	b.n	8006aa2 <_dtoa_r+0x3ea>
 8006b98:	4b27      	ldr	r3, [pc, #156]	@ (8006c38 <_dtoa_r+0x580>)
 8006b9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006b9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006ba0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006ba4:	4454      	add	r4, sl
 8006ba6:	2900      	cmp	r1, #0
 8006ba8:	d054      	beq.n	8006c54 <_dtoa_r+0x59c>
 8006baa:	4929      	ldr	r1, [pc, #164]	@ (8006c50 <_dtoa_r+0x598>)
 8006bac:	2000      	movs	r0, #0
 8006bae:	f7f9 fe55 	bl	800085c <__aeabi_ddiv>
 8006bb2:	4633      	mov	r3, r6
 8006bb4:	462a      	mov	r2, r5
 8006bb6:	f7f9 fb6f 	bl	8000298 <__aeabi_dsub>
 8006bba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006bbe:	4656      	mov	r6, sl
 8006bc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006bc4:	f7f9 ffd0 	bl	8000b68 <__aeabi_d2iz>
 8006bc8:	4605      	mov	r5, r0
 8006bca:	f7f9 fcb3 	bl	8000534 <__aeabi_i2d>
 8006bce:	4602      	mov	r2, r0
 8006bd0:	460b      	mov	r3, r1
 8006bd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006bd6:	f7f9 fb5f 	bl	8000298 <__aeabi_dsub>
 8006bda:	3530      	adds	r5, #48	@ 0x30
 8006bdc:	4602      	mov	r2, r0
 8006bde:	460b      	mov	r3, r1
 8006be0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006be4:	f806 5b01 	strb.w	r5, [r6], #1
 8006be8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006bec:	f7f9 ff7e 	bl	8000aec <__aeabi_dcmplt>
 8006bf0:	2800      	cmp	r0, #0
 8006bf2:	d172      	bne.n	8006cda <_dtoa_r+0x622>
 8006bf4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bf8:	4911      	ldr	r1, [pc, #68]	@ (8006c40 <_dtoa_r+0x588>)
 8006bfa:	2000      	movs	r0, #0
 8006bfc:	f7f9 fb4c 	bl	8000298 <__aeabi_dsub>
 8006c00:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006c04:	f7f9 ff72 	bl	8000aec <__aeabi_dcmplt>
 8006c08:	2800      	cmp	r0, #0
 8006c0a:	f040 80b4 	bne.w	8006d76 <_dtoa_r+0x6be>
 8006c0e:	42a6      	cmp	r6, r4
 8006c10:	f43f af70 	beq.w	8006af4 <_dtoa_r+0x43c>
 8006c14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006c18:	4b0a      	ldr	r3, [pc, #40]	@ (8006c44 <_dtoa_r+0x58c>)
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	f7f9 fcf4 	bl	8000608 <__aeabi_dmul>
 8006c20:	4b08      	ldr	r3, [pc, #32]	@ (8006c44 <_dtoa_r+0x58c>)
 8006c22:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006c26:	2200      	movs	r2, #0
 8006c28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c2c:	f7f9 fcec 	bl	8000608 <__aeabi_dmul>
 8006c30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c34:	e7c4      	b.n	8006bc0 <_dtoa_r+0x508>
 8006c36:	bf00      	nop
 8006c38:	080089b8 	.word	0x080089b8
 8006c3c:	08008990 	.word	0x08008990
 8006c40:	3ff00000 	.word	0x3ff00000
 8006c44:	40240000 	.word	0x40240000
 8006c48:	401c0000 	.word	0x401c0000
 8006c4c:	40140000 	.word	0x40140000
 8006c50:	3fe00000 	.word	0x3fe00000
 8006c54:	4631      	mov	r1, r6
 8006c56:	4628      	mov	r0, r5
 8006c58:	f7f9 fcd6 	bl	8000608 <__aeabi_dmul>
 8006c5c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006c60:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006c62:	4656      	mov	r6, sl
 8006c64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c68:	f7f9 ff7e 	bl	8000b68 <__aeabi_d2iz>
 8006c6c:	4605      	mov	r5, r0
 8006c6e:	f7f9 fc61 	bl	8000534 <__aeabi_i2d>
 8006c72:	4602      	mov	r2, r0
 8006c74:	460b      	mov	r3, r1
 8006c76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c7a:	f7f9 fb0d 	bl	8000298 <__aeabi_dsub>
 8006c7e:	3530      	adds	r5, #48	@ 0x30
 8006c80:	f806 5b01 	strb.w	r5, [r6], #1
 8006c84:	4602      	mov	r2, r0
 8006c86:	460b      	mov	r3, r1
 8006c88:	42a6      	cmp	r6, r4
 8006c8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006c8e:	f04f 0200 	mov.w	r2, #0
 8006c92:	d124      	bne.n	8006cde <_dtoa_r+0x626>
 8006c94:	4baf      	ldr	r3, [pc, #700]	@ (8006f54 <_dtoa_r+0x89c>)
 8006c96:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006c9a:	f7f9 faff 	bl	800029c <__adddf3>
 8006c9e:	4602      	mov	r2, r0
 8006ca0:	460b      	mov	r3, r1
 8006ca2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ca6:	f7f9 ff3f 	bl	8000b28 <__aeabi_dcmpgt>
 8006caa:	2800      	cmp	r0, #0
 8006cac:	d163      	bne.n	8006d76 <_dtoa_r+0x6be>
 8006cae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006cb2:	49a8      	ldr	r1, [pc, #672]	@ (8006f54 <_dtoa_r+0x89c>)
 8006cb4:	2000      	movs	r0, #0
 8006cb6:	f7f9 faef 	bl	8000298 <__aeabi_dsub>
 8006cba:	4602      	mov	r2, r0
 8006cbc:	460b      	mov	r3, r1
 8006cbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cc2:	f7f9 ff13 	bl	8000aec <__aeabi_dcmplt>
 8006cc6:	2800      	cmp	r0, #0
 8006cc8:	f43f af14 	beq.w	8006af4 <_dtoa_r+0x43c>
 8006ccc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006cce:	1e73      	subs	r3, r6, #1
 8006cd0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006cd2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006cd6:	2b30      	cmp	r3, #48	@ 0x30
 8006cd8:	d0f8      	beq.n	8006ccc <_dtoa_r+0x614>
 8006cda:	4647      	mov	r7, r8
 8006cdc:	e03b      	b.n	8006d56 <_dtoa_r+0x69e>
 8006cde:	4b9e      	ldr	r3, [pc, #632]	@ (8006f58 <_dtoa_r+0x8a0>)
 8006ce0:	f7f9 fc92 	bl	8000608 <__aeabi_dmul>
 8006ce4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ce8:	e7bc      	b.n	8006c64 <_dtoa_r+0x5ac>
 8006cea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006cee:	4656      	mov	r6, sl
 8006cf0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006cf4:	4620      	mov	r0, r4
 8006cf6:	4629      	mov	r1, r5
 8006cf8:	f7f9 fdb0 	bl	800085c <__aeabi_ddiv>
 8006cfc:	f7f9 ff34 	bl	8000b68 <__aeabi_d2iz>
 8006d00:	4680      	mov	r8, r0
 8006d02:	f7f9 fc17 	bl	8000534 <__aeabi_i2d>
 8006d06:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d0a:	f7f9 fc7d 	bl	8000608 <__aeabi_dmul>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	460b      	mov	r3, r1
 8006d12:	4620      	mov	r0, r4
 8006d14:	4629      	mov	r1, r5
 8006d16:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006d1a:	f7f9 fabd 	bl	8000298 <__aeabi_dsub>
 8006d1e:	f806 4b01 	strb.w	r4, [r6], #1
 8006d22:	9d03      	ldr	r5, [sp, #12]
 8006d24:	eba6 040a 	sub.w	r4, r6, sl
 8006d28:	42a5      	cmp	r5, r4
 8006d2a:	4602      	mov	r2, r0
 8006d2c:	460b      	mov	r3, r1
 8006d2e:	d133      	bne.n	8006d98 <_dtoa_r+0x6e0>
 8006d30:	f7f9 fab4 	bl	800029c <__adddf3>
 8006d34:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d38:	4604      	mov	r4, r0
 8006d3a:	460d      	mov	r5, r1
 8006d3c:	f7f9 fef4 	bl	8000b28 <__aeabi_dcmpgt>
 8006d40:	b9c0      	cbnz	r0, 8006d74 <_dtoa_r+0x6bc>
 8006d42:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d46:	4620      	mov	r0, r4
 8006d48:	4629      	mov	r1, r5
 8006d4a:	f7f9 fec5 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d4e:	b110      	cbz	r0, 8006d56 <_dtoa_r+0x69e>
 8006d50:	f018 0f01 	tst.w	r8, #1
 8006d54:	d10e      	bne.n	8006d74 <_dtoa_r+0x6bc>
 8006d56:	9902      	ldr	r1, [sp, #8]
 8006d58:	4648      	mov	r0, r9
 8006d5a:	f000 fbbd 	bl	80074d8 <_Bfree>
 8006d5e:	2300      	movs	r3, #0
 8006d60:	7033      	strb	r3, [r6, #0]
 8006d62:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006d64:	3701      	adds	r7, #1
 8006d66:	601f      	str	r7, [r3, #0]
 8006d68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	f000 824b 	beq.w	8007206 <_dtoa_r+0xb4e>
 8006d70:	601e      	str	r6, [r3, #0]
 8006d72:	e248      	b.n	8007206 <_dtoa_r+0xb4e>
 8006d74:	46b8      	mov	r8, r7
 8006d76:	4633      	mov	r3, r6
 8006d78:	461e      	mov	r6, r3
 8006d7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d7e:	2a39      	cmp	r2, #57	@ 0x39
 8006d80:	d106      	bne.n	8006d90 <_dtoa_r+0x6d8>
 8006d82:	459a      	cmp	sl, r3
 8006d84:	d1f8      	bne.n	8006d78 <_dtoa_r+0x6c0>
 8006d86:	2230      	movs	r2, #48	@ 0x30
 8006d88:	f108 0801 	add.w	r8, r8, #1
 8006d8c:	f88a 2000 	strb.w	r2, [sl]
 8006d90:	781a      	ldrb	r2, [r3, #0]
 8006d92:	3201      	adds	r2, #1
 8006d94:	701a      	strb	r2, [r3, #0]
 8006d96:	e7a0      	b.n	8006cda <_dtoa_r+0x622>
 8006d98:	4b6f      	ldr	r3, [pc, #444]	@ (8006f58 <_dtoa_r+0x8a0>)
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f7f9 fc34 	bl	8000608 <__aeabi_dmul>
 8006da0:	2200      	movs	r2, #0
 8006da2:	2300      	movs	r3, #0
 8006da4:	4604      	mov	r4, r0
 8006da6:	460d      	mov	r5, r1
 8006da8:	f7f9 fe96 	bl	8000ad8 <__aeabi_dcmpeq>
 8006dac:	2800      	cmp	r0, #0
 8006dae:	d09f      	beq.n	8006cf0 <_dtoa_r+0x638>
 8006db0:	e7d1      	b.n	8006d56 <_dtoa_r+0x69e>
 8006db2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006db4:	2a00      	cmp	r2, #0
 8006db6:	f000 80ea 	beq.w	8006f8e <_dtoa_r+0x8d6>
 8006dba:	9a07      	ldr	r2, [sp, #28]
 8006dbc:	2a01      	cmp	r2, #1
 8006dbe:	f300 80cd 	bgt.w	8006f5c <_dtoa_r+0x8a4>
 8006dc2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006dc4:	2a00      	cmp	r2, #0
 8006dc6:	f000 80c1 	beq.w	8006f4c <_dtoa_r+0x894>
 8006dca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006dce:	9c08      	ldr	r4, [sp, #32]
 8006dd0:	9e00      	ldr	r6, [sp, #0]
 8006dd2:	9a00      	ldr	r2, [sp, #0]
 8006dd4:	441a      	add	r2, r3
 8006dd6:	9200      	str	r2, [sp, #0]
 8006dd8:	9a06      	ldr	r2, [sp, #24]
 8006dda:	2101      	movs	r1, #1
 8006ddc:	441a      	add	r2, r3
 8006dde:	4648      	mov	r0, r9
 8006de0:	9206      	str	r2, [sp, #24]
 8006de2:	f000 fc2d 	bl	8007640 <__i2b>
 8006de6:	4605      	mov	r5, r0
 8006de8:	b166      	cbz	r6, 8006e04 <_dtoa_r+0x74c>
 8006dea:	9b06      	ldr	r3, [sp, #24]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	dd09      	ble.n	8006e04 <_dtoa_r+0x74c>
 8006df0:	42b3      	cmp	r3, r6
 8006df2:	9a00      	ldr	r2, [sp, #0]
 8006df4:	bfa8      	it	ge
 8006df6:	4633      	movge	r3, r6
 8006df8:	1ad2      	subs	r2, r2, r3
 8006dfa:	9200      	str	r2, [sp, #0]
 8006dfc:	9a06      	ldr	r2, [sp, #24]
 8006dfe:	1af6      	subs	r6, r6, r3
 8006e00:	1ad3      	subs	r3, r2, r3
 8006e02:	9306      	str	r3, [sp, #24]
 8006e04:	9b08      	ldr	r3, [sp, #32]
 8006e06:	b30b      	cbz	r3, 8006e4c <_dtoa_r+0x794>
 8006e08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f000 80c6 	beq.w	8006f9c <_dtoa_r+0x8e4>
 8006e10:	2c00      	cmp	r4, #0
 8006e12:	f000 80c0 	beq.w	8006f96 <_dtoa_r+0x8de>
 8006e16:	4629      	mov	r1, r5
 8006e18:	4622      	mov	r2, r4
 8006e1a:	4648      	mov	r0, r9
 8006e1c:	f000 fcc8 	bl	80077b0 <__pow5mult>
 8006e20:	9a02      	ldr	r2, [sp, #8]
 8006e22:	4601      	mov	r1, r0
 8006e24:	4605      	mov	r5, r0
 8006e26:	4648      	mov	r0, r9
 8006e28:	f000 fc20 	bl	800766c <__multiply>
 8006e2c:	9902      	ldr	r1, [sp, #8]
 8006e2e:	4680      	mov	r8, r0
 8006e30:	4648      	mov	r0, r9
 8006e32:	f000 fb51 	bl	80074d8 <_Bfree>
 8006e36:	9b08      	ldr	r3, [sp, #32]
 8006e38:	1b1b      	subs	r3, r3, r4
 8006e3a:	9308      	str	r3, [sp, #32]
 8006e3c:	f000 80b1 	beq.w	8006fa2 <_dtoa_r+0x8ea>
 8006e40:	9a08      	ldr	r2, [sp, #32]
 8006e42:	4641      	mov	r1, r8
 8006e44:	4648      	mov	r0, r9
 8006e46:	f000 fcb3 	bl	80077b0 <__pow5mult>
 8006e4a:	9002      	str	r0, [sp, #8]
 8006e4c:	2101      	movs	r1, #1
 8006e4e:	4648      	mov	r0, r9
 8006e50:	f000 fbf6 	bl	8007640 <__i2b>
 8006e54:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e56:	4604      	mov	r4, r0
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	f000 81d8 	beq.w	800720e <_dtoa_r+0xb56>
 8006e5e:	461a      	mov	r2, r3
 8006e60:	4601      	mov	r1, r0
 8006e62:	4648      	mov	r0, r9
 8006e64:	f000 fca4 	bl	80077b0 <__pow5mult>
 8006e68:	9b07      	ldr	r3, [sp, #28]
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	4604      	mov	r4, r0
 8006e6e:	f300 809f 	bgt.w	8006fb0 <_dtoa_r+0x8f8>
 8006e72:	9b04      	ldr	r3, [sp, #16]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	f040 8097 	bne.w	8006fa8 <_dtoa_r+0x8f0>
 8006e7a:	9b05      	ldr	r3, [sp, #20]
 8006e7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	f040 8093 	bne.w	8006fac <_dtoa_r+0x8f4>
 8006e86:	9b05      	ldr	r3, [sp, #20]
 8006e88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006e8c:	0d1b      	lsrs	r3, r3, #20
 8006e8e:	051b      	lsls	r3, r3, #20
 8006e90:	b133      	cbz	r3, 8006ea0 <_dtoa_r+0x7e8>
 8006e92:	9b00      	ldr	r3, [sp, #0]
 8006e94:	3301      	adds	r3, #1
 8006e96:	9300      	str	r3, [sp, #0]
 8006e98:	9b06      	ldr	r3, [sp, #24]
 8006e9a:	3301      	adds	r3, #1
 8006e9c:	9306      	str	r3, [sp, #24]
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	9308      	str	r3, [sp, #32]
 8006ea2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	f000 81b8 	beq.w	800721a <_dtoa_r+0xb62>
 8006eaa:	6923      	ldr	r3, [r4, #16]
 8006eac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006eb0:	6918      	ldr	r0, [r3, #16]
 8006eb2:	f000 fb79 	bl	80075a8 <__hi0bits>
 8006eb6:	f1c0 0020 	rsb	r0, r0, #32
 8006eba:	9b06      	ldr	r3, [sp, #24]
 8006ebc:	4418      	add	r0, r3
 8006ebe:	f010 001f 	ands.w	r0, r0, #31
 8006ec2:	f000 8082 	beq.w	8006fca <_dtoa_r+0x912>
 8006ec6:	f1c0 0320 	rsb	r3, r0, #32
 8006eca:	2b04      	cmp	r3, #4
 8006ecc:	dd73      	ble.n	8006fb6 <_dtoa_r+0x8fe>
 8006ece:	9b00      	ldr	r3, [sp, #0]
 8006ed0:	f1c0 001c 	rsb	r0, r0, #28
 8006ed4:	4403      	add	r3, r0
 8006ed6:	9300      	str	r3, [sp, #0]
 8006ed8:	9b06      	ldr	r3, [sp, #24]
 8006eda:	4403      	add	r3, r0
 8006edc:	4406      	add	r6, r0
 8006ede:	9306      	str	r3, [sp, #24]
 8006ee0:	9b00      	ldr	r3, [sp, #0]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	dd05      	ble.n	8006ef2 <_dtoa_r+0x83a>
 8006ee6:	9902      	ldr	r1, [sp, #8]
 8006ee8:	461a      	mov	r2, r3
 8006eea:	4648      	mov	r0, r9
 8006eec:	f000 fcba 	bl	8007864 <__lshift>
 8006ef0:	9002      	str	r0, [sp, #8]
 8006ef2:	9b06      	ldr	r3, [sp, #24]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	dd05      	ble.n	8006f04 <_dtoa_r+0x84c>
 8006ef8:	4621      	mov	r1, r4
 8006efa:	461a      	mov	r2, r3
 8006efc:	4648      	mov	r0, r9
 8006efe:	f000 fcb1 	bl	8007864 <__lshift>
 8006f02:	4604      	mov	r4, r0
 8006f04:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d061      	beq.n	8006fce <_dtoa_r+0x916>
 8006f0a:	9802      	ldr	r0, [sp, #8]
 8006f0c:	4621      	mov	r1, r4
 8006f0e:	f000 fd15 	bl	800793c <__mcmp>
 8006f12:	2800      	cmp	r0, #0
 8006f14:	da5b      	bge.n	8006fce <_dtoa_r+0x916>
 8006f16:	2300      	movs	r3, #0
 8006f18:	9902      	ldr	r1, [sp, #8]
 8006f1a:	220a      	movs	r2, #10
 8006f1c:	4648      	mov	r0, r9
 8006f1e:	f000 fafd 	bl	800751c <__multadd>
 8006f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f24:	9002      	str	r0, [sp, #8]
 8006f26:	f107 38ff 	add.w	r8, r7, #4294967295
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	f000 8177 	beq.w	800721e <_dtoa_r+0xb66>
 8006f30:	4629      	mov	r1, r5
 8006f32:	2300      	movs	r3, #0
 8006f34:	220a      	movs	r2, #10
 8006f36:	4648      	mov	r0, r9
 8006f38:	f000 faf0 	bl	800751c <__multadd>
 8006f3c:	f1bb 0f00 	cmp.w	fp, #0
 8006f40:	4605      	mov	r5, r0
 8006f42:	dc6f      	bgt.n	8007024 <_dtoa_r+0x96c>
 8006f44:	9b07      	ldr	r3, [sp, #28]
 8006f46:	2b02      	cmp	r3, #2
 8006f48:	dc49      	bgt.n	8006fde <_dtoa_r+0x926>
 8006f4a:	e06b      	b.n	8007024 <_dtoa_r+0x96c>
 8006f4c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006f4e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006f52:	e73c      	b.n	8006dce <_dtoa_r+0x716>
 8006f54:	3fe00000 	.word	0x3fe00000
 8006f58:	40240000 	.word	0x40240000
 8006f5c:	9b03      	ldr	r3, [sp, #12]
 8006f5e:	1e5c      	subs	r4, r3, #1
 8006f60:	9b08      	ldr	r3, [sp, #32]
 8006f62:	42a3      	cmp	r3, r4
 8006f64:	db09      	blt.n	8006f7a <_dtoa_r+0x8c2>
 8006f66:	1b1c      	subs	r4, r3, r4
 8006f68:	9b03      	ldr	r3, [sp, #12]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	f6bf af30 	bge.w	8006dd0 <_dtoa_r+0x718>
 8006f70:	9b00      	ldr	r3, [sp, #0]
 8006f72:	9a03      	ldr	r2, [sp, #12]
 8006f74:	1a9e      	subs	r6, r3, r2
 8006f76:	2300      	movs	r3, #0
 8006f78:	e72b      	b.n	8006dd2 <_dtoa_r+0x71a>
 8006f7a:	9b08      	ldr	r3, [sp, #32]
 8006f7c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f7e:	9408      	str	r4, [sp, #32]
 8006f80:	1ae3      	subs	r3, r4, r3
 8006f82:	441a      	add	r2, r3
 8006f84:	9e00      	ldr	r6, [sp, #0]
 8006f86:	9b03      	ldr	r3, [sp, #12]
 8006f88:	920d      	str	r2, [sp, #52]	@ 0x34
 8006f8a:	2400      	movs	r4, #0
 8006f8c:	e721      	b.n	8006dd2 <_dtoa_r+0x71a>
 8006f8e:	9c08      	ldr	r4, [sp, #32]
 8006f90:	9e00      	ldr	r6, [sp, #0]
 8006f92:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006f94:	e728      	b.n	8006de8 <_dtoa_r+0x730>
 8006f96:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006f9a:	e751      	b.n	8006e40 <_dtoa_r+0x788>
 8006f9c:	9a08      	ldr	r2, [sp, #32]
 8006f9e:	9902      	ldr	r1, [sp, #8]
 8006fa0:	e750      	b.n	8006e44 <_dtoa_r+0x78c>
 8006fa2:	f8cd 8008 	str.w	r8, [sp, #8]
 8006fa6:	e751      	b.n	8006e4c <_dtoa_r+0x794>
 8006fa8:	2300      	movs	r3, #0
 8006faa:	e779      	b.n	8006ea0 <_dtoa_r+0x7e8>
 8006fac:	9b04      	ldr	r3, [sp, #16]
 8006fae:	e777      	b.n	8006ea0 <_dtoa_r+0x7e8>
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	9308      	str	r3, [sp, #32]
 8006fb4:	e779      	b.n	8006eaa <_dtoa_r+0x7f2>
 8006fb6:	d093      	beq.n	8006ee0 <_dtoa_r+0x828>
 8006fb8:	9a00      	ldr	r2, [sp, #0]
 8006fba:	331c      	adds	r3, #28
 8006fbc:	441a      	add	r2, r3
 8006fbe:	9200      	str	r2, [sp, #0]
 8006fc0:	9a06      	ldr	r2, [sp, #24]
 8006fc2:	441a      	add	r2, r3
 8006fc4:	441e      	add	r6, r3
 8006fc6:	9206      	str	r2, [sp, #24]
 8006fc8:	e78a      	b.n	8006ee0 <_dtoa_r+0x828>
 8006fca:	4603      	mov	r3, r0
 8006fcc:	e7f4      	b.n	8006fb8 <_dtoa_r+0x900>
 8006fce:	9b03      	ldr	r3, [sp, #12]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	46b8      	mov	r8, r7
 8006fd4:	dc20      	bgt.n	8007018 <_dtoa_r+0x960>
 8006fd6:	469b      	mov	fp, r3
 8006fd8:	9b07      	ldr	r3, [sp, #28]
 8006fda:	2b02      	cmp	r3, #2
 8006fdc:	dd1e      	ble.n	800701c <_dtoa_r+0x964>
 8006fde:	f1bb 0f00 	cmp.w	fp, #0
 8006fe2:	f47f adb1 	bne.w	8006b48 <_dtoa_r+0x490>
 8006fe6:	4621      	mov	r1, r4
 8006fe8:	465b      	mov	r3, fp
 8006fea:	2205      	movs	r2, #5
 8006fec:	4648      	mov	r0, r9
 8006fee:	f000 fa95 	bl	800751c <__multadd>
 8006ff2:	4601      	mov	r1, r0
 8006ff4:	4604      	mov	r4, r0
 8006ff6:	9802      	ldr	r0, [sp, #8]
 8006ff8:	f000 fca0 	bl	800793c <__mcmp>
 8006ffc:	2800      	cmp	r0, #0
 8006ffe:	f77f ada3 	ble.w	8006b48 <_dtoa_r+0x490>
 8007002:	4656      	mov	r6, sl
 8007004:	2331      	movs	r3, #49	@ 0x31
 8007006:	f806 3b01 	strb.w	r3, [r6], #1
 800700a:	f108 0801 	add.w	r8, r8, #1
 800700e:	e59f      	b.n	8006b50 <_dtoa_r+0x498>
 8007010:	9c03      	ldr	r4, [sp, #12]
 8007012:	46b8      	mov	r8, r7
 8007014:	4625      	mov	r5, r4
 8007016:	e7f4      	b.n	8007002 <_dtoa_r+0x94a>
 8007018:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800701c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800701e:	2b00      	cmp	r3, #0
 8007020:	f000 8101 	beq.w	8007226 <_dtoa_r+0xb6e>
 8007024:	2e00      	cmp	r6, #0
 8007026:	dd05      	ble.n	8007034 <_dtoa_r+0x97c>
 8007028:	4629      	mov	r1, r5
 800702a:	4632      	mov	r2, r6
 800702c:	4648      	mov	r0, r9
 800702e:	f000 fc19 	bl	8007864 <__lshift>
 8007032:	4605      	mov	r5, r0
 8007034:	9b08      	ldr	r3, [sp, #32]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d05c      	beq.n	80070f4 <_dtoa_r+0xa3c>
 800703a:	6869      	ldr	r1, [r5, #4]
 800703c:	4648      	mov	r0, r9
 800703e:	f000 fa0b 	bl	8007458 <_Balloc>
 8007042:	4606      	mov	r6, r0
 8007044:	b928      	cbnz	r0, 8007052 <_dtoa_r+0x99a>
 8007046:	4b82      	ldr	r3, [pc, #520]	@ (8007250 <_dtoa_r+0xb98>)
 8007048:	4602      	mov	r2, r0
 800704a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800704e:	f7ff bb4a 	b.w	80066e6 <_dtoa_r+0x2e>
 8007052:	692a      	ldr	r2, [r5, #16]
 8007054:	3202      	adds	r2, #2
 8007056:	0092      	lsls	r2, r2, #2
 8007058:	f105 010c 	add.w	r1, r5, #12
 800705c:	300c      	adds	r0, #12
 800705e:	f000 ffa3 	bl	8007fa8 <memcpy>
 8007062:	2201      	movs	r2, #1
 8007064:	4631      	mov	r1, r6
 8007066:	4648      	mov	r0, r9
 8007068:	f000 fbfc 	bl	8007864 <__lshift>
 800706c:	f10a 0301 	add.w	r3, sl, #1
 8007070:	9300      	str	r3, [sp, #0]
 8007072:	eb0a 030b 	add.w	r3, sl, fp
 8007076:	9308      	str	r3, [sp, #32]
 8007078:	9b04      	ldr	r3, [sp, #16]
 800707a:	f003 0301 	and.w	r3, r3, #1
 800707e:	462f      	mov	r7, r5
 8007080:	9306      	str	r3, [sp, #24]
 8007082:	4605      	mov	r5, r0
 8007084:	9b00      	ldr	r3, [sp, #0]
 8007086:	9802      	ldr	r0, [sp, #8]
 8007088:	4621      	mov	r1, r4
 800708a:	f103 3bff 	add.w	fp, r3, #4294967295
 800708e:	f7ff fa8a 	bl	80065a6 <quorem>
 8007092:	4603      	mov	r3, r0
 8007094:	3330      	adds	r3, #48	@ 0x30
 8007096:	9003      	str	r0, [sp, #12]
 8007098:	4639      	mov	r1, r7
 800709a:	9802      	ldr	r0, [sp, #8]
 800709c:	9309      	str	r3, [sp, #36]	@ 0x24
 800709e:	f000 fc4d 	bl	800793c <__mcmp>
 80070a2:	462a      	mov	r2, r5
 80070a4:	9004      	str	r0, [sp, #16]
 80070a6:	4621      	mov	r1, r4
 80070a8:	4648      	mov	r0, r9
 80070aa:	f000 fc63 	bl	8007974 <__mdiff>
 80070ae:	68c2      	ldr	r2, [r0, #12]
 80070b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070b2:	4606      	mov	r6, r0
 80070b4:	bb02      	cbnz	r2, 80070f8 <_dtoa_r+0xa40>
 80070b6:	4601      	mov	r1, r0
 80070b8:	9802      	ldr	r0, [sp, #8]
 80070ba:	f000 fc3f 	bl	800793c <__mcmp>
 80070be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070c0:	4602      	mov	r2, r0
 80070c2:	4631      	mov	r1, r6
 80070c4:	4648      	mov	r0, r9
 80070c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80070c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80070ca:	f000 fa05 	bl	80074d8 <_Bfree>
 80070ce:	9b07      	ldr	r3, [sp, #28]
 80070d0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80070d2:	9e00      	ldr	r6, [sp, #0]
 80070d4:	ea42 0103 	orr.w	r1, r2, r3
 80070d8:	9b06      	ldr	r3, [sp, #24]
 80070da:	4319      	orrs	r1, r3
 80070dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070de:	d10d      	bne.n	80070fc <_dtoa_r+0xa44>
 80070e0:	2b39      	cmp	r3, #57	@ 0x39
 80070e2:	d027      	beq.n	8007134 <_dtoa_r+0xa7c>
 80070e4:	9a04      	ldr	r2, [sp, #16]
 80070e6:	2a00      	cmp	r2, #0
 80070e8:	dd01      	ble.n	80070ee <_dtoa_r+0xa36>
 80070ea:	9b03      	ldr	r3, [sp, #12]
 80070ec:	3331      	adds	r3, #49	@ 0x31
 80070ee:	f88b 3000 	strb.w	r3, [fp]
 80070f2:	e52e      	b.n	8006b52 <_dtoa_r+0x49a>
 80070f4:	4628      	mov	r0, r5
 80070f6:	e7b9      	b.n	800706c <_dtoa_r+0x9b4>
 80070f8:	2201      	movs	r2, #1
 80070fa:	e7e2      	b.n	80070c2 <_dtoa_r+0xa0a>
 80070fc:	9904      	ldr	r1, [sp, #16]
 80070fe:	2900      	cmp	r1, #0
 8007100:	db04      	blt.n	800710c <_dtoa_r+0xa54>
 8007102:	9807      	ldr	r0, [sp, #28]
 8007104:	4301      	orrs	r1, r0
 8007106:	9806      	ldr	r0, [sp, #24]
 8007108:	4301      	orrs	r1, r0
 800710a:	d120      	bne.n	800714e <_dtoa_r+0xa96>
 800710c:	2a00      	cmp	r2, #0
 800710e:	ddee      	ble.n	80070ee <_dtoa_r+0xa36>
 8007110:	9902      	ldr	r1, [sp, #8]
 8007112:	9300      	str	r3, [sp, #0]
 8007114:	2201      	movs	r2, #1
 8007116:	4648      	mov	r0, r9
 8007118:	f000 fba4 	bl	8007864 <__lshift>
 800711c:	4621      	mov	r1, r4
 800711e:	9002      	str	r0, [sp, #8]
 8007120:	f000 fc0c 	bl	800793c <__mcmp>
 8007124:	2800      	cmp	r0, #0
 8007126:	9b00      	ldr	r3, [sp, #0]
 8007128:	dc02      	bgt.n	8007130 <_dtoa_r+0xa78>
 800712a:	d1e0      	bne.n	80070ee <_dtoa_r+0xa36>
 800712c:	07da      	lsls	r2, r3, #31
 800712e:	d5de      	bpl.n	80070ee <_dtoa_r+0xa36>
 8007130:	2b39      	cmp	r3, #57	@ 0x39
 8007132:	d1da      	bne.n	80070ea <_dtoa_r+0xa32>
 8007134:	2339      	movs	r3, #57	@ 0x39
 8007136:	f88b 3000 	strb.w	r3, [fp]
 800713a:	4633      	mov	r3, r6
 800713c:	461e      	mov	r6, r3
 800713e:	3b01      	subs	r3, #1
 8007140:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007144:	2a39      	cmp	r2, #57	@ 0x39
 8007146:	d04e      	beq.n	80071e6 <_dtoa_r+0xb2e>
 8007148:	3201      	adds	r2, #1
 800714a:	701a      	strb	r2, [r3, #0]
 800714c:	e501      	b.n	8006b52 <_dtoa_r+0x49a>
 800714e:	2a00      	cmp	r2, #0
 8007150:	dd03      	ble.n	800715a <_dtoa_r+0xaa2>
 8007152:	2b39      	cmp	r3, #57	@ 0x39
 8007154:	d0ee      	beq.n	8007134 <_dtoa_r+0xa7c>
 8007156:	3301      	adds	r3, #1
 8007158:	e7c9      	b.n	80070ee <_dtoa_r+0xa36>
 800715a:	9a00      	ldr	r2, [sp, #0]
 800715c:	9908      	ldr	r1, [sp, #32]
 800715e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007162:	428a      	cmp	r2, r1
 8007164:	d028      	beq.n	80071b8 <_dtoa_r+0xb00>
 8007166:	9902      	ldr	r1, [sp, #8]
 8007168:	2300      	movs	r3, #0
 800716a:	220a      	movs	r2, #10
 800716c:	4648      	mov	r0, r9
 800716e:	f000 f9d5 	bl	800751c <__multadd>
 8007172:	42af      	cmp	r7, r5
 8007174:	9002      	str	r0, [sp, #8]
 8007176:	f04f 0300 	mov.w	r3, #0
 800717a:	f04f 020a 	mov.w	r2, #10
 800717e:	4639      	mov	r1, r7
 8007180:	4648      	mov	r0, r9
 8007182:	d107      	bne.n	8007194 <_dtoa_r+0xadc>
 8007184:	f000 f9ca 	bl	800751c <__multadd>
 8007188:	4607      	mov	r7, r0
 800718a:	4605      	mov	r5, r0
 800718c:	9b00      	ldr	r3, [sp, #0]
 800718e:	3301      	adds	r3, #1
 8007190:	9300      	str	r3, [sp, #0]
 8007192:	e777      	b.n	8007084 <_dtoa_r+0x9cc>
 8007194:	f000 f9c2 	bl	800751c <__multadd>
 8007198:	4629      	mov	r1, r5
 800719a:	4607      	mov	r7, r0
 800719c:	2300      	movs	r3, #0
 800719e:	220a      	movs	r2, #10
 80071a0:	4648      	mov	r0, r9
 80071a2:	f000 f9bb 	bl	800751c <__multadd>
 80071a6:	4605      	mov	r5, r0
 80071a8:	e7f0      	b.n	800718c <_dtoa_r+0xad4>
 80071aa:	f1bb 0f00 	cmp.w	fp, #0
 80071ae:	bfcc      	ite	gt
 80071b0:	465e      	movgt	r6, fp
 80071b2:	2601      	movle	r6, #1
 80071b4:	4456      	add	r6, sl
 80071b6:	2700      	movs	r7, #0
 80071b8:	9902      	ldr	r1, [sp, #8]
 80071ba:	9300      	str	r3, [sp, #0]
 80071bc:	2201      	movs	r2, #1
 80071be:	4648      	mov	r0, r9
 80071c0:	f000 fb50 	bl	8007864 <__lshift>
 80071c4:	4621      	mov	r1, r4
 80071c6:	9002      	str	r0, [sp, #8]
 80071c8:	f000 fbb8 	bl	800793c <__mcmp>
 80071cc:	2800      	cmp	r0, #0
 80071ce:	dcb4      	bgt.n	800713a <_dtoa_r+0xa82>
 80071d0:	d102      	bne.n	80071d8 <_dtoa_r+0xb20>
 80071d2:	9b00      	ldr	r3, [sp, #0]
 80071d4:	07db      	lsls	r3, r3, #31
 80071d6:	d4b0      	bmi.n	800713a <_dtoa_r+0xa82>
 80071d8:	4633      	mov	r3, r6
 80071da:	461e      	mov	r6, r3
 80071dc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80071e0:	2a30      	cmp	r2, #48	@ 0x30
 80071e2:	d0fa      	beq.n	80071da <_dtoa_r+0xb22>
 80071e4:	e4b5      	b.n	8006b52 <_dtoa_r+0x49a>
 80071e6:	459a      	cmp	sl, r3
 80071e8:	d1a8      	bne.n	800713c <_dtoa_r+0xa84>
 80071ea:	2331      	movs	r3, #49	@ 0x31
 80071ec:	f108 0801 	add.w	r8, r8, #1
 80071f0:	f88a 3000 	strb.w	r3, [sl]
 80071f4:	e4ad      	b.n	8006b52 <_dtoa_r+0x49a>
 80071f6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80071f8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007254 <_dtoa_r+0xb9c>
 80071fc:	b11b      	cbz	r3, 8007206 <_dtoa_r+0xb4e>
 80071fe:	f10a 0308 	add.w	r3, sl, #8
 8007202:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007204:	6013      	str	r3, [r2, #0]
 8007206:	4650      	mov	r0, sl
 8007208:	b017      	add	sp, #92	@ 0x5c
 800720a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800720e:	9b07      	ldr	r3, [sp, #28]
 8007210:	2b01      	cmp	r3, #1
 8007212:	f77f ae2e 	ble.w	8006e72 <_dtoa_r+0x7ba>
 8007216:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007218:	9308      	str	r3, [sp, #32]
 800721a:	2001      	movs	r0, #1
 800721c:	e64d      	b.n	8006eba <_dtoa_r+0x802>
 800721e:	f1bb 0f00 	cmp.w	fp, #0
 8007222:	f77f aed9 	ble.w	8006fd8 <_dtoa_r+0x920>
 8007226:	4656      	mov	r6, sl
 8007228:	9802      	ldr	r0, [sp, #8]
 800722a:	4621      	mov	r1, r4
 800722c:	f7ff f9bb 	bl	80065a6 <quorem>
 8007230:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007234:	f806 3b01 	strb.w	r3, [r6], #1
 8007238:	eba6 020a 	sub.w	r2, r6, sl
 800723c:	4593      	cmp	fp, r2
 800723e:	ddb4      	ble.n	80071aa <_dtoa_r+0xaf2>
 8007240:	9902      	ldr	r1, [sp, #8]
 8007242:	2300      	movs	r3, #0
 8007244:	220a      	movs	r2, #10
 8007246:	4648      	mov	r0, r9
 8007248:	f000 f968 	bl	800751c <__multadd>
 800724c:	9002      	str	r0, [sp, #8]
 800724e:	e7eb      	b.n	8007228 <_dtoa_r+0xb70>
 8007250:	080088c0 	.word	0x080088c0
 8007254:	08008844 	.word	0x08008844

08007258 <_free_r>:
 8007258:	b538      	push	{r3, r4, r5, lr}
 800725a:	4605      	mov	r5, r0
 800725c:	2900      	cmp	r1, #0
 800725e:	d041      	beq.n	80072e4 <_free_r+0x8c>
 8007260:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007264:	1f0c      	subs	r4, r1, #4
 8007266:	2b00      	cmp	r3, #0
 8007268:	bfb8      	it	lt
 800726a:	18e4      	addlt	r4, r4, r3
 800726c:	f000 f8e8 	bl	8007440 <__malloc_lock>
 8007270:	4a1d      	ldr	r2, [pc, #116]	@ (80072e8 <_free_r+0x90>)
 8007272:	6813      	ldr	r3, [r2, #0]
 8007274:	b933      	cbnz	r3, 8007284 <_free_r+0x2c>
 8007276:	6063      	str	r3, [r4, #4]
 8007278:	6014      	str	r4, [r2, #0]
 800727a:	4628      	mov	r0, r5
 800727c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007280:	f000 b8e4 	b.w	800744c <__malloc_unlock>
 8007284:	42a3      	cmp	r3, r4
 8007286:	d908      	bls.n	800729a <_free_r+0x42>
 8007288:	6820      	ldr	r0, [r4, #0]
 800728a:	1821      	adds	r1, r4, r0
 800728c:	428b      	cmp	r3, r1
 800728e:	bf01      	itttt	eq
 8007290:	6819      	ldreq	r1, [r3, #0]
 8007292:	685b      	ldreq	r3, [r3, #4]
 8007294:	1809      	addeq	r1, r1, r0
 8007296:	6021      	streq	r1, [r4, #0]
 8007298:	e7ed      	b.n	8007276 <_free_r+0x1e>
 800729a:	461a      	mov	r2, r3
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	b10b      	cbz	r3, 80072a4 <_free_r+0x4c>
 80072a0:	42a3      	cmp	r3, r4
 80072a2:	d9fa      	bls.n	800729a <_free_r+0x42>
 80072a4:	6811      	ldr	r1, [r2, #0]
 80072a6:	1850      	adds	r0, r2, r1
 80072a8:	42a0      	cmp	r0, r4
 80072aa:	d10b      	bne.n	80072c4 <_free_r+0x6c>
 80072ac:	6820      	ldr	r0, [r4, #0]
 80072ae:	4401      	add	r1, r0
 80072b0:	1850      	adds	r0, r2, r1
 80072b2:	4283      	cmp	r3, r0
 80072b4:	6011      	str	r1, [r2, #0]
 80072b6:	d1e0      	bne.n	800727a <_free_r+0x22>
 80072b8:	6818      	ldr	r0, [r3, #0]
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	6053      	str	r3, [r2, #4]
 80072be:	4408      	add	r0, r1
 80072c0:	6010      	str	r0, [r2, #0]
 80072c2:	e7da      	b.n	800727a <_free_r+0x22>
 80072c4:	d902      	bls.n	80072cc <_free_r+0x74>
 80072c6:	230c      	movs	r3, #12
 80072c8:	602b      	str	r3, [r5, #0]
 80072ca:	e7d6      	b.n	800727a <_free_r+0x22>
 80072cc:	6820      	ldr	r0, [r4, #0]
 80072ce:	1821      	adds	r1, r4, r0
 80072d0:	428b      	cmp	r3, r1
 80072d2:	bf04      	itt	eq
 80072d4:	6819      	ldreq	r1, [r3, #0]
 80072d6:	685b      	ldreq	r3, [r3, #4]
 80072d8:	6063      	str	r3, [r4, #4]
 80072da:	bf04      	itt	eq
 80072dc:	1809      	addeq	r1, r1, r0
 80072de:	6021      	streq	r1, [r4, #0]
 80072e0:	6054      	str	r4, [r2, #4]
 80072e2:	e7ca      	b.n	800727a <_free_r+0x22>
 80072e4:	bd38      	pop	{r3, r4, r5, pc}
 80072e6:	bf00      	nop
 80072e8:	20000524 	.word	0x20000524

080072ec <malloc>:
 80072ec:	4b02      	ldr	r3, [pc, #8]	@ (80072f8 <malloc+0xc>)
 80072ee:	4601      	mov	r1, r0
 80072f0:	6818      	ldr	r0, [r3, #0]
 80072f2:	f000 b825 	b.w	8007340 <_malloc_r>
 80072f6:	bf00      	nop
 80072f8:	2000001c 	.word	0x2000001c

080072fc <sbrk_aligned>:
 80072fc:	b570      	push	{r4, r5, r6, lr}
 80072fe:	4e0f      	ldr	r6, [pc, #60]	@ (800733c <sbrk_aligned+0x40>)
 8007300:	460c      	mov	r4, r1
 8007302:	6831      	ldr	r1, [r6, #0]
 8007304:	4605      	mov	r5, r0
 8007306:	b911      	cbnz	r1, 800730e <sbrk_aligned+0x12>
 8007308:	f000 fe3e 	bl	8007f88 <_sbrk_r>
 800730c:	6030      	str	r0, [r6, #0]
 800730e:	4621      	mov	r1, r4
 8007310:	4628      	mov	r0, r5
 8007312:	f000 fe39 	bl	8007f88 <_sbrk_r>
 8007316:	1c43      	adds	r3, r0, #1
 8007318:	d103      	bne.n	8007322 <sbrk_aligned+0x26>
 800731a:	f04f 34ff 	mov.w	r4, #4294967295
 800731e:	4620      	mov	r0, r4
 8007320:	bd70      	pop	{r4, r5, r6, pc}
 8007322:	1cc4      	adds	r4, r0, #3
 8007324:	f024 0403 	bic.w	r4, r4, #3
 8007328:	42a0      	cmp	r0, r4
 800732a:	d0f8      	beq.n	800731e <sbrk_aligned+0x22>
 800732c:	1a21      	subs	r1, r4, r0
 800732e:	4628      	mov	r0, r5
 8007330:	f000 fe2a 	bl	8007f88 <_sbrk_r>
 8007334:	3001      	adds	r0, #1
 8007336:	d1f2      	bne.n	800731e <sbrk_aligned+0x22>
 8007338:	e7ef      	b.n	800731a <sbrk_aligned+0x1e>
 800733a:	bf00      	nop
 800733c:	20000520 	.word	0x20000520

08007340 <_malloc_r>:
 8007340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007344:	1ccd      	adds	r5, r1, #3
 8007346:	f025 0503 	bic.w	r5, r5, #3
 800734a:	3508      	adds	r5, #8
 800734c:	2d0c      	cmp	r5, #12
 800734e:	bf38      	it	cc
 8007350:	250c      	movcc	r5, #12
 8007352:	2d00      	cmp	r5, #0
 8007354:	4606      	mov	r6, r0
 8007356:	db01      	blt.n	800735c <_malloc_r+0x1c>
 8007358:	42a9      	cmp	r1, r5
 800735a:	d904      	bls.n	8007366 <_malloc_r+0x26>
 800735c:	230c      	movs	r3, #12
 800735e:	6033      	str	r3, [r6, #0]
 8007360:	2000      	movs	r0, #0
 8007362:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007366:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800743c <_malloc_r+0xfc>
 800736a:	f000 f869 	bl	8007440 <__malloc_lock>
 800736e:	f8d8 3000 	ldr.w	r3, [r8]
 8007372:	461c      	mov	r4, r3
 8007374:	bb44      	cbnz	r4, 80073c8 <_malloc_r+0x88>
 8007376:	4629      	mov	r1, r5
 8007378:	4630      	mov	r0, r6
 800737a:	f7ff ffbf 	bl	80072fc <sbrk_aligned>
 800737e:	1c43      	adds	r3, r0, #1
 8007380:	4604      	mov	r4, r0
 8007382:	d158      	bne.n	8007436 <_malloc_r+0xf6>
 8007384:	f8d8 4000 	ldr.w	r4, [r8]
 8007388:	4627      	mov	r7, r4
 800738a:	2f00      	cmp	r7, #0
 800738c:	d143      	bne.n	8007416 <_malloc_r+0xd6>
 800738e:	2c00      	cmp	r4, #0
 8007390:	d04b      	beq.n	800742a <_malloc_r+0xea>
 8007392:	6823      	ldr	r3, [r4, #0]
 8007394:	4639      	mov	r1, r7
 8007396:	4630      	mov	r0, r6
 8007398:	eb04 0903 	add.w	r9, r4, r3
 800739c:	f000 fdf4 	bl	8007f88 <_sbrk_r>
 80073a0:	4581      	cmp	r9, r0
 80073a2:	d142      	bne.n	800742a <_malloc_r+0xea>
 80073a4:	6821      	ldr	r1, [r4, #0]
 80073a6:	1a6d      	subs	r5, r5, r1
 80073a8:	4629      	mov	r1, r5
 80073aa:	4630      	mov	r0, r6
 80073ac:	f7ff ffa6 	bl	80072fc <sbrk_aligned>
 80073b0:	3001      	adds	r0, #1
 80073b2:	d03a      	beq.n	800742a <_malloc_r+0xea>
 80073b4:	6823      	ldr	r3, [r4, #0]
 80073b6:	442b      	add	r3, r5
 80073b8:	6023      	str	r3, [r4, #0]
 80073ba:	f8d8 3000 	ldr.w	r3, [r8]
 80073be:	685a      	ldr	r2, [r3, #4]
 80073c0:	bb62      	cbnz	r2, 800741c <_malloc_r+0xdc>
 80073c2:	f8c8 7000 	str.w	r7, [r8]
 80073c6:	e00f      	b.n	80073e8 <_malloc_r+0xa8>
 80073c8:	6822      	ldr	r2, [r4, #0]
 80073ca:	1b52      	subs	r2, r2, r5
 80073cc:	d420      	bmi.n	8007410 <_malloc_r+0xd0>
 80073ce:	2a0b      	cmp	r2, #11
 80073d0:	d917      	bls.n	8007402 <_malloc_r+0xc2>
 80073d2:	1961      	adds	r1, r4, r5
 80073d4:	42a3      	cmp	r3, r4
 80073d6:	6025      	str	r5, [r4, #0]
 80073d8:	bf18      	it	ne
 80073da:	6059      	strne	r1, [r3, #4]
 80073dc:	6863      	ldr	r3, [r4, #4]
 80073de:	bf08      	it	eq
 80073e0:	f8c8 1000 	streq.w	r1, [r8]
 80073e4:	5162      	str	r2, [r4, r5]
 80073e6:	604b      	str	r3, [r1, #4]
 80073e8:	4630      	mov	r0, r6
 80073ea:	f000 f82f 	bl	800744c <__malloc_unlock>
 80073ee:	f104 000b 	add.w	r0, r4, #11
 80073f2:	1d23      	adds	r3, r4, #4
 80073f4:	f020 0007 	bic.w	r0, r0, #7
 80073f8:	1ac2      	subs	r2, r0, r3
 80073fa:	bf1c      	itt	ne
 80073fc:	1a1b      	subne	r3, r3, r0
 80073fe:	50a3      	strne	r3, [r4, r2]
 8007400:	e7af      	b.n	8007362 <_malloc_r+0x22>
 8007402:	6862      	ldr	r2, [r4, #4]
 8007404:	42a3      	cmp	r3, r4
 8007406:	bf0c      	ite	eq
 8007408:	f8c8 2000 	streq.w	r2, [r8]
 800740c:	605a      	strne	r2, [r3, #4]
 800740e:	e7eb      	b.n	80073e8 <_malloc_r+0xa8>
 8007410:	4623      	mov	r3, r4
 8007412:	6864      	ldr	r4, [r4, #4]
 8007414:	e7ae      	b.n	8007374 <_malloc_r+0x34>
 8007416:	463c      	mov	r4, r7
 8007418:	687f      	ldr	r7, [r7, #4]
 800741a:	e7b6      	b.n	800738a <_malloc_r+0x4a>
 800741c:	461a      	mov	r2, r3
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	42a3      	cmp	r3, r4
 8007422:	d1fb      	bne.n	800741c <_malloc_r+0xdc>
 8007424:	2300      	movs	r3, #0
 8007426:	6053      	str	r3, [r2, #4]
 8007428:	e7de      	b.n	80073e8 <_malloc_r+0xa8>
 800742a:	230c      	movs	r3, #12
 800742c:	6033      	str	r3, [r6, #0]
 800742e:	4630      	mov	r0, r6
 8007430:	f000 f80c 	bl	800744c <__malloc_unlock>
 8007434:	e794      	b.n	8007360 <_malloc_r+0x20>
 8007436:	6005      	str	r5, [r0, #0]
 8007438:	e7d6      	b.n	80073e8 <_malloc_r+0xa8>
 800743a:	bf00      	nop
 800743c:	20000524 	.word	0x20000524

08007440 <__malloc_lock>:
 8007440:	4801      	ldr	r0, [pc, #4]	@ (8007448 <__malloc_lock+0x8>)
 8007442:	f7ff b8ae 	b.w	80065a2 <__retarget_lock_acquire_recursive>
 8007446:	bf00      	nop
 8007448:	2000051c 	.word	0x2000051c

0800744c <__malloc_unlock>:
 800744c:	4801      	ldr	r0, [pc, #4]	@ (8007454 <__malloc_unlock+0x8>)
 800744e:	f7ff b8a9 	b.w	80065a4 <__retarget_lock_release_recursive>
 8007452:	bf00      	nop
 8007454:	2000051c 	.word	0x2000051c

08007458 <_Balloc>:
 8007458:	b570      	push	{r4, r5, r6, lr}
 800745a:	69c6      	ldr	r6, [r0, #28]
 800745c:	4604      	mov	r4, r0
 800745e:	460d      	mov	r5, r1
 8007460:	b976      	cbnz	r6, 8007480 <_Balloc+0x28>
 8007462:	2010      	movs	r0, #16
 8007464:	f7ff ff42 	bl	80072ec <malloc>
 8007468:	4602      	mov	r2, r0
 800746a:	61e0      	str	r0, [r4, #28]
 800746c:	b920      	cbnz	r0, 8007478 <_Balloc+0x20>
 800746e:	4b18      	ldr	r3, [pc, #96]	@ (80074d0 <_Balloc+0x78>)
 8007470:	4818      	ldr	r0, [pc, #96]	@ (80074d4 <_Balloc+0x7c>)
 8007472:	216b      	movs	r1, #107	@ 0x6b
 8007474:	f000 fda6 	bl	8007fc4 <__assert_func>
 8007478:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800747c:	6006      	str	r6, [r0, #0]
 800747e:	60c6      	str	r6, [r0, #12]
 8007480:	69e6      	ldr	r6, [r4, #28]
 8007482:	68f3      	ldr	r3, [r6, #12]
 8007484:	b183      	cbz	r3, 80074a8 <_Balloc+0x50>
 8007486:	69e3      	ldr	r3, [r4, #28]
 8007488:	68db      	ldr	r3, [r3, #12]
 800748a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800748e:	b9b8      	cbnz	r0, 80074c0 <_Balloc+0x68>
 8007490:	2101      	movs	r1, #1
 8007492:	fa01 f605 	lsl.w	r6, r1, r5
 8007496:	1d72      	adds	r2, r6, #5
 8007498:	0092      	lsls	r2, r2, #2
 800749a:	4620      	mov	r0, r4
 800749c:	f000 fdb0 	bl	8008000 <_calloc_r>
 80074a0:	b160      	cbz	r0, 80074bc <_Balloc+0x64>
 80074a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80074a6:	e00e      	b.n	80074c6 <_Balloc+0x6e>
 80074a8:	2221      	movs	r2, #33	@ 0x21
 80074aa:	2104      	movs	r1, #4
 80074ac:	4620      	mov	r0, r4
 80074ae:	f000 fda7 	bl	8008000 <_calloc_r>
 80074b2:	69e3      	ldr	r3, [r4, #28]
 80074b4:	60f0      	str	r0, [r6, #12]
 80074b6:	68db      	ldr	r3, [r3, #12]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d1e4      	bne.n	8007486 <_Balloc+0x2e>
 80074bc:	2000      	movs	r0, #0
 80074be:	bd70      	pop	{r4, r5, r6, pc}
 80074c0:	6802      	ldr	r2, [r0, #0]
 80074c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80074c6:	2300      	movs	r3, #0
 80074c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80074cc:	e7f7      	b.n	80074be <_Balloc+0x66>
 80074ce:	bf00      	nop
 80074d0:	08008851 	.word	0x08008851
 80074d4:	080088d1 	.word	0x080088d1

080074d8 <_Bfree>:
 80074d8:	b570      	push	{r4, r5, r6, lr}
 80074da:	69c6      	ldr	r6, [r0, #28]
 80074dc:	4605      	mov	r5, r0
 80074de:	460c      	mov	r4, r1
 80074e0:	b976      	cbnz	r6, 8007500 <_Bfree+0x28>
 80074e2:	2010      	movs	r0, #16
 80074e4:	f7ff ff02 	bl	80072ec <malloc>
 80074e8:	4602      	mov	r2, r0
 80074ea:	61e8      	str	r0, [r5, #28]
 80074ec:	b920      	cbnz	r0, 80074f8 <_Bfree+0x20>
 80074ee:	4b09      	ldr	r3, [pc, #36]	@ (8007514 <_Bfree+0x3c>)
 80074f0:	4809      	ldr	r0, [pc, #36]	@ (8007518 <_Bfree+0x40>)
 80074f2:	218f      	movs	r1, #143	@ 0x8f
 80074f4:	f000 fd66 	bl	8007fc4 <__assert_func>
 80074f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80074fc:	6006      	str	r6, [r0, #0]
 80074fe:	60c6      	str	r6, [r0, #12]
 8007500:	b13c      	cbz	r4, 8007512 <_Bfree+0x3a>
 8007502:	69eb      	ldr	r3, [r5, #28]
 8007504:	6862      	ldr	r2, [r4, #4]
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800750c:	6021      	str	r1, [r4, #0]
 800750e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007512:	bd70      	pop	{r4, r5, r6, pc}
 8007514:	08008851 	.word	0x08008851
 8007518:	080088d1 	.word	0x080088d1

0800751c <__multadd>:
 800751c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007520:	690d      	ldr	r5, [r1, #16]
 8007522:	4607      	mov	r7, r0
 8007524:	460c      	mov	r4, r1
 8007526:	461e      	mov	r6, r3
 8007528:	f101 0c14 	add.w	ip, r1, #20
 800752c:	2000      	movs	r0, #0
 800752e:	f8dc 3000 	ldr.w	r3, [ip]
 8007532:	b299      	uxth	r1, r3
 8007534:	fb02 6101 	mla	r1, r2, r1, r6
 8007538:	0c1e      	lsrs	r6, r3, #16
 800753a:	0c0b      	lsrs	r3, r1, #16
 800753c:	fb02 3306 	mla	r3, r2, r6, r3
 8007540:	b289      	uxth	r1, r1
 8007542:	3001      	adds	r0, #1
 8007544:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007548:	4285      	cmp	r5, r0
 800754a:	f84c 1b04 	str.w	r1, [ip], #4
 800754e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007552:	dcec      	bgt.n	800752e <__multadd+0x12>
 8007554:	b30e      	cbz	r6, 800759a <__multadd+0x7e>
 8007556:	68a3      	ldr	r3, [r4, #8]
 8007558:	42ab      	cmp	r3, r5
 800755a:	dc19      	bgt.n	8007590 <__multadd+0x74>
 800755c:	6861      	ldr	r1, [r4, #4]
 800755e:	4638      	mov	r0, r7
 8007560:	3101      	adds	r1, #1
 8007562:	f7ff ff79 	bl	8007458 <_Balloc>
 8007566:	4680      	mov	r8, r0
 8007568:	b928      	cbnz	r0, 8007576 <__multadd+0x5a>
 800756a:	4602      	mov	r2, r0
 800756c:	4b0c      	ldr	r3, [pc, #48]	@ (80075a0 <__multadd+0x84>)
 800756e:	480d      	ldr	r0, [pc, #52]	@ (80075a4 <__multadd+0x88>)
 8007570:	21ba      	movs	r1, #186	@ 0xba
 8007572:	f000 fd27 	bl	8007fc4 <__assert_func>
 8007576:	6922      	ldr	r2, [r4, #16]
 8007578:	3202      	adds	r2, #2
 800757a:	f104 010c 	add.w	r1, r4, #12
 800757e:	0092      	lsls	r2, r2, #2
 8007580:	300c      	adds	r0, #12
 8007582:	f000 fd11 	bl	8007fa8 <memcpy>
 8007586:	4621      	mov	r1, r4
 8007588:	4638      	mov	r0, r7
 800758a:	f7ff ffa5 	bl	80074d8 <_Bfree>
 800758e:	4644      	mov	r4, r8
 8007590:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007594:	3501      	adds	r5, #1
 8007596:	615e      	str	r6, [r3, #20]
 8007598:	6125      	str	r5, [r4, #16]
 800759a:	4620      	mov	r0, r4
 800759c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075a0:	080088c0 	.word	0x080088c0
 80075a4:	080088d1 	.word	0x080088d1

080075a8 <__hi0bits>:
 80075a8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80075ac:	4603      	mov	r3, r0
 80075ae:	bf36      	itet	cc
 80075b0:	0403      	lslcc	r3, r0, #16
 80075b2:	2000      	movcs	r0, #0
 80075b4:	2010      	movcc	r0, #16
 80075b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80075ba:	bf3c      	itt	cc
 80075bc:	021b      	lslcc	r3, r3, #8
 80075be:	3008      	addcc	r0, #8
 80075c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80075c4:	bf3c      	itt	cc
 80075c6:	011b      	lslcc	r3, r3, #4
 80075c8:	3004      	addcc	r0, #4
 80075ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075ce:	bf3c      	itt	cc
 80075d0:	009b      	lslcc	r3, r3, #2
 80075d2:	3002      	addcc	r0, #2
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	db05      	blt.n	80075e4 <__hi0bits+0x3c>
 80075d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80075dc:	f100 0001 	add.w	r0, r0, #1
 80075e0:	bf08      	it	eq
 80075e2:	2020      	moveq	r0, #32
 80075e4:	4770      	bx	lr

080075e6 <__lo0bits>:
 80075e6:	6803      	ldr	r3, [r0, #0]
 80075e8:	4602      	mov	r2, r0
 80075ea:	f013 0007 	ands.w	r0, r3, #7
 80075ee:	d00b      	beq.n	8007608 <__lo0bits+0x22>
 80075f0:	07d9      	lsls	r1, r3, #31
 80075f2:	d421      	bmi.n	8007638 <__lo0bits+0x52>
 80075f4:	0798      	lsls	r0, r3, #30
 80075f6:	bf49      	itett	mi
 80075f8:	085b      	lsrmi	r3, r3, #1
 80075fa:	089b      	lsrpl	r3, r3, #2
 80075fc:	2001      	movmi	r0, #1
 80075fe:	6013      	strmi	r3, [r2, #0]
 8007600:	bf5c      	itt	pl
 8007602:	6013      	strpl	r3, [r2, #0]
 8007604:	2002      	movpl	r0, #2
 8007606:	4770      	bx	lr
 8007608:	b299      	uxth	r1, r3
 800760a:	b909      	cbnz	r1, 8007610 <__lo0bits+0x2a>
 800760c:	0c1b      	lsrs	r3, r3, #16
 800760e:	2010      	movs	r0, #16
 8007610:	b2d9      	uxtb	r1, r3
 8007612:	b909      	cbnz	r1, 8007618 <__lo0bits+0x32>
 8007614:	3008      	adds	r0, #8
 8007616:	0a1b      	lsrs	r3, r3, #8
 8007618:	0719      	lsls	r1, r3, #28
 800761a:	bf04      	itt	eq
 800761c:	091b      	lsreq	r3, r3, #4
 800761e:	3004      	addeq	r0, #4
 8007620:	0799      	lsls	r1, r3, #30
 8007622:	bf04      	itt	eq
 8007624:	089b      	lsreq	r3, r3, #2
 8007626:	3002      	addeq	r0, #2
 8007628:	07d9      	lsls	r1, r3, #31
 800762a:	d403      	bmi.n	8007634 <__lo0bits+0x4e>
 800762c:	085b      	lsrs	r3, r3, #1
 800762e:	f100 0001 	add.w	r0, r0, #1
 8007632:	d003      	beq.n	800763c <__lo0bits+0x56>
 8007634:	6013      	str	r3, [r2, #0]
 8007636:	4770      	bx	lr
 8007638:	2000      	movs	r0, #0
 800763a:	4770      	bx	lr
 800763c:	2020      	movs	r0, #32
 800763e:	4770      	bx	lr

08007640 <__i2b>:
 8007640:	b510      	push	{r4, lr}
 8007642:	460c      	mov	r4, r1
 8007644:	2101      	movs	r1, #1
 8007646:	f7ff ff07 	bl	8007458 <_Balloc>
 800764a:	4602      	mov	r2, r0
 800764c:	b928      	cbnz	r0, 800765a <__i2b+0x1a>
 800764e:	4b05      	ldr	r3, [pc, #20]	@ (8007664 <__i2b+0x24>)
 8007650:	4805      	ldr	r0, [pc, #20]	@ (8007668 <__i2b+0x28>)
 8007652:	f240 1145 	movw	r1, #325	@ 0x145
 8007656:	f000 fcb5 	bl	8007fc4 <__assert_func>
 800765a:	2301      	movs	r3, #1
 800765c:	6144      	str	r4, [r0, #20]
 800765e:	6103      	str	r3, [r0, #16]
 8007660:	bd10      	pop	{r4, pc}
 8007662:	bf00      	nop
 8007664:	080088c0 	.word	0x080088c0
 8007668:	080088d1 	.word	0x080088d1

0800766c <__multiply>:
 800766c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007670:	4617      	mov	r7, r2
 8007672:	690a      	ldr	r2, [r1, #16]
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	429a      	cmp	r2, r3
 8007678:	bfa8      	it	ge
 800767a:	463b      	movge	r3, r7
 800767c:	4689      	mov	r9, r1
 800767e:	bfa4      	itt	ge
 8007680:	460f      	movge	r7, r1
 8007682:	4699      	movge	r9, r3
 8007684:	693d      	ldr	r5, [r7, #16]
 8007686:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	6879      	ldr	r1, [r7, #4]
 800768e:	eb05 060a 	add.w	r6, r5, sl
 8007692:	42b3      	cmp	r3, r6
 8007694:	b085      	sub	sp, #20
 8007696:	bfb8      	it	lt
 8007698:	3101      	addlt	r1, #1
 800769a:	f7ff fedd 	bl	8007458 <_Balloc>
 800769e:	b930      	cbnz	r0, 80076ae <__multiply+0x42>
 80076a0:	4602      	mov	r2, r0
 80076a2:	4b41      	ldr	r3, [pc, #260]	@ (80077a8 <__multiply+0x13c>)
 80076a4:	4841      	ldr	r0, [pc, #260]	@ (80077ac <__multiply+0x140>)
 80076a6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80076aa:	f000 fc8b 	bl	8007fc4 <__assert_func>
 80076ae:	f100 0414 	add.w	r4, r0, #20
 80076b2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80076b6:	4623      	mov	r3, r4
 80076b8:	2200      	movs	r2, #0
 80076ba:	4573      	cmp	r3, lr
 80076bc:	d320      	bcc.n	8007700 <__multiply+0x94>
 80076be:	f107 0814 	add.w	r8, r7, #20
 80076c2:	f109 0114 	add.w	r1, r9, #20
 80076c6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80076ca:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80076ce:	9302      	str	r3, [sp, #8]
 80076d0:	1beb      	subs	r3, r5, r7
 80076d2:	3b15      	subs	r3, #21
 80076d4:	f023 0303 	bic.w	r3, r3, #3
 80076d8:	3304      	adds	r3, #4
 80076da:	3715      	adds	r7, #21
 80076dc:	42bd      	cmp	r5, r7
 80076de:	bf38      	it	cc
 80076e0:	2304      	movcc	r3, #4
 80076e2:	9301      	str	r3, [sp, #4]
 80076e4:	9b02      	ldr	r3, [sp, #8]
 80076e6:	9103      	str	r1, [sp, #12]
 80076e8:	428b      	cmp	r3, r1
 80076ea:	d80c      	bhi.n	8007706 <__multiply+0x9a>
 80076ec:	2e00      	cmp	r6, #0
 80076ee:	dd03      	ble.n	80076f8 <__multiply+0x8c>
 80076f0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d055      	beq.n	80077a4 <__multiply+0x138>
 80076f8:	6106      	str	r6, [r0, #16]
 80076fa:	b005      	add	sp, #20
 80076fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007700:	f843 2b04 	str.w	r2, [r3], #4
 8007704:	e7d9      	b.n	80076ba <__multiply+0x4e>
 8007706:	f8b1 a000 	ldrh.w	sl, [r1]
 800770a:	f1ba 0f00 	cmp.w	sl, #0
 800770e:	d01f      	beq.n	8007750 <__multiply+0xe4>
 8007710:	46c4      	mov	ip, r8
 8007712:	46a1      	mov	r9, r4
 8007714:	2700      	movs	r7, #0
 8007716:	f85c 2b04 	ldr.w	r2, [ip], #4
 800771a:	f8d9 3000 	ldr.w	r3, [r9]
 800771e:	fa1f fb82 	uxth.w	fp, r2
 8007722:	b29b      	uxth	r3, r3
 8007724:	fb0a 330b 	mla	r3, sl, fp, r3
 8007728:	443b      	add	r3, r7
 800772a:	f8d9 7000 	ldr.w	r7, [r9]
 800772e:	0c12      	lsrs	r2, r2, #16
 8007730:	0c3f      	lsrs	r7, r7, #16
 8007732:	fb0a 7202 	mla	r2, sl, r2, r7
 8007736:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800773a:	b29b      	uxth	r3, r3
 800773c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007740:	4565      	cmp	r5, ip
 8007742:	f849 3b04 	str.w	r3, [r9], #4
 8007746:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800774a:	d8e4      	bhi.n	8007716 <__multiply+0xaa>
 800774c:	9b01      	ldr	r3, [sp, #4]
 800774e:	50e7      	str	r7, [r4, r3]
 8007750:	9b03      	ldr	r3, [sp, #12]
 8007752:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007756:	3104      	adds	r1, #4
 8007758:	f1b9 0f00 	cmp.w	r9, #0
 800775c:	d020      	beq.n	80077a0 <__multiply+0x134>
 800775e:	6823      	ldr	r3, [r4, #0]
 8007760:	4647      	mov	r7, r8
 8007762:	46a4      	mov	ip, r4
 8007764:	f04f 0a00 	mov.w	sl, #0
 8007768:	f8b7 b000 	ldrh.w	fp, [r7]
 800776c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007770:	fb09 220b 	mla	r2, r9, fp, r2
 8007774:	4452      	add	r2, sl
 8007776:	b29b      	uxth	r3, r3
 8007778:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800777c:	f84c 3b04 	str.w	r3, [ip], #4
 8007780:	f857 3b04 	ldr.w	r3, [r7], #4
 8007784:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007788:	f8bc 3000 	ldrh.w	r3, [ip]
 800778c:	fb09 330a 	mla	r3, r9, sl, r3
 8007790:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007794:	42bd      	cmp	r5, r7
 8007796:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800779a:	d8e5      	bhi.n	8007768 <__multiply+0xfc>
 800779c:	9a01      	ldr	r2, [sp, #4]
 800779e:	50a3      	str	r3, [r4, r2]
 80077a0:	3404      	adds	r4, #4
 80077a2:	e79f      	b.n	80076e4 <__multiply+0x78>
 80077a4:	3e01      	subs	r6, #1
 80077a6:	e7a1      	b.n	80076ec <__multiply+0x80>
 80077a8:	080088c0 	.word	0x080088c0
 80077ac:	080088d1 	.word	0x080088d1

080077b0 <__pow5mult>:
 80077b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077b4:	4615      	mov	r5, r2
 80077b6:	f012 0203 	ands.w	r2, r2, #3
 80077ba:	4607      	mov	r7, r0
 80077bc:	460e      	mov	r6, r1
 80077be:	d007      	beq.n	80077d0 <__pow5mult+0x20>
 80077c0:	4c25      	ldr	r4, [pc, #148]	@ (8007858 <__pow5mult+0xa8>)
 80077c2:	3a01      	subs	r2, #1
 80077c4:	2300      	movs	r3, #0
 80077c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80077ca:	f7ff fea7 	bl	800751c <__multadd>
 80077ce:	4606      	mov	r6, r0
 80077d0:	10ad      	asrs	r5, r5, #2
 80077d2:	d03d      	beq.n	8007850 <__pow5mult+0xa0>
 80077d4:	69fc      	ldr	r4, [r7, #28]
 80077d6:	b97c      	cbnz	r4, 80077f8 <__pow5mult+0x48>
 80077d8:	2010      	movs	r0, #16
 80077da:	f7ff fd87 	bl	80072ec <malloc>
 80077de:	4602      	mov	r2, r0
 80077e0:	61f8      	str	r0, [r7, #28]
 80077e2:	b928      	cbnz	r0, 80077f0 <__pow5mult+0x40>
 80077e4:	4b1d      	ldr	r3, [pc, #116]	@ (800785c <__pow5mult+0xac>)
 80077e6:	481e      	ldr	r0, [pc, #120]	@ (8007860 <__pow5mult+0xb0>)
 80077e8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80077ec:	f000 fbea 	bl	8007fc4 <__assert_func>
 80077f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80077f4:	6004      	str	r4, [r0, #0]
 80077f6:	60c4      	str	r4, [r0, #12]
 80077f8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80077fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007800:	b94c      	cbnz	r4, 8007816 <__pow5mult+0x66>
 8007802:	f240 2171 	movw	r1, #625	@ 0x271
 8007806:	4638      	mov	r0, r7
 8007808:	f7ff ff1a 	bl	8007640 <__i2b>
 800780c:	2300      	movs	r3, #0
 800780e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007812:	4604      	mov	r4, r0
 8007814:	6003      	str	r3, [r0, #0]
 8007816:	f04f 0900 	mov.w	r9, #0
 800781a:	07eb      	lsls	r3, r5, #31
 800781c:	d50a      	bpl.n	8007834 <__pow5mult+0x84>
 800781e:	4631      	mov	r1, r6
 8007820:	4622      	mov	r2, r4
 8007822:	4638      	mov	r0, r7
 8007824:	f7ff ff22 	bl	800766c <__multiply>
 8007828:	4631      	mov	r1, r6
 800782a:	4680      	mov	r8, r0
 800782c:	4638      	mov	r0, r7
 800782e:	f7ff fe53 	bl	80074d8 <_Bfree>
 8007832:	4646      	mov	r6, r8
 8007834:	106d      	asrs	r5, r5, #1
 8007836:	d00b      	beq.n	8007850 <__pow5mult+0xa0>
 8007838:	6820      	ldr	r0, [r4, #0]
 800783a:	b938      	cbnz	r0, 800784c <__pow5mult+0x9c>
 800783c:	4622      	mov	r2, r4
 800783e:	4621      	mov	r1, r4
 8007840:	4638      	mov	r0, r7
 8007842:	f7ff ff13 	bl	800766c <__multiply>
 8007846:	6020      	str	r0, [r4, #0]
 8007848:	f8c0 9000 	str.w	r9, [r0]
 800784c:	4604      	mov	r4, r0
 800784e:	e7e4      	b.n	800781a <__pow5mult+0x6a>
 8007850:	4630      	mov	r0, r6
 8007852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007856:	bf00      	nop
 8007858:	08008984 	.word	0x08008984
 800785c:	08008851 	.word	0x08008851
 8007860:	080088d1 	.word	0x080088d1

08007864 <__lshift>:
 8007864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007868:	460c      	mov	r4, r1
 800786a:	6849      	ldr	r1, [r1, #4]
 800786c:	6923      	ldr	r3, [r4, #16]
 800786e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007872:	68a3      	ldr	r3, [r4, #8]
 8007874:	4607      	mov	r7, r0
 8007876:	4691      	mov	r9, r2
 8007878:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800787c:	f108 0601 	add.w	r6, r8, #1
 8007880:	42b3      	cmp	r3, r6
 8007882:	db0b      	blt.n	800789c <__lshift+0x38>
 8007884:	4638      	mov	r0, r7
 8007886:	f7ff fde7 	bl	8007458 <_Balloc>
 800788a:	4605      	mov	r5, r0
 800788c:	b948      	cbnz	r0, 80078a2 <__lshift+0x3e>
 800788e:	4602      	mov	r2, r0
 8007890:	4b28      	ldr	r3, [pc, #160]	@ (8007934 <__lshift+0xd0>)
 8007892:	4829      	ldr	r0, [pc, #164]	@ (8007938 <__lshift+0xd4>)
 8007894:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007898:	f000 fb94 	bl	8007fc4 <__assert_func>
 800789c:	3101      	adds	r1, #1
 800789e:	005b      	lsls	r3, r3, #1
 80078a0:	e7ee      	b.n	8007880 <__lshift+0x1c>
 80078a2:	2300      	movs	r3, #0
 80078a4:	f100 0114 	add.w	r1, r0, #20
 80078a8:	f100 0210 	add.w	r2, r0, #16
 80078ac:	4618      	mov	r0, r3
 80078ae:	4553      	cmp	r3, sl
 80078b0:	db33      	blt.n	800791a <__lshift+0xb6>
 80078b2:	6920      	ldr	r0, [r4, #16]
 80078b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80078b8:	f104 0314 	add.w	r3, r4, #20
 80078bc:	f019 091f 	ands.w	r9, r9, #31
 80078c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80078c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80078c8:	d02b      	beq.n	8007922 <__lshift+0xbe>
 80078ca:	f1c9 0e20 	rsb	lr, r9, #32
 80078ce:	468a      	mov	sl, r1
 80078d0:	2200      	movs	r2, #0
 80078d2:	6818      	ldr	r0, [r3, #0]
 80078d4:	fa00 f009 	lsl.w	r0, r0, r9
 80078d8:	4310      	orrs	r0, r2
 80078da:	f84a 0b04 	str.w	r0, [sl], #4
 80078de:	f853 2b04 	ldr.w	r2, [r3], #4
 80078e2:	459c      	cmp	ip, r3
 80078e4:	fa22 f20e 	lsr.w	r2, r2, lr
 80078e8:	d8f3      	bhi.n	80078d2 <__lshift+0x6e>
 80078ea:	ebac 0304 	sub.w	r3, ip, r4
 80078ee:	3b15      	subs	r3, #21
 80078f0:	f023 0303 	bic.w	r3, r3, #3
 80078f4:	3304      	adds	r3, #4
 80078f6:	f104 0015 	add.w	r0, r4, #21
 80078fa:	4560      	cmp	r0, ip
 80078fc:	bf88      	it	hi
 80078fe:	2304      	movhi	r3, #4
 8007900:	50ca      	str	r2, [r1, r3]
 8007902:	b10a      	cbz	r2, 8007908 <__lshift+0xa4>
 8007904:	f108 0602 	add.w	r6, r8, #2
 8007908:	3e01      	subs	r6, #1
 800790a:	4638      	mov	r0, r7
 800790c:	612e      	str	r6, [r5, #16]
 800790e:	4621      	mov	r1, r4
 8007910:	f7ff fde2 	bl	80074d8 <_Bfree>
 8007914:	4628      	mov	r0, r5
 8007916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800791a:	f842 0f04 	str.w	r0, [r2, #4]!
 800791e:	3301      	adds	r3, #1
 8007920:	e7c5      	b.n	80078ae <__lshift+0x4a>
 8007922:	3904      	subs	r1, #4
 8007924:	f853 2b04 	ldr.w	r2, [r3], #4
 8007928:	f841 2f04 	str.w	r2, [r1, #4]!
 800792c:	459c      	cmp	ip, r3
 800792e:	d8f9      	bhi.n	8007924 <__lshift+0xc0>
 8007930:	e7ea      	b.n	8007908 <__lshift+0xa4>
 8007932:	bf00      	nop
 8007934:	080088c0 	.word	0x080088c0
 8007938:	080088d1 	.word	0x080088d1

0800793c <__mcmp>:
 800793c:	690a      	ldr	r2, [r1, #16]
 800793e:	4603      	mov	r3, r0
 8007940:	6900      	ldr	r0, [r0, #16]
 8007942:	1a80      	subs	r0, r0, r2
 8007944:	b530      	push	{r4, r5, lr}
 8007946:	d10e      	bne.n	8007966 <__mcmp+0x2a>
 8007948:	3314      	adds	r3, #20
 800794a:	3114      	adds	r1, #20
 800794c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007950:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007954:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007958:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800795c:	4295      	cmp	r5, r2
 800795e:	d003      	beq.n	8007968 <__mcmp+0x2c>
 8007960:	d205      	bcs.n	800796e <__mcmp+0x32>
 8007962:	f04f 30ff 	mov.w	r0, #4294967295
 8007966:	bd30      	pop	{r4, r5, pc}
 8007968:	42a3      	cmp	r3, r4
 800796a:	d3f3      	bcc.n	8007954 <__mcmp+0x18>
 800796c:	e7fb      	b.n	8007966 <__mcmp+0x2a>
 800796e:	2001      	movs	r0, #1
 8007970:	e7f9      	b.n	8007966 <__mcmp+0x2a>
	...

08007974 <__mdiff>:
 8007974:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007978:	4689      	mov	r9, r1
 800797a:	4606      	mov	r6, r0
 800797c:	4611      	mov	r1, r2
 800797e:	4648      	mov	r0, r9
 8007980:	4614      	mov	r4, r2
 8007982:	f7ff ffdb 	bl	800793c <__mcmp>
 8007986:	1e05      	subs	r5, r0, #0
 8007988:	d112      	bne.n	80079b0 <__mdiff+0x3c>
 800798a:	4629      	mov	r1, r5
 800798c:	4630      	mov	r0, r6
 800798e:	f7ff fd63 	bl	8007458 <_Balloc>
 8007992:	4602      	mov	r2, r0
 8007994:	b928      	cbnz	r0, 80079a2 <__mdiff+0x2e>
 8007996:	4b3f      	ldr	r3, [pc, #252]	@ (8007a94 <__mdiff+0x120>)
 8007998:	f240 2137 	movw	r1, #567	@ 0x237
 800799c:	483e      	ldr	r0, [pc, #248]	@ (8007a98 <__mdiff+0x124>)
 800799e:	f000 fb11 	bl	8007fc4 <__assert_func>
 80079a2:	2301      	movs	r3, #1
 80079a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80079a8:	4610      	mov	r0, r2
 80079aa:	b003      	add	sp, #12
 80079ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079b0:	bfbc      	itt	lt
 80079b2:	464b      	movlt	r3, r9
 80079b4:	46a1      	movlt	r9, r4
 80079b6:	4630      	mov	r0, r6
 80079b8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80079bc:	bfba      	itte	lt
 80079be:	461c      	movlt	r4, r3
 80079c0:	2501      	movlt	r5, #1
 80079c2:	2500      	movge	r5, #0
 80079c4:	f7ff fd48 	bl	8007458 <_Balloc>
 80079c8:	4602      	mov	r2, r0
 80079ca:	b918      	cbnz	r0, 80079d4 <__mdiff+0x60>
 80079cc:	4b31      	ldr	r3, [pc, #196]	@ (8007a94 <__mdiff+0x120>)
 80079ce:	f240 2145 	movw	r1, #581	@ 0x245
 80079d2:	e7e3      	b.n	800799c <__mdiff+0x28>
 80079d4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80079d8:	6926      	ldr	r6, [r4, #16]
 80079da:	60c5      	str	r5, [r0, #12]
 80079dc:	f109 0310 	add.w	r3, r9, #16
 80079e0:	f109 0514 	add.w	r5, r9, #20
 80079e4:	f104 0e14 	add.w	lr, r4, #20
 80079e8:	f100 0b14 	add.w	fp, r0, #20
 80079ec:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80079f0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80079f4:	9301      	str	r3, [sp, #4]
 80079f6:	46d9      	mov	r9, fp
 80079f8:	f04f 0c00 	mov.w	ip, #0
 80079fc:	9b01      	ldr	r3, [sp, #4]
 80079fe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007a02:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007a06:	9301      	str	r3, [sp, #4]
 8007a08:	fa1f f38a 	uxth.w	r3, sl
 8007a0c:	4619      	mov	r1, r3
 8007a0e:	b283      	uxth	r3, r0
 8007a10:	1acb      	subs	r3, r1, r3
 8007a12:	0c00      	lsrs	r0, r0, #16
 8007a14:	4463      	add	r3, ip
 8007a16:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007a1a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007a1e:	b29b      	uxth	r3, r3
 8007a20:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007a24:	4576      	cmp	r6, lr
 8007a26:	f849 3b04 	str.w	r3, [r9], #4
 8007a2a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007a2e:	d8e5      	bhi.n	80079fc <__mdiff+0x88>
 8007a30:	1b33      	subs	r3, r6, r4
 8007a32:	3b15      	subs	r3, #21
 8007a34:	f023 0303 	bic.w	r3, r3, #3
 8007a38:	3415      	adds	r4, #21
 8007a3a:	3304      	adds	r3, #4
 8007a3c:	42a6      	cmp	r6, r4
 8007a3e:	bf38      	it	cc
 8007a40:	2304      	movcc	r3, #4
 8007a42:	441d      	add	r5, r3
 8007a44:	445b      	add	r3, fp
 8007a46:	461e      	mov	r6, r3
 8007a48:	462c      	mov	r4, r5
 8007a4a:	4544      	cmp	r4, r8
 8007a4c:	d30e      	bcc.n	8007a6c <__mdiff+0xf8>
 8007a4e:	f108 0103 	add.w	r1, r8, #3
 8007a52:	1b49      	subs	r1, r1, r5
 8007a54:	f021 0103 	bic.w	r1, r1, #3
 8007a58:	3d03      	subs	r5, #3
 8007a5a:	45a8      	cmp	r8, r5
 8007a5c:	bf38      	it	cc
 8007a5e:	2100      	movcc	r1, #0
 8007a60:	440b      	add	r3, r1
 8007a62:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007a66:	b191      	cbz	r1, 8007a8e <__mdiff+0x11a>
 8007a68:	6117      	str	r7, [r2, #16]
 8007a6a:	e79d      	b.n	80079a8 <__mdiff+0x34>
 8007a6c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007a70:	46e6      	mov	lr, ip
 8007a72:	0c08      	lsrs	r0, r1, #16
 8007a74:	fa1c fc81 	uxtah	ip, ip, r1
 8007a78:	4471      	add	r1, lr
 8007a7a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007a7e:	b289      	uxth	r1, r1
 8007a80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007a84:	f846 1b04 	str.w	r1, [r6], #4
 8007a88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007a8c:	e7dd      	b.n	8007a4a <__mdiff+0xd6>
 8007a8e:	3f01      	subs	r7, #1
 8007a90:	e7e7      	b.n	8007a62 <__mdiff+0xee>
 8007a92:	bf00      	nop
 8007a94:	080088c0 	.word	0x080088c0
 8007a98:	080088d1 	.word	0x080088d1

08007a9c <__d2b>:
 8007a9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007aa0:	460f      	mov	r7, r1
 8007aa2:	2101      	movs	r1, #1
 8007aa4:	ec59 8b10 	vmov	r8, r9, d0
 8007aa8:	4616      	mov	r6, r2
 8007aaa:	f7ff fcd5 	bl	8007458 <_Balloc>
 8007aae:	4604      	mov	r4, r0
 8007ab0:	b930      	cbnz	r0, 8007ac0 <__d2b+0x24>
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	4b23      	ldr	r3, [pc, #140]	@ (8007b44 <__d2b+0xa8>)
 8007ab6:	4824      	ldr	r0, [pc, #144]	@ (8007b48 <__d2b+0xac>)
 8007ab8:	f240 310f 	movw	r1, #783	@ 0x30f
 8007abc:	f000 fa82 	bl	8007fc4 <__assert_func>
 8007ac0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007ac4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007ac8:	b10d      	cbz	r5, 8007ace <__d2b+0x32>
 8007aca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007ace:	9301      	str	r3, [sp, #4]
 8007ad0:	f1b8 0300 	subs.w	r3, r8, #0
 8007ad4:	d023      	beq.n	8007b1e <__d2b+0x82>
 8007ad6:	4668      	mov	r0, sp
 8007ad8:	9300      	str	r3, [sp, #0]
 8007ada:	f7ff fd84 	bl	80075e6 <__lo0bits>
 8007ade:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007ae2:	b1d0      	cbz	r0, 8007b1a <__d2b+0x7e>
 8007ae4:	f1c0 0320 	rsb	r3, r0, #32
 8007ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8007aec:	430b      	orrs	r3, r1
 8007aee:	40c2      	lsrs	r2, r0
 8007af0:	6163      	str	r3, [r4, #20]
 8007af2:	9201      	str	r2, [sp, #4]
 8007af4:	9b01      	ldr	r3, [sp, #4]
 8007af6:	61a3      	str	r3, [r4, #24]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	bf0c      	ite	eq
 8007afc:	2201      	moveq	r2, #1
 8007afe:	2202      	movne	r2, #2
 8007b00:	6122      	str	r2, [r4, #16]
 8007b02:	b1a5      	cbz	r5, 8007b2e <__d2b+0x92>
 8007b04:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007b08:	4405      	add	r5, r0
 8007b0a:	603d      	str	r5, [r7, #0]
 8007b0c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007b10:	6030      	str	r0, [r6, #0]
 8007b12:	4620      	mov	r0, r4
 8007b14:	b003      	add	sp, #12
 8007b16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007b1a:	6161      	str	r1, [r4, #20]
 8007b1c:	e7ea      	b.n	8007af4 <__d2b+0x58>
 8007b1e:	a801      	add	r0, sp, #4
 8007b20:	f7ff fd61 	bl	80075e6 <__lo0bits>
 8007b24:	9b01      	ldr	r3, [sp, #4]
 8007b26:	6163      	str	r3, [r4, #20]
 8007b28:	3020      	adds	r0, #32
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	e7e8      	b.n	8007b00 <__d2b+0x64>
 8007b2e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007b32:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007b36:	6038      	str	r0, [r7, #0]
 8007b38:	6918      	ldr	r0, [r3, #16]
 8007b3a:	f7ff fd35 	bl	80075a8 <__hi0bits>
 8007b3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007b42:	e7e5      	b.n	8007b10 <__d2b+0x74>
 8007b44:	080088c0 	.word	0x080088c0
 8007b48:	080088d1 	.word	0x080088d1

08007b4c <__ssputs_r>:
 8007b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b50:	688e      	ldr	r6, [r1, #8]
 8007b52:	461f      	mov	r7, r3
 8007b54:	42be      	cmp	r6, r7
 8007b56:	680b      	ldr	r3, [r1, #0]
 8007b58:	4682      	mov	sl, r0
 8007b5a:	460c      	mov	r4, r1
 8007b5c:	4690      	mov	r8, r2
 8007b5e:	d82d      	bhi.n	8007bbc <__ssputs_r+0x70>
 8007b60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007b68:	d026      	beq.n	8007bb8 <__ssputs_r+0x6c>
 8007b6a:	6965      	ldr	r5, [r4, #20]
 8007b6c:	6909      	ldr	r1, [r1, #16]
 8007b6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b72:	eba3 0901 	sub.w	r9, r3, r1
 8007b76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007b7a:	1c7b      	adds	r3, r7, #1
 8007b7c:	444b      	add	r3, r9
 8007b7e:	106d      	asrs	r5, r5, #1
 8007b80:	429d      	cmp	r5, r3
 8007b82:	bf38      	it	cc
 8007b84:	461d      	movcc	r5, r3
 8007b86:	0553      	lsls	r3, r2, #21
 8007b88:	d527      	bpl.n	8007bda <__ssputs_r+0x8e>
 8007b8a:	4629      	mov	r1, r5
 8007b8c:	f7ff fbd8 	bl	8007340 <_malloc_r>
 8007b90:	4606      	mov	r6, r0
 8007b92:	b360      	cbz	r0, 8007bee <__ssputs_r+0xa2>
 8007b94:	6921      	ldr	r1, [r4, #16]
 8007b96:	464a      	mov	r2, r9
 8007b98:	f000 fa06 	bl	8007fa8 <memcpy>
 8007b9c:	89a3      	ldrh	r3, [r4, #12]
 8007b9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007ba2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ba6:	81a3      	strh	r3, [r4, #12]
 8007ba8:	6126      	str	r6, [r4, #16]
 8007baa:	6165      	str	r5, [r4, #20]
 8007bac:	444e      	add	r6, r9
 8007bae:	eba5 0509 	sub.w	r5, r5, r9
 8007bb2:	6026      	str	r6, [r4, #0]
 8007bb4:	60a5      	str	r5, [r4, #8]
 8007bb6:	463e      	mov	r6, r7
 8007bb8:	42be      	cmp	r6, r7
 8007bba:	d900      	bls.n	8007bbe <__ssputs_r+0x72>
 8007bbc:	463e      	mov	r6, r7
 8007bbe:	6820      	ldr	r0, [r4, #0]
 8007bc0:	4632      	mov	r2, r6
 8007bc2:	4641      	mov	r1, r8
 8007bc4:	f000 f9c6 	bl	8007f54 <memmove>
 8007bc8:	68a3      	ldr	r3, [r4, #8]
 8007bca:	1b9b      	subs	r3, r3, r6
 8007bcc:	60a3      	str	r3, [r4, #8]
 8007bce:	6823      	ldr	r3, [r4, #0]
 8007bd0:	4433      	add	r3, r6
 8007bd2:	6023      	str	r3, [r4, #0]
 8007bd4:	2000      	movs	r0, #0
 8007bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bda:	462a      	mov	r2, r5
 8007bdc:	f000 fa36 	bl	800804c <_realloc_r>
 8007be0:	4606      	mov	r6, r0
 8007be2:	2800      	cmp	r0, #0
 8007be4:	d1e0      	bne.n	8007ba8 <__ssputs_r+0x5c>
 8007be6:	6921      	ldr	r1, [r4, #16]
 8007be8:	4650      	mov	r0, sl
 8007bea:	f7ff fb35 	bl	8007258 <_free_r>
 8007bee:	230c      	movs	r3, #12
 8007bf0:	f8ca 3000 	str.w	r3, [sl]
 8007bf4:	89a3      	ldrh	r3, [r4, #12]
 8007bf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bfa:	81a3      	strh	r3, [r4, #12]
 8007bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8007c00:	e7e9      	b.n	8007bd6 <__ssputs_r+0x8a>
	...

08007c04 <_svfiprintf_r>:
 8007c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c08:	4698      	mov	r8, r3
 8007c0a:	898b      	ldrh	r3, [r1, #12]
 8007c0c:	061b      	lsls	r3, r3, #24
 8007c0e:	b09d      	sub	sp, #116	@ 0x74
 8007c10:	4607      	mov	r7, r0
 8007c12:	460d      	mov	r5, r1
 8007c14:	4614      	mov	r4, r2
 8007c16:	d510      	bpl.n	8007c3a <_svfiprintf_r+0x36>
 8007c18:	690b      	ldr	r3, [r1, #16]
 8007c1a:	b973      	cbnz	r3, 8007c3a <_svfiprintf_r+0x36>
 8007c1c:	2140      	movs	r1, #64	@ 0x40
 8007c1e:	f7ff fb8f 	bl	8007340 <_malloc_r>
 8007c22:	6028      	str	r0, [r5, #0]
 8007c24:	6128      	str	r0, [r5, #16]
 8007c26:	b930      	cbnz	r0, 8007c36 <_svfiprintf_r+0x32>
 8007c28:	230c      	movs	r3, #12
 8007c2a:	603b      	str	r3, [r7, #0]
 8007c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c30:	b01d      	add	sp, #116	@ 0x74
 8007c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c36:	2340      	movs	r3, #64	@ 0x40
 8007c38:	616b      	str	r3, [r5, #20]
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c3e:	2320      	movs	r3, #32
 8007c40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007c44:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c48:	2330      	movs	r3, #48	@ 0x30
 8007c4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007de8 <_svfiprintf_r+0x1e4>
 8007c4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007c52:	f04f 0901 	mov.w	r9, #1
 8007c56:	4623      	mov	r3, r4
 8007c58:	469a      	mov	sl, r3
 8007c5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c5e:	b10a      	cbz	r2, 8007c64 <_svfiprintf_r+0x60>
 8007c60:	2a25      	cmp	r2, #37	@ 0x25
 8007c62:	d1f9      	bne.n	8007c58 <_svfiprintf_r+0x54>
 8007c64:	ebba 0b04 	subs.w	fp, sl, r4
 8007c68:	d00b      	beq.n	8007c82 <_svfiprintf_r+0x7e>
 8007c6a:	465b      	mov	r3, fp
 8007c6c:	4622      	mov	r2, r4
 8007c6e:	4629      	mov	r1, r5
 8007c70:	4638      	mov	r0, r7
 8007c72:	f7ff ff6b 	bl	8007b4c <__ssputs_r>
 8007c76:	3001      	adds	r0, #1
 8007c78:	f000 80a7 	beq.w	8007dca <_svfiprintf_r+0x1c6>
 8007c7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c7e:	445a      	add	r2, fp
 8007c80:	9209      	str	r2, [sp, #36]	@ 0x24
 8007c82:	f89a 3000 	ldrb.w	r3, [sl]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	f000 809f 	beq.w	8007dca <_svfiprintf_r+0x1c6>
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	f04f 32ff 	mov.w	r2, #4294967295
 8007c92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c96:	f10a 0a01 	add.w	sl, sl, #1
 8007c9a:	9304      	str	r3, [sp, #16]
 8007c9c:	9307      	str	r3, [sp, #28]
 8007c9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007ca2:	931a      	str	r3, [sp, #104]	@ 0x68
 8007ca4:	4654      	mov	r4, sl
 8007ca6:	2205      	movs	r2, #5
 8007ca8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cac:	484e      	ldr	r0, [pc, #312]	@ (8007de8 <_svfiprintf_r+0x1e4>)
 8007cae:	f7f8 fa97 	bl	80001e0 <memchr>
 8007cb2:	9a04      	ldr	r2, [sp, #16]
 8007cb4:	b9d8      	cbnz	r0, 8007cee <_svfiprintf_r+0xea>
 8007cb6:	06d0      	lsls	r0, r2, #27
 8007cb8:	bf44      	itt	mi
 8007cba:	2320      	movmi	r3, #32
 8007cbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007cc0:	0711      	lsls	r1, r2, #28
 8007cc2:	bf44      	itt	mi
 8007cc4:	232b      	movmi	r3, #43	@ 0x2b
 8007cc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007cca:	f89a 3000 	ldrb.w	r3, [sl]
 8007cce:	2b2a      	cmp	r3, #42	@ 0x2a
 8007cd0:	d015      	beq.n	8007cfe <_svfiprintf_r+0xfa>
 8007cd2:	9a07      	ldr	r2, [sp, #28]
 8007cd4:	4654      	mov	r4, sl
 8007cd6:	2000      	movs	r0, #0
 8007cd8:	f04f 0c0a 	mov.w	ip, #10
 8007cdc:	4621      	mov	r1, r4
 8007cde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ce2:	3b30      	subs	r3, #48	@ 0x30
 8007ce4:	2b09      	cmp	r3, #9
 8007ce6:	d94b      	bls.n	8007d80 <_svfiprintf_r+0x17c>
 8007ce8:	b1b0      	cbz	r0, 8007d18 <_svfiprintf_r+0x114>
 8007cea:	9207      	str	r2, [sp, #28]
 8007cec:	e014      	b.n	8007d18 <_svfiprintf_r+0x114>
 8007cee:	eba0 0308 	sub.w	r3, r0, r8
 8007cf2:	fa09 f303 	lsl.w	r3, r9, r3
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	9304      	str	r3, [sp, #16]
 8007cfa:	46a2      	mov	sl, r4
 8007cfc:	e7d2      	b.n	8007ca4 <_svfiprintf_r+0xa0>
 8007cfe:	9b03      	ldr	r3, [sp, #12]
 8007d00:	1d19      	adds	r1, r3, #4
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	9103      	str	r1, [sp, #12]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	bfbb      	ittet	lt
 8007d0a:	425b      	neglt	r3, r3
 8007d0c:	f042 0202 	orrlt.w	r2, r2, #2
 8007d10:	9307      	strge	r3, [sp, #28]
 8007d12:	9307      	strlt	r3, [sp, #28]
 8007d14:	bfb8      	it	lt
 8007d16:	9204      	strlt	r2, [sp, #16]
 8007d18:	7823      	ldrb	r3, [r4, #0]
 8007d1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d1c:	d10a      	bne.n	8007d34 <_svfiprintf_r+0x130>
 8007d1e:	7863      	ldrb	r3, [r4, #1]
 8007d20:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d22:	d132      	bne.n	8007d8a <_svfiprintf_r+0x186>
 8007d24:	9b03      	ldr	r3, [sp, #12]
 8007d26:	1d1a      	adds	r2, r3, #4
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	9203      	str	r2, [sp, #12]
 8007d2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007d30:	3402      	adds	r4, #2
 8007d32:	9305      	str	r3, [sp, #20]
 8007d34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007df8 <_svfiprintf_r+0x1f4>
 8007d38:	7821      	ldrb	r1, [r4, #0]
 8007d3a:	2203      	movs	r2, #3
 8007d3c:	4650      	mov	r0, sl
 8007d3e:	f7f8 fa4f 	bl	80001e0 <memchr>
 8007d42:	b138      	cbz	r0, 8007d54 <_svfiprintf_r+0x150>
 8007d44:	9b04      	ldr	r3, [sp, #16]
 8007d46:	eba0 000a 	sub.w	r0, r0, sl
 8007d4a:	2240      	movs	r2, #64	@ 0x40
 8007d4c:	4082      	lsls	r2, r0
 8007d4e:	4313      	orrs	r3, r2
 8007d50:	3401      	adds	r4, #1
 8007d52:	9304      	str	r3, [sp, #16]
 8007d54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d58:	4824      	ldr	r0, [pc, #144]	@ (8007dec <_svfiprintf_r+0x1e8>)
 8007d5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007d5e:	2206      	movs	r2, #6
 8007d60:	f7f8 fa3e 	bl	80001e0 <memchr>
 8007d64:	2800      	cmp	r0, #0
 8007d66:	d036      	beq.n	8007dd6 <_svfiprintf_r+0x1d2>
 8007d68:	4b21      	ldr	r3, [pc, #132]	@ (8007df0 <_svfiprintf_r+0x1ec>)
 8007d6a:	bb1b      	cbnz	r3, 8007db4 <_svfiprintf_r+0x1b0>
 8007d6c:	9b03      	ldr	r3, [sp, #12]
 8007d6e:	3307      	adds	r3, #7
 8007d70:	f023 0307 	bic.w	r3, r3, #7
 8007d74:	3308      	adds	r3, #8
 8007d76:	9303      	str	r3, [sp, #12]
 8007d78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d7a:	4433      	add	r3, r6
 8007d7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d7e:	e76a      	b.n	8007c56 <_svfiprintf_r+0x52>
 8007d80:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d84:	460c      	mov	r4, r1
 8007d86:	2001      	movs	r0, #1
 8007d88:	e7a8      	b.n	8007cdc <_svfiprintf_r+0xd8>
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	3401      	adds	r4, #1
 8007d8e:	9305      	str	r3, [sp, #20]
 8007d90:	4619      	mov	r1, r3
 8007d92:	f04f 0c0a 	mov.w	ip, #10
 8007d96:	4620      	mov	r0, r4
 8007d98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d9c:	3a30      	subs	r2, #48	@ 0x30
 8007d9e:	2a09      	cmp	r2, #9
 8007da0:	d903      	bls.n	8007daa <_svfiprintf_r+0x1a6>
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d0c6      	beq.n	8007d34 <_svfiprintf_r+0x130>
 8007da6:	9105      	str	r1, [sp, #20]
 8007da8:	e7c4      	b.n	8007d34 <_svfiprintf_r+0x130>
 8007daa:	fb0c 2101 	mla	r1, ip, r1, r2
 8007dae:	4604      	mov	r4, r0
 8007db0:	2301      	movs	r3, #1
 8007db2:	e7f0      	b.n	8007d96 <_svfiprintf_r+0x192>
 8007db4:	ab03      	add	r3, sp, #12
 8007db6:	9300      	str	r3, [sp, #0]
 8007db8:	462a      	mov	r2, r5
 8007dba:	4b0e      	ldr	r3, [pc, #56]	@ (8007df4 <_svfiprintf_r+0x1f0>)
 8007dbc:	a904      	add	r1, sp, #16
 8007dbe:	4638      	mov	r0, r7
 8007dc0:	f7fd fe94 	bl	8005aec <_printf_float>
 8007dc4:	1c42      	adds	r2, r0, #1
 8007dc6:	4606      	mov	r6, r0
 8007dc8:	d1d6      	bne.n	8007d78 <_svfiprintf_r+0x174>
 8007dca:	89ab      	ldrh	r3, [r5, #12]
 8007dcc:	065b      	lsls	r3, r3, #25
 8007dce:	f53f af2d 	bmi.w	8007c2c <_svfiprintf_r+0x28>
 8007dd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007dd4:	e72c      	b.n	8007c30 <_svfiprintf_r+0x2c>
 8007dd6:	ab03      	add	r3, sp, #12
 8007dd8:	9300      	str	r3, [sp, #0]
 8007dda:	462a      	mov	r2, r5
 8007ddc:	4b05      	ldr	r3, [pc, #20]	@ (8007df4 <_svfiprintf_r+0x1f0>)
 8007dde:	a904      	add	r1, sp, #16
 8007de0:	4638      	mov	r0, r7
 8007de2:	f7fe f91b 	bl	800601c <_printf_i>
 8007de6:	e7ed      	b.n	8007dc4 <_svfiprintf_r+0x1c0>
 8007de8:	0800892a 	.word	0x0800892a
 8007dec:	08008934 	.word	0x08008934
 8007df0:	08005aed 	.word	0x08005aed
 8007df4:	08007b4d 	.word	0x08007b4d
 8007df8:	08008930 	.word	0x08008930

08007dfc <__sflush_r>:
 8007dfc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e04:	0716      	lsls	r6, r2, #28
 8007e06:	4605      	mov	r5, r0
 8007e08:	460c      	mov	r4, r1
 8007e0a:	d454      	bmi.n	8007eb6 <__sflush_r+0xba>
 8007e0c:	684b      	ldr	r3, [r1, #4]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	dc02      	bgt.n	8007e18 <__sflush_r+0x1c>
 8007e12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	dd48      	ble.n	8007eaa <__sflush_r+0xae>
 8007e18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e1a:	2e00      	cmp	r6, #0
 8007e1c:	d045      	beq.n	8007eaa <__sflush_r+0xae>
 8007e1e:	2300      	movs	r3, #0
 8007e20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007e24:	682f      	ldr	r7, [r5, #0]
 8007e26:	6a21      	ldr	r1, [r4, #32]
 8007e28:	602b      	str	r3, [r5, #0]
 8007e2a:	d030      	beq.n	8007e8e <__sflush_r+0x92>
 8007e2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007e2e:	89a3      	ldrh	r3, [r4, #12]
 8007e30:	0759      	lsls	r1, r3, #29
 8007e32:	d505      	bpl.n	8007e40 <__sflush_r+0x44>
 8007e34:	6863      	ldr	r3, [r4, #4]
 8007e36:	1ad2      	subs	r2, r2, r3
 8007e38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007e3a:	b10b      	cbz	r3, 8007e40 <__sflush_r+0x44>
 8007e3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007e3e:	1ad2      	subs	r2, r2, r3
 8007e40:	2300      	movs	r3, #0
 8007e42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007e44:	6a21      	ldr	r1, [r4, #32]
 8007e46:	4628      	mov	r0, r5
 8007e48:	47b0      	blx	r6
 8007e4a:	1c43      	adds	r3, r0, #1
 8007e4c:	89a3      	ldrh	r3, [r4, #12]
 8007e4e:	d106      	bne.n	8007e5e <__sflush_r+0x62>
 8007e50:	6829      	ldr	r1, [r5, #0]
 8007e52:	291d      	cmp	r1, #29
 8007e54:	d82b      	bhi.n	8007eae <__sflush_r+0xb2>
 8007e56:	4a2a      	ldr	r2, [pc, #168]	@ (8007f00 <__sflush_r+0x104>)
 8007e58:	40ca      	lsrs	r2, r1
 8007e5a:	07d6      	lsls	r6, r2, #31
 8007e5c:	d527      	bpl.n	8007eae <__sflush_r+0xb2>
 8007e5e:	2200      	movs	r2, #0
 8007e60:	6062      	str	r2, [r4, #4]
 8007e62:	04d9      	lsls	r1, r3, #19
 8007e64:	6922      	ldr	r2, [r4, #16]
 8007e66:	6022      	str	r2, [r4, #0]
 8007e68:	d504      	bpl.n	8007e74 <__sflush_r+0x78>
 8007e6a:	1c42      	adds	r2, r0, #1
 8007e6c:	d101      	bne.n	8007e72 <__sflush_r+0x76>
 8007e6e:	682b      	ldr	r3, [r5, #0]
 8007e70:	b903      	cbnz	r3, 8007e74 <__sflush_r+0x78>
 8007e72:	6560      	str	r0, [r4, #84]	@ 0x54
 8007e74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e76:	602f      	str	r7, [r5, #0]
 8007e78:	b1b9      	cbz	r1, 8007eaa <__sflush_r+0xae>
 8007e7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e7e:	4299      	cmp	r1, r3
 8007e80:	d002      	beq.n	8007e88 <__sflush_r+0x8c>
 8007e82:	4628      	mov	r0, r5
 8007e84:	f7ff f9e8 	bl	8007258 <_free_r>
 8007e88:	2300      	movs	r3, #0
 8007e8a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e8c:	e00d      	b.n	8007eaa <__sflush_r+0xae>
 8007e8e:	2301      	movs	r3, #1
 8007e90:	4628      	mov	r0, r5
 8007e92:	47b0      	blx	r6
 8007e94:	4602      	mov	r2, r0
 8007e96:	1c50      	adds	r0, r2, #1
 8007e98:	d1c9      	bne.n	8007e2e <__sflush_r+0x32>
 8007e9a:	682b      	ldr	r3, [r5, #0]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d0c6      	beq.n	8007e2e <__sflush_r+0x32>
 8007ea0:	2b1d      	cmp	r3, #29
 8007ea2:	d001      	beq.n	8007ea8 <__sflush_r+0xac>
 8007ea4:	2b16      	cmp	r3, #22
 8007ea6:	d11e      	bne.n	8007ee6 <__sflush_r+0xea>
 8007ea8:	602f      	str	r7, [r5, #0]
 8007eaa:	2000      	movs	r0, #0
 8007eac:	e022      	b.n	8007ef4 <__sflush_r+0xf8>
 8007eae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007eb2:	b21b      	sxth	r3, r3
 8007eb4:	e01b      	b.n	8007eee <__sflush_r+0xf2>
 8007eb6:	690f      	ldr	r7, [r1, #16]
 8007eb8:	2f00      	cmp	r7, #0
 8007eba:	d0f6      	beq.n	8007eaa <__sflush_r+0xae>
 8007ebc:	0793      	lsls	r3, r2, #30
 8007ebe:	680e      	ldr	r6, [r1, #0]
 8007ec0:	bf08      	it	eq
 8007ec2:	694b      	ldreq	r3, [r1, #20]
 8007ec4:	600f      	str	r7, [r1, #0]
 8007ec6:	bf18      	it	ne
 8007ec8:	2300      	movne	r3, #0
 8007eca:	eba6 0807 	sub.w	r8, r6, r7
 8007ece:	608b      	str	r3, [r1, #8]
 8007ed0:	f1b8 0f00 	cmp.w	r8, #0
 8007ed4:	dde9      	ble.n	8007eaa <__sflush_r+0xae>
 8007ed6:	6a21      	ldr	r1, [r4, #32]
 8007ed8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007eda:	4643      	mov	r3, r8
 8007edc:	463a      	mov	r2, r7
 8007ede:	4628      	mov	r0, r5
 8007ee0:	47b0      	blx	r6
 8007ee2:	2800      	cmp	r0, #0
 8007ee4:	dc08      	bgt.n	8007ef8 <__sflush_r+0xfc>
 8007ee6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007eea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007eee:	81a3      	strh	r3, [r4, #12]
 8007ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ef8:	4407      	add	r7, r0
 8007efa:	eba8 0800 	sub.w	r8, r8, r0
 8007efe:	e7e7      	b.n	8007ed0 <__sflush_r+0xd4>
 8007f00:	20400001 	.word	0x20400001

08007f04 <_fflush_r>:
 8007f04:	b538      	push	{r3, r4, r5, lr}
 8007f06:	690b      	ldr	r3, [r1, #16]
 8007f08:	4605      	mov	r5, r0
 8007f0a:	460c      	mov	r4, r1
 8007f0c:	b913      	cbnz	r3, 8007f14 <_fflush_r+0x10>
 8007f0e:	2500      	movs	r5, #0
 8007f10:	4628      	mov	r0, r5
 8007f12:	bd38      	pop	{r3, r4, r5, pc}
 8007f14:	b118      	cbz	r0, 8007f1e <_fflush_r+0x1a>
 8007f16:	6a03      	ldr	r3, [r0, #32]
 8007f18:	b90b      	cbnz	r3, 8007f1e <_fflush_r+0x1a>
 8007f1a:	f7fe fa29 	bl	8006370 <__sinit>
 8007f1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d0f3      	beq.n	8007f0e <_fflush_r+0xa>
 8007f26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007f28:	07d0      	lsls	r0, r2, #31
 8007f2a:	d404      	bmi.n	8007f36 <_fflush_r+0x32>
 8007f2c:	0599      	lsls	r1, r3, #22
 8007f2e:	d402      	bmi.n	8007f36 <_fflush_r+0x32>
 8007f30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f32:	f7fe fb36 	bl	80065a2 <__retarget_lock_acquire_recursive>
 8007f36:	4628      	mov	r0, r5
 8007f38:	4621      	mov	r1, r4
 8007f3a:	f7ff ff5f 	bl	8007dfc <__sflush_r>
 8007f3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f40:	07da      	lsls	r2, r3, #31
 8007f42:	4605      	mov	r5, r0
 8007f44:	d4e4      	bmi.n	8007f10 <_fflush_r+0xc>
 8007f46:	89a3      	ldrh	r3, [r4, #12]
 8007f48:	059b      	lsls	r3, r3, #22
 8007f4a:	d4e1      	bmi.n	8007f10 <_fflush_r+0xc>
 8007f4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f4e:	f7fe fb29 	bl	80065a4 <__retarget_lock_release_recursive>
 8007f52:	e7dd      	b.n	8007f10 <_fflush_r+0xc>

08007f54 <memmove>:
 8007f54:	4288      	cmp	r0, r1
 8007f56:	b510      	push	{r4, lr}
 8007f58:	eb01 0402 	add.w	r4, r1, r2
 8007f5c:	d902      	bls.n	8007f64 <memmove+0x10>
 8007f5e:	4284      	cmp	r4, r0
 8007f60:	4623      	mov	r3, r4
 8007f62:	d807      	bhi.n	8007f74 <memmove+0x20>
 8007f64:	1e43      	subs	r3, r0, #1
 8007f66:	42a1      	cmp	r1, r4
 8007f68:	d008      	beq.n	8007f7c <memmove+0x28>
 8007f6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f72:	e7f8      	b.n	8007f66 <memmove+0x12>
 8007f74:	4402      	add	r2, r0
 8007f76:	4601      	mov	r1, r0
 8007f78:	428a      	cmp	r2, r1
 8007f7a:	d100      	bne.n	8007f7e <memmove+0x2a>
 8007f7c:	bd10      	pop	{r4, pc}
 8007f7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007f82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007f86:	e7f7      	b.n	8007f78 <memmove+0x24>

08007f88 <_sbrk_r>:
 8007f88:	b538      	push	{r3, r4, r5, lr}
 8007f8a:	4d06      	ldr	r5, [pc, #24]	@ (8007fa4 <_sbrk_r+0x1c>)
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	4604      	mov	r4, r0
 8007f90:	4608      	mov	r0, r1
 8007f92:	602b      	str	r3, [r5, #0]
 8007f94:	f7fa fa70 	bl	8002478 <_sbrk>
 8007f98:	1c43      	adds	r3, r0, #1
 8007f9a:	d102      	bne.n	8007fa2 <_sbrk_r+0x1a>
 8007f9c:	682b      	ldr	r3, [r5, #0]
 8007f9e:	b103      	cbz	r3, 8007fa2 <_sbrk_r+0x1a>
 8007fa0:	6023      	str	r3, [r4, #0]
 8007fa2:	bd38      	pop	{r3, r4, r5, pc}
 8007fa4:	20000518 	.word	0x20000518

08007fa8 <memcpy>:
 8007fa8:	440a      	add	r2, r1
 8007faa:	4291      	cmp	r1, r2
 8007fac:	f100 33ff 	add.w	r3, r0, #4294967295
 8007fb0:	d100      	bne.n	8007fb4 <memcpy+0xc>
 8007fb2:	4770      	bx	lr
 8007fb4:	b510      	push	{r4, lr}
 8007fb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007fba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007fbe:	4291      	cmp	r1, r2
 8007fc0:	d1f9      	bne.n	8007fb6 <memcpy+0xe>
 8007fc2:	bd10      	pop	{r4, pc}

08007fc4 <__assert_func>:
 8007fc4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007fc6:	4614      	mov	r4, r2
 8007fc8:	461a      	mov	r2, r3
 8007fca:	4b09      	ldr	r3, [pc, #36]	@ (8007ff0 <__assert_func+0x2c>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	4605      	mov	r5, r0
 8007fd0:	68d8      	ldr	r0, [r3, #12]
 8007fd2:	b14c      	cbz	r4, 8007fe8 <__assert_func+0x24>
 8007fd4:	4b07      	ldr	r3, [pc, #28]	@ (8007ff4 <__assert_func+0x30>)
 8007fd6:	9100      	str	r1, [sp, #0]
 8007fd8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007fdc:	4906      	ldr	r1, [pc, #24]	@ (8007ff8 <__assert_func+0x34>)
 8007fde:	462b      	mov	r3, r5
 8007fe0:	f000 f870 	bl	80080c4 <fiprintf>
 8007fe4:	f000 f880 	bl	80080e8 <abort>
 8007fe8:	4b04      	ldr	r3, [pc, #16]	@ (8007ffc <__assert_func+0x38>)
 8007fea:	461c      	mov	r4, r3
 8007fec:	e7f3      	b.n	8007fd6 <__assert_func+0x12>
 8007fee:	bf00      	nop
 8007ff0:	2000001c 	.word	0x2000001c
 8007ff4:	08008945 	.word	0x08008945
 8007ff8:	08008952 	.word	0x08008952
 8007ffc:	08008980 	.word	0x08008980

08008000 <_calloc_r>:
 8008000:	b570      	push	{r4, r5, r6, lr}
 8008002:	fba1 5402 	umull	r5, r4, r1, r2
 8008006:	b934      	cbnz	r4, 8008016 <_calloc_r+0x16>
 8008008:	4629      	mov	r1, r5
 800800a:	f7ff f999 	bl	8007340 <_malloc_r>
 800800e:	4606      	mov	r6, r0
 8008010:	b928      	cbnz	r0, 800801e <_calloc_r+0x1e>
 8008012:	4630      	mov	r0, r6
 8008014:	bd70      	pop	{r4, r5, r6, pc}
 8008016:	220c      	movs	r2, #12
 8008018:	6002      	str	r2, [r0, #0]
 800801a:	2600      	movs	r6, #0
 800801c:	e7f9      	b.n	8008012 <_calloc_r+0x12>
 800801e:	462a      	mov	r2, r5
 8008020:	4621      	mov	r1, r4
 8008022:	f7fe fa40 	bl	80064a6 <memset>
 8008026:	e7f4      	b.n	8008012 <_calloc_r+0x12>

08008028 <__ascii_mbtowc>:
 8008028:	b082      	sub	sp, #8
 800802a:	b901      	cbnz	r1, 800802e <__ascii_mbtowc+0x6>
 800802c:	a901      	add	r1, sp, #4
 800802e:	b142      	cbz	r2, 8008042 <__ascii_mbtowc+0x1a>
 8008030:	b14b      	cbz	r3, 8008046 <__ascii_mbtowc+0x1e>
 8008032:	7813      	ldrb	r3, [r2, #0]
 8008034:	600b      	str	r3, [r1, #0]
 8008036:	7812      	ldrb	r2, [r2, #0]
 8008038:	1e10      	subs	r0, r2, #0
 800803a:	bf18      	it	ne
 800803c:	2001      	movne	r0, #1
 800803e:	b002      	add	sp, #8
 8008040:	4770      	bx	lr
 8008042:	4610      	mov	r0, r2
 8008044:	e7fb      	b.n	800803e <__ascii_mbtowc+0x16>
 8008046:	f06f 0001 	mvn.w	r0, #1
 800804a:	e7f8      	b.n	800803e <__ascii_mbtowc+0x16>

0800804c <_realloc_r>:
 800804c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008050:	4607      	mov	r7, r0
 8008052:	4614      	mov	r4, r2
 8008054:	460d      	mov	r5, r1
 8008056:	b921      	cbnz	r1, 8008062 <_realloc_r+0x16>
 8008058:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800805c:	4611      	mov	r1, r2
 800805e:	f7ff b96f 	b.w	8007340 <_malloc_r>
 8008062:	b92a      	cbnz	r2, 8008070 <_realloc_r+0x24>
 8008064:	f7ff f8f8 	bl	8007258 <_free_r>
 8008068:	4625      	mov	r5, r4
 800806a:	4628      	mov	r0, r5
 800806c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008070:	f000 f841 	bl	80080f6 <_malloc_usable_size_r>
 8008074:	4284      	cmp	r4, r0
 8008076:	4606      	mov	r6, r0
 8008078:	d802      	bhi.n	8008080 <_realloc_r+0x34>
 800807a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800807e:	d8f4      	bhi.n	800806a <_realloc_r+0x1e>
 8008080:	4621      	mov	r1, r4
 8008082:	4638      	mov	r0, r7
 8008084:	f7ff f95c 	bl	8007340 <_malloc_r>
 8008088:	4680      	mov	r8, r0
 800808a:	b908      	cbnz	r0, 8008090 <_realloc_r+0x44>
 800808c:	4645      	mov	r5, r8
 800808e:	e7ec      	b.n	800806a <_realloc_r+0x1e>
 8008090:	42b4      	cmp	r4, r6
 8008092:	4622      	mov	r2, r4
 8008094:	4629      	mov	r1, r5
 8008096:	bf28      	it	cs
 8008098:	4632      	movcs	r2, r6
 800809a:	f7ff ff85 	bl	8007fa8 <memcpy>
 800809e:	4629      	mov	r1, r5
 80080a0:	4638      	mov	r0, r7
 80080a2:	f7ff f8d9 	bl	8007258 <_free_r>
 80080a6:	e7f1      	b.n	800808c <_realloc_r+0x40>

080080a8 <__ascii_wctomb>:
 80080a8:	4603      	mov	r3, r0
 80080aa:	4608      	mov	r0, r1
 80080ac:	b141      	cbz	r1, 80080c0 <__ascii_wctomb+0x18>
 80080ae:	2aff      	cmp	r2, #255	@ 0xff
 80080b0:	d904      	bls.n	80080bc <__ascii_wctomb+0x14>
 80080b2:	228a      	movs	r2, #138	@ 0x8a
 80080b4:	601a      	str	r2, [r3, #0]
 80080b6:	f04f 30ff 	mov.w	r0, #4294967295
 80080ba:	4770      	bx	lr
 80080bc:	700a      	strb	r2, [r1, #0]
 80080be:	2001      	movs	r0, #1
 80080c0:	4770      	bx	lr
	...

080080c4 <fiprintf>:
 80080c4:	b40e      	push	{r1, r2, r3}
 80080c6:	b503      	push	{r0, r1, lr}
 80080c8:	4601      	mov	r1, r0
 80080ca:	ab03      	add	r3, sp, #12
 80080cc:	4805      	ldr	r0, [pc, #20]	@ (80080e4 <fiprintf+0x20>)
 80080ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80080d2:	6800      	ldr	r0, [r0, #0]
 80080d4:	9301      	str	r3, [sp, #4]
 80080d6:	f000 f83f 	bl	8008158 <_vfiprintf_r>
 80080da:	b002      	add	sp, #8
 80080dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80080e0:	b003      	add	sp, #12
 80080e2:	4770      	bx	lr
 80080e4:	2000001c 	.word	0x2000001c

080080e8 <abort>:
 80080e8:	b508      	push	{r3, lr}
 80080ea:	2006      	movs	r0, #6
 80080ec:	f000 fa08 	bl	8008500 <raise>
 80080f0:	2001      	movs	r0, #1
 80080f2:	f7fa f949 	bl	8002388 <_exit>

080080f6 <_malloc_usable_size_r>:
 80080f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080fa:	1f18      	subs	r0, r3, #4
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	bfbc      	itt	lt
 8008100:	580b      	ldrlt	r3, [r1, r0]
 8008102:	18c0      	addlt	r0, r0, r3
 8008104:	4770      	bx	lr

08008106 <__sfputc_r>:
 8008106:	6893      	ldr	r3, [r2, #8]
 8008108:	3b01      	subs	r3, #1
 800810a:	2b00      	cmp	r3, #0
 800810c:	b410      	push	{r4}
 800810e:	6093      	str	r3, [r2, #8]
 8008110:	da08      	bge.n	8008124 <__sfputc_r+0x1e>
 8008112:	6994      	ldr	r4, [r2, #24]
 8008114:	42a3      	cmp	r3, r4
 8008116:	db01      	blt.n	800811c <__sfputc_r+0x16>
 8008118:	290a      	cmp	r1, #10
 800811a:	d103      	bne.n	8008124 <__sfputc_r+0x1e>
 800811c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008120:	f000 b932 	b.w	8008388 <__swbuf_r>
 8008124:	6813      	ldr	r3, [r2, #0]
 8008126:	1c58      	adds	r0, r3, #1
 8008128:	6010      	str	r0, [r2, #0]
 800812a:	7019      	strb	r1, [r3, #0]
 800812c:	4608      	mov	r0, r1
 800812e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008132:	4770      	bx	lr

08008134 <__sfputs_r>:
 8008134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008136:	4606      	mov	r6, r0
 8008138:	460f      	mov	r7, r1
 800813a:	4614      	mov	r4, r2
 800813c:	18d5      	adds	r5, r2, r3
 800813e:	42ac      	cmp	r4, r5
 8008140:	d101      	bne.n	8008146 <__sfputs_r+0x12>
 8008142:	2000      	movs	r0, #0
 8008144:	e007      	b.n	8008156 <__sfputs_r+0x22>
 8008146:	f814 1b01 	ldrb.w	r1, [r4], #1
 800814a:	463a      	mov	r2, r7
 800814c:	4630      	mov	r0, r6
 800814e:	f7ff ffda 	bl	8008106 <__sfputc_r>
 8008152:	1c43      	adds	r3, r0, #1
 8008154:	d1f3      	bne.n	800813e <__sfputs_r+0xa>
 8008156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008158 <_vfiprintf_r>:
 8008158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800815c:	460d      	mov	r5, r1
 800815e:	b09d      	sub	sp, #116	@ 0x74
 8008160:	4614      	mov	r4, r2
 8008162:	4698      	mov	r8, r3
 8008164:	4606      	mov	r6, r0
 8008166:	b118      	cbz	r0, 8008170 <_vfiprintf_r+0x18>
 8008168:	6a03      	ldr	r3, [r0, #32]
 800816a:	b90b      	cbnz	r3, 8008170 <_vfiprintf_r+0x18>
 800816c:	f7fe f900 	bl	8006370 <__sinit>
 8008170:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008172:	07d9      	lsls	r1, r3, #31
 8008174:	d405      	bmi.n	8008182 <_vfiprintf_r+0x2a>
 8008176:	89ab      	ldrh	r3, [r5, #12]
 8008178:	059a      	lsls	r2, r3, #22
 800817a:	d402      	bmi.n	8008182 <_vfiprintf_r+0x2a>
 800817c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800817e:	f7fe fa10 	bl	80065a2 <__retarget_lock_acquire_recursive>
 8008182:	89ab      	ldrh	r3, [r5, #12]
 8008184:	071b      	lsls	r3, r3, #28
 8008186:	d501      	bpl.n	800818c <_vfiprintf_r+0x34>
 8008188:	692b      	ldr	r3, [r5, #16]
 800818a:	b99b      	cbnz	r3, 80081b4 <_vfiprintf_r+0x5c>
 800818c:	4629      	mov	r1, r5
 800818e:	4630      	mov	r0, r6
 8008190:	f000 f938 	bl	8008404 <__swsetup_r>
 8008194:	b170      	cbz	r0, 80081b4 <_vfiprintf_r+0x5c>
 8008196:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008198:	07dc      	lsls	r4, r3, #31
 800819a:	d504      	bpl.n	80081a6 <_vfiprintf_r+0x4e>
 800819c:	f04f 30ff 	mov.w	r0, #4294967295
 80081a0:	b01d      	add	sp, #116	@ 0x74
 80081a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081a6:	89ab      	ldrh	r3, [r5, #12]
 80081a8:	0598      	lsls	r0, r3, #22
 80081aa:	d4f7      	bmi.n	800819c <_vfiprintf_r+0x44>
 80081ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80081ae:	f7fe f9f9 	bl	80065a4 <__retarget_lock_release_recursive>
 80081b2:	e7f3      	b.n	800819c <_vfiprintf_r+0x44>
 80081b4:	2300      	movs	r3, #0
 80081b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80081b8:	2320      	movs	r3, #32
 80081ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80081be:	f8cd 800c 	str.w	r8, [sp, #12]
 80081c2:	2330      	movs	r3, #48	@ 0x30
 80081c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008374 <_vfiprintf_r+0x21c>
 80081c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80081cc:	f04f 0901 	mov.w	r9, #1
 80081d0:	4623      	mov	r3, r4
 80081d2:	469a      	mov	sl, r3
 80081d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081d8:	b10a      	cbz	r2, 80081de <_vfiprintf_r+0x86>
 80081da:	2a25      	cmp	r2, #37	@ 0x25
 80081dc:	d1f9      	bne.n	80081d2 <_vfiprintf_r+0x7a>
 80081de:	ebba 0b04 	subs.w	fp, sl, r4
 80081e2:	d00b      	beq.n	80081fc <_vfiprintf_r+0xa4>
 80081e4:	465b      	mov	r3, fp
 80081e6:	4622      	mov	r2, r4
 80081e8:	4629      	mov	r1, r5
 80081ea:	4630      	mov	r0, r6
 80081ec:	f7ff ffa2 	bl	8008134 <__sfputs_r>
 80081f0:	3001      	adds	r0, #1
 80081f2:	f000 80a7 	beq.w	8008344 <_vfiprintf_r+0x1ec>
 80081f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081f8:	445a      	add	r2, fp
 80081fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80081fc:	f89a 3000 	ldrb.w	r3, [sl]
 8008200:	2b00      	cmp	r3, #0
 8008202:	f000 809f 	beq.w	8008344 <_vfiprintf_r+0x1ec>
 8008206:	2300      	movs	r3, #0
 8008208:	f04f 32ff 	mov.w	r2, #4294967295
 800820c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008210:	f10a 0a01 	add.w	sl, sl, #1
 8008214:	9304      	str	r3, [sp, #16]
 8008216:	9307      	str	r3, [sp, #28]
 8008218:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800821c:	931a      	str	r3, [sp, #104]	@ 0x68
 800821e:	4654      	mov	r4, sl
 8008220:	2205      	movs	r2, #5
 8008222:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008226:	4853      	ldr	r0, [pc, #332]	@ (8008374 <_vfiprintf_r+0x21c>)
 8008228:	f7f7 ffda 	bl	80001e0 <memchr>
 800822c:	9a04      	ldr	r2, [sp, #16]
 800822e:	b9d8      	cbnz	r0, 8008268 <_vfiprintf_r+0x110>
 8008230:	06d1      	lsls	r1, r2, #27
 8008232:	bf44      	itt	mi
 8008234:	2320      	movmi	r3, #32
 8008236:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800823a:	0713      	lsls	r3, r2, #28
 800823c:	bf44      	itt	mi
 800823e:	232b      	movmi	r3, #43	@ 0x2b
 8008240:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008244:	f89a 3000 	ldrb.w	r3, [sl]
 8008248:	2b2a      	cmp	r3, #42	@ 0x2a
 800824a:	d015      	beq.n	8008278 <_vfiprintf_r+0x120>
 800824c:	9a07      	ldr	r2, [sp, #28]
 800824e:	4654      	mov	r4, sl
 8008250:	2000      	movs	r0, #0
 8008252:	f04f 0c0a 	mov.w	ip, #10
 8008256:	4621      	mov	r1, r4
 8008258:	f811 3b01 	ldrb.w	r3, [r1], #1
 800825c:	3b30      	subs	r3, #48	@ 0x30
 800825e:	2b09      	cmp	r3, #9
 8008260:	d94b      	bls.n	80082fa <_vfiprintf_r+0x1a2>
 8008262:	b1b0      	cbz	r0, 8008292 <_vfiprintf_r+0x13a>
 8008264:	9207      	str	r2, [sp, #28]
 8008266:	e014      	b.n	8008292 <_vfiprintf_r+0x13a>
 8008268:	eba0 0308 	sub.w	r3, r0, r8
 800826c:	fa09 f303 	lsl.w	r3, r9, r3
 8008270:	4313      	orrs	r3, r2
 8008272:	9304      	str	r3, [sp, #16]
 8008274:	46a2      	mov	sl, r4
 8008276:	e7d2      	b.n	800821e <_vfiprintf_r+0xc6>
 8008278:	9b03      	ldr	r3, [sp, #12]
 800827a:	1d19      	adds	r1, r3, #4
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	9103      	str	r1, [sp, #12]
 8008280:	2b00      	cmp	r3, #0
 8008282:	bfbb      	ittet	lt
 8008284:	425b      	neglt	r3, r3
 8008286:	f042 0202 	orrlt.w	r2, r2, #2
 800828a:	9307      	strge	r3, [sp, #28]
 800828c:	9307      	strlt	r3, [sp, #28]
 800828e:	bfb8      	it	lt
 8008290:	9204      	strlt	r2, [sp, #16]
 8008292:	7823      	ldrb	r3, [r4, #0]
 8008294:	2b2e      	cmp	r3, #46	@ 0x2e
 8008296:	d10a      	bne.n	80082ae <_vfiprintf_r+0x156>
 8008298:	7863      	ldrb	r3, [r4, #1]
 800829a:	2b2a      	cmp	r3, #42	@ 0x2a
 800829c:	d132      	bne.n	8008304 <_vfiprintf_r+0x1ac>
 800829e:	9b03      	ldr	r3, [sp, #12]
 80082a0:	1d1a      	adds	r2, r3, #4
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	9203      	str	r2, [sp, #12]
 80082a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80082aa:	3402      	adds	r4, #2
 80082ac:	9305      	str	r3, [sp, #20]
 80082ae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008384 <_vfiprintf_r+0x22c>
 80082b2:	7821      	ldrb	r1, [r4, #0]
 80082b4:	2203      	movs	r2, #3
 80082b6:	4650      	mov	r0, sl
 80082b8:	f7f7 ff92 	bl	80001e0 <memchr>
 80082bc:	b138      	cbz	r0, 80082ce <_vfiprintf_r+0x176>
 80082be:	9b04      	ldr	r3, [sp, #16]
 80082c0:	eba0 000a 	sub.w	r0, r0, sl
 80082c4:	2240      	movs	r2, #64	@ 0x40
 80082c6:	4082      	lsls	r2, r0
 80082c8:	4313      	orrs	r3, r2
 80082ca:	3401      	adds	r4, #1
 80082cc:	9304      	str	r3, [sp, #16]
 80082ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082d2:	4829      	ldr	r0, [pc, #164]	@ (8008378 <_vfiprintf_r+0x220>)
 80082d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80082d8:	2206      	movs	r2, #6
 80082da:	f7f7 ff81 	bl	80001e0 <memchr>
 80082de:	2800      	cmp	r0, #0
 80082e0:	d03f      	beq.n	8008362 <_vfiprintf_r+0x20a>
 80082e2:	4b26      	ldr	r3, [pc, #152]	@ (800837c <_vfiprintf_r+0x224>)
 80082e4:	bb1b      	cbnz	r3, 800832e <_vfiprintf_r+0x1d6>
 80082e6:	9b03      	ldr	r3, [sp, #12]
 80082e8:	3307      	adds	r3, #7
 80082ea:	f023 0307 	bic.w	r3, r3, #7
 80082ee:	3308      	adds	r3, #8
 80082f0:	9303      	str	r3, [sp, #12]
 80082f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082f4:	443b      	add	r3, r7
 80082f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80082f8:	e76a      	b.n	80081d0 <_vfiprintf_r+0x78>
 80082fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80082fe:	460c      	mov	r4, r1
 8008300:	2001      	movs	r0, #1
 8008302:	e7a8      	b.n	8008256 <_vfiprintf_r+0xfe>
 8008304:	2300      	movs	r3, #0
 8008306:	3401      	adds	r4, #1
 8008308:	9305      	str	r3, [sp, #20]
 800830a:	4619      	mov	r1, r3
 800830c:	f04f 0c0a 	mov.w	ip, #10
 8008310:	4620      	mov	r0, r4
 8008312:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008316:	3a30      	subs	r2, #48	@ 0x30
 8008318:	2a09      	cmp	r2, #9
 800831a:	d903      	bls.n	8008324 <_vfiprintf_r+0x1cc>
 800831c:	2b00      	cmp	r3, #0
 800831e:	d0c6      	beq.n	80082ae <_vfiprintf_r+0x156>
 8008320:	9105      	str	r1, [sp, #20]
 8008322:	e7c4      	b.n	80082ae <_vfiprintf_r+0x156>
 8008324:	fb0c 2101 	mla	r1, ip, r1, r2
 8008328:	4604      	mov	r4, r0
 800832a:	2301      	movs	r3, #1
 800832c:	e7f0      	b.n	8008310 <_vfiprintf_r+0x1b8>
 800832e:	ab03      	add	r3, sp, #12
 8008330:	9300      	str	r3, [sp, #0]
 8008332:	462a      	mov	r2, r5
 8008334:	4b12      	ldr	r3, [pc, #72]	@ (8008380 <_vfiprintf_r+0x228>)
 8008336:	a904      	add	r1, sp, #16
 8008338:	4630      	mov	r0, r6
 800833a:	f7fd fbd7 	bl	8005aec <_printf_float>
 800833e:	4607      	mov	r7, r0
 8008340:	1c78      	adds	r0, r7, #1
 8008342:	d1d6      	bne.n	80082f2 <_vfiprintf_r+0x19a>
 8008344:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008346:	07d9      	lsls	r1, r3, #31
 8008348:	d405      	bmi.n	8008356 <_vfiprintf_r+0x1fe>
 800834a:	89ab      	ldrh	r3, [r5, #12]
 800834c:	059a      	lsls	r2, r3, #22
 800834e:	d402      	bmi.n	8008356 <_vfiprintf_r+0x1fe>
 8008350:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008352:	f7fe f927 	bl	80065a4 <__retarget_lock_release_recursive>
 8008356:	89ab      	ldrh	r3, [r5, #12]
 8008358:	065b      	lsls	r3, r3, #25
 800835a:	f53f af1f 	bmi.w	800819c <_vfiprintf_r+0x44>
 800835e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008360:	e71e      	b.n	80081a0 <_vfiprintf_r+0x48>
 8008362:	ab03      	add	r3, sp, #12
 8008364:	9300      	str	r3, [sp, #0]
 8008366:	462a      	mov	r2, r5
 8008368:	4b05      	ldr	r3, [pc, #20]	@ (8008380 <_vfiprintf_r+0x228>)
 800836a:	a904      	add	r1, sp, #16
 800836c:	4630      	mov	r0, r6
 800836e:	f7fd fe55 	bl	800601c <_printf_i>
 8008372:	e7e4      	b.n	800833e <_vfiprintf_r+0x1e6>
 8008374:	0800892a 	.word	0x0800892a
 8008378:	08008934 	.word	0x08008934
 800837c:	08005aed 	.word	0x08005aed
 8008380:	08008135 	.word	0x08008135
 8008384:	08008930 	.word	0x08008930

08008388 <__swbuf_r>:
 8008388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800838a:	460e      	mov	r6, r1
 800838c:	4614      	mov	r4, r2
 800838e:	4605      	mov	r5, r0
 8008390:	b118      	cbz	r0, 800839a <__swbuf_r+0x12>
 8008392:	6a03      	ldr	r3, [r0, #32]
 8008394:	b90b      	cbnz	r3, 800839a <__swbuf_r+0x12>
 8008396:	f7fd ffeb 	bl	8006370 <__sinit>
 800839a:	69a3      	ldr	r3, [r4, #24]
 800839c:	60a3      	str	r3, [r4, #8]
 800839e:	89a3      	ldrh	r3, [r4, #12]
 80083a0:	071a      	lsls	r2, r3, #28
 80083a2:	d501      	bpl.n	80083a8 <__swbuf_r+0x20>
 80083a4:	6923      	ldr	r3, [r4, #16]
 80083a6:	b943      	cbnz	r3, 80083ba <__swbuf_r+0x32>
 80083a8:	4621      	mov	r1, r4
 80083aa:	4628      	mov	r0, r5
 80083ac:	f000 f82a 	bl	8008404 <__swsetup_r>
 80083b0:	b118      	cbz	r0, 80083ba <__swbuf_r+0x32>
 80083b2:	f04f 37ff 	mov.w	r7, #4294967295
 80083b6:	4638      	mov	r0, r7
 80083b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083ba:	6823      	ldr	r3, [r4, #0]
 80083bc:	6922      	ldr	r2, [r4, #16]
 80083be:	1a98      	subs	r0, r3, r2
 80083c0:	6963      	ldr	r3, [r4, #20]
 80083c2:	b2f6      	uxtb	r6, r6
 80083c4:	4283      	cmp	r3, r0
 80083c6:	4637      	mov	r7, r6
 80083c8:	dc05      	bgt.n	80083d6 <__swbuf_r+0x4e>
 80083ca:	4621      	mov	r1, r4
 80083cc:	4628      	mov	r0, r5
 80083ce:	f7ff fd99 	bl	8007f04 <_fflush_r>
 80083d2:	2800      	cmp	r0, #0
 80083d4:	d1ed      	bne.n	80083b2 <__swbuf_r+0x2a>
 80083d6:	68a3      	ldr	r3, [r4, #8]
 80083d8:	3b01      	subs	r3, #1
 80083da:	60a3      	str	r3, [r4, #8]
 80083dc:	6823      	ldr	r3, [r4, #0]
 80083de:	1c5a      	adds	r2, r3, #1
 80083e0:	6022      	str	r2, [r4, #0]
 80083e2:	701e      	strb	r6, [r3, #0]
 80083e4:	6962      	ldr	r2, [r4, #20]
 80083e6:	1c43      	adds	r3, r0, #1
 80083e8:	429a      	cmp	r2, r3
 80083ea:	d004      	beq.n	80083f6 <__swbuf_r+0x6e>
 80083ec:	89a3      	ldrh	r3, [r4, #12]
 80083ee:	07db      	lsls	r3, r3, #31
 80083f0:	d5e1      	bpl.n	80083b6 <__swbuf_r+0x2e>
 80083f2:	2e0a      	cmp	r6, #10
 80083f4:	d1df      	bne.n	80083b6 <__swbuf_r+0x2e>
 80083f6:	4621      	mov	r1, r4
 80083f8:	4628      	mov	r0, r5
 80083fa:	f7ff fd83 	bl	8007f04 <_fflush_r>
 80083fe:	2800      	cmp	r0, #0
 8008400:	d0d9      	beq.n	80083b6 <__swbuf_r+0x2e>
 8008402:	e7d6      	b.n	80083b2 <__swbuf_r+0x2a>

08008404 <__swsetup_r>:
 8008404:	b538      	push	{r3, r4, r5, lr}
 8008406:	4b29      	ldr	r3, [pc, #164]	@ (80084ac <__swsetup_r+0xa8>)
 8008408:	4605      	mov	r5, r0
 800840a:	6818      	ldr	r0, [r3, #0]
 800840c:	460c      	mov	r4, r1
 800840e:	b118      	cbz	r0, 8008418 <__swsetup_r+0x14>
 8008410:	6a03      	ldr	r3, [r0, #32]
 8008412:	b90b      	cbnz	r3, 8008418 <__swsetup_r+0x14>
 8008414:	f7fd ffac 	bl	8006370 <__sinit>
 8008418:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800841c:	0719      	lsls	r1, r3, #28
 800841e:	d422      	bmi.n	8008466 <__swsetup_r+0x62>
 8008420:	06da      	lsls	r2, r3, #27
 8008422:	d407      	bmi.n	8008434 <__swsetup_r+0x30>
 8008424:	2209      	movs	r2, #9
 8008426:	602a      	str	r2, [r5, #0]
 8008428:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800842c:	81a3      	strh	r3, [r4, #12]
 800842e:	f04f 30ff 	mov.w	r0, #4294967295
 8008432:	e033      	b.n	800849c <__swsetup_r+0x98>
 8008434:	0758      	lsls	r0, r3, #29
 8008436:	d512      	bpl.n	800845e <__swsetup_r+0x5a>
 8008438:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800843a:	b141      	cbz	r1, 800844e <__swsetup_r+0x4a>
 800843c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008440:	4299      	cmp	r1, r3
 8008442:	d002      	beq.n	800844a <__swsetup_r+0x46>
 8008444:	4628      	mov	r0, r5
 8008446:	f7fe ff07 	bl	8007258 <_free_r>
 800844a:	2300      	movs	r3, #0
 800844c:	6363      	str	r3, [r4, #52]	@ 0x34
 800844e:	89a3      	ldrh	r3, [r4, #12]
 8008450:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008454:	81a3      	strh	r3, [r4, #12]
 8008456:	2300      	movs	r3, #0
 8008458:	6063      	str	r3, [r4, #4]
 800845a:	6923      	ldr	r3, [r4, #16]
 800845c:	6023      	str	r3, [r4, #0]
 800845e:	89a3      	ldrh	r3, [r4, #12]
 8008460:	f043 0308 	orr.w	r3, r3, #8
 8008464:	81a3      	strh	r3, [r4, #12]
 8008466:	6923      	ldr	r3, [r4, #16]
 8008468:	b94b      	cbnz	r3, 800847e <__swsetup_r+0x7a>
 800846a:	89a3      	ldrh	r3, [r4, #12]
 800846c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008470:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008474:	d003      	beq.n	800847e <__swsetup_r+0x7a>
 8008476:	4621      	mov	r1, r4
 8008478:	4628      	mov	r0, r5
 800847a:	f000 f883 	bl	8008584 <__smakebuf_r>
 800847e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008482:	f013 0201 	ands.w	r2, r3, #1
 8008486:	d00a      	beq.n	800849e <__swsetup_r+0x9a>
 8008488:	2200      	movs	r2, #0
 800848a:	60a2      	str	r2, [r4, #8]
 800848c:	6962      	ldr	r2, [r4, #20]
 800848e:	4252      	negs	r2, r2
 8008490:	61a2      	str	r2, [r4, #24]
 8008492:	6922      	ldr	r2, [r4, #16]
 8008494:	b942      	cbnz	r2, 80084a8 <__swsetup_r+0xa4>
 8008496:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800849a:	d1c5      	bne.n	8008428 <__swsetup_r+0x24>
 800849c:	bd38      	pop	{r3, r4, r5, pc}
 800849e:	0799      	lsls	r1, r3, #30
 80084a0:	bf58      	it	pl
 80084a2:	6962      	ldrpl	r2, [r4, #20]
 80084a4:	60a2      	str	r2, [r4, #8]
 80084a6:	e7f4      	b.n	8008492 <__swsetup_r+0x8e>
 80084a8:	2000      	movs	r0, #0
 80084aa:	e7f7      	b.n	800849c <__swsetup_r+0x98>
 80084ac:	2000001c 	.word	0x2000001c

080084b0 <_raise_r>:
 80084b0:	291f      	cmp	r1, #31
 80084b2:	b538      	push	{r3, r4, r5, lr}
 80084b4:	4605      	mov	r5, r0
 80084b6:	460c      	mov	r4, r1
 80084b8:	d904      	bls.n	80084c4 <_raise_r+0x14>
 80084ba:	2316      	movs	r3, #22
 80084bc:	6003      	str	r3, [r0, #0]
 80084be:	f04f 30ff 	mov.w	r0, #4294967295
 80084c2:	bd38      	pop	{r3, r4, r5, pc}
 80084c4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80084c6:	b112      	cbz	r2, 80084ce <_raise_r+0x1e>
 80084c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80084cc:	b94b      	cbnz	r3, 80084e2 <_raise_r+0x32>
 80084ce:	4628      	mov	r0, r5
 80084d0:	f000 f830 	bl	8008534 <_getpid_r>
 80084d4:	4622      	mov	r2, r4
 80084d6:	4601      	mov	r1, r0
 80084d8:	4628      	mov	r0, r5
 80084da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084de:	f000 b817 	b.w	8008510 <_kill_r>
 80084e2:	2b01      	cmp	r3, #1
 80084e4:	d00a      	beq.n	80084fc <_raise_r+0x4c>
 80084e6:	1c59      	adds	r1, r3, #1
 80084e8:	d103      	bne.n	80084f2 <_raise_r+0x42>
 80084ea:	2316      	movs	r3, #22
 80084ec:	6003      	str	r3, [r0, #0]
 80084ee:	2001      	movs	r0, #1
 80084f0:	e7e7      	b.n	80084c2 <_raise_r+0x12>
 80084f2:	2100      	movs	r1, #0
 80084f4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80084f8:	4620      	mov	r0, r4
 80084fa:	4798      	blx	r3
 80084fc:	2000      	movs	r0, #0
 80084fe:	e7e0      	b.n	80084c2 <_raise_r+0x12>

08008500 <raise>:
 8008500:	4b02      	ldr	r3, [pc, #8]	@ (800850c <raise+0xc>)
 8008502:	4601      	mov	r1, r0
 8008504:	6818      	ldr	r0, [r3, #0]
 8008506:	f7ff bfd3 	b.w	80084b0 <_raise_r>
 800850a:	bf00      	nop
 800850c:	2000001c 	.word	0x2000001c

08008510 <_kill_r>:
 8008510:	b538      	push	{r3, r4, r5, lr}
 8008512:	4d07      	ldr	r5, [pc, #28]	@ (8008530 <_kill_r+0x20>)
 8008514:	2300      	movs	r3, #0
 8008516:	4604      	mov	r4, r0
 8008518:	4608      	mov	r0, r1
 800851a:	4611      	mov	r1, r2
 800851c:	602b      	str	r3, [r5, #0]
 800851e:	f7f9 ff23 	bl	8002368 <_kill>
 8008522:	1c43      	adds	r3, r0, #1
 8008524:	d102      	bne.n	800852c <_kill_r+0x1c>
 8008526:	682b      	ldr	r3, [r5, #0]
 8008528:	b103      	cbz	r3, 800852c <_kill_r+0x1c>
 800852a:	6023      	str	r3, [r4, #0]
 800852c:	bd38      	pop	{r3, r4, r5, pc}
 800852e:	bf00      	nop
 8008530:	20000518 	.word	0x20000518

08008534 <_getpid_r>:
 8008534:	f7f9 bf10 	b.w	8002358 <_getpid>

08008538 <__swhatbuf_r>:
 8008538:	b570      	push	{r4, r5, r6, lr}
 800853a:	460c      	mov	r4, r1
 800853c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008540:	2900      	cmp	r1, #0
 8008542:	b096      	sub	sp, #88	@ 0x58
 8008544:	4615      	mov	r5, r2
 8008546:	461e      	mov	r6, r3
 8008548:	da0d      	bge.n	8008566 <__swhatbuf_r+0x2e>
 800854a:	89a3      	ldrh	r3, [r4, #12]
 800854c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008550:	f04f 0100 	mov.w	r1, #0
 8008554:	bf14      	ite	ne
 8008556:	2340      	movne	r3, #64	@ 0x40
 8008558:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800855c:	2000      	movs	r0, #0
 800855e:	6031      	str	r1, [r6, #0]
 8008560:	602b      	str	r3, [r5, #0]
 8008562:	b016      	add	sp, #88	@ 0x58
 8008564:	bd70      	pop	{r4, r5, r6, pc}
 8008566:	466a      	mov	r2, sp
 8008568:	f000 f848 	bl	80085fc <_fstat_r>
 800856c:	2800      	cmp	r0, #0
 800856e:	dbec      	blt.n	800854a <__swhatbuf_r+0x12>
 8008570:	9901      	ldr	r1, [sp, #4]
 8008572:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008576:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800857a:	4259      	negs	r1, r3
 800857c:	4159      	adcs	r1, r3
 800857e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008582:	e7eb      	b.n	800855c <__swhatbuf_r+0x24>

08008584 <__smakebuf_r>:
 8008584:	898b      	ldrh	r3, [r1, #12]
 8008586:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008588:	079d      	lsls	r5, r3, #30
 800858a:	4606      	mov	r6, r0
 800858c:	460c      	mov	r4, r1
 800858e:	d507      	bpl.n	80085a0 <__smakebuf_r+0x1c>
 8008590:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008594:	6023      	str	r3, [r4, #0]
 8008596:	6123      	str	r3, [r4, #16]
 8008598:	2301      	movs	r3, #1
 800859a:	6163      	str	r3, [r4, #20]
 800859c:	b003      	add	sp, #12
 800859e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085a0:	ab01      	add	r3, sp, #4
 80085a2:	466a      	mov	r2, sp
 80085a4:	f7ff ffc8 	bl	8008538 <__swhatbuf_r>
 80085a8:	9f00      	ldr	r7, [sp, #0]
 80085aa:	4605      	mov	r5, r0
 80085ac:	4639      	mov	r1, r7
 80085ae:	4630      	mov	r0, r6
 80085b0:	f7fe fec6 	bl	8007340 <_malloc_r>
 80085b4:	b948      	cbnz	r0, 80085ca <__smakebuf_r+0x46>
 80085b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085ba:	059a      	lsls	r2, r3, #22
 80085bc:	d4ee      	bmi.n	800859c <__smakebuf_r+0x18>
 80085be:	f023 0303 	bic.w	r3, r3, #3
 80085c2:	f043 0302 	orr.w	r3, r3, #2
 80085c6:	81a3      	strh	r3, [r4, #12]
 80085c8:	e7e2      	b.n	8008590 <__smakebuf_r+0xc>
 80085ca:	89a3      	ldrh	r3, [r4, #12]
 80085cc:	6020      	str	r0, [r4, #0]
 80085ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085d2:	81a3      	strh	r3, [r4, #12]
 80085d4:	9b01      	ldr	r3, [sp, #4]
 80085d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80085da:	b15b      	cbz	r3, 80085f4 <__smakebuf_r+0x70>
 80085dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085e0:	4630      	mov	r0, r6
 80085e2:	f000 f81d 	bl	8008620 <_isatty_r>
 80085e6:	b128      	cbz	r0, 80085f4 <__smakebuf_r+0x70>
 80085e8:	89a3      	ldrh	r3, [r4, #12]
 80085ea:	f023 0303 	bic.w	r3, r3, #3
 80085ee:	f043 0301 	orr.w	r3, r3, #1
 80085f2:	81a3      	strh	r3, [r4, #12]
 80085f4:	89a3      	ldrh	r3, [r4, #12]
 80085f6:	431d      	orrs	r5, r3
 80085f8:	81a5      	strh	r5, [r4, #12]
 80085fa:	e7cf      	b.n	800859c <__smakebuf_r+0x18>

080085fc <_fstat_r>:
 80085fc:	b538      	push	{r3, r4, r5, lr}
 80085fe:	4d07      	ldr	r5, [pc, #28]	@ (800861c <_fstat_r+0x20>)
 8008600:	2300      	movs	r3, #0
 8008602:	4604      	mov	r4, r0
 8008604:	4608      	mov	r0, r1
 8008606:	4611      	mov	r1, r2
 8008608:	602b      	str	r3, [r5, #0]
 800860a:	f7f9 ff0d 	bl	8002428 <_fstat>
 800860e:	1c43      	adds	r3, r0, #1
 8008610:	d102      	bne.n	8008618 <_fstat_r+0x1c>
 8008612:	682b      	ldr	r3, [r5, #0]
 8008614:	b103      	cbz	r3, 8008618 <_fstat_r+0x1c>
 8008616:	6023      	str	r3, [r4, #0]
 8008618:	bd38      	pop	{r3, r4, r5, pc}
 800861a:	bf00      	nop
 800861c:	20000518 	.word	0x20000518

08008620 <_isatty_r>:
 8008620:	b538      	push	{r3, r4, r5, lr}
 8008622:	4d06      	ldr	r5, [pc, #24]	@ (800863c <_isatty_r+0x1c>)
 8008624:	2300      	movs	r3, #0
 8008626:	4604      	mov	r4, r0
 8008628:	4608      	mov	r0, r1
 800862a:	602b      	str	r3, [r5, #0]
 800862c:	f7f9 ff0c 	bl	8002448 <_isatty>
 8008630:	1c43      	adds	r3, r0, #1
 8008632:	d102      	bne.n	800863a <_isatty_r+0x1a>
 8008634:	682b      	ldr	r3, [r5, #0]
 8008636:	b103      	cbz	r3, 800863a <_isatty_r+0x1a>
 8008638:	6023      	str	r3, [r4, #0]
 800863a:	bd38      	pop	{r3, r4, r5, pc}
 800863c:	20000518 	.word	0x20000518

08008640 <_init>:
 8008640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008642:	bf00      	nop
 8008644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008646:	bc08      	pop	{r3}
 8008648:	469e      	mov	lr, r3
 800864a:	4770      	bx	lr

0800864c <_fini>:
 800864c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800864e:	bf00      	nop
 8008650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008652:	bc08      	pop	{r3}
 8008654:	469e      	mov	lr, r3
 8008656:	4770      	bx	lr
