Fitter report for dual_ov5640_hdmi
Sun Feb 13 14:02:29 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Other Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Sun Feb 13 14:02:29 2022            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; dual_ov5640_hdmi                                 ;
; Top-level Entity Name              ; dual_ov5640_hdmi                                 ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE10F17C8                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 4,544 / 10,320 ( 44 % )                          ;
;     Total combinational functions  ; 3,787 / 10,320 ( 37 % )                          ;
;     Dedicated logic registers      ; 2,315 / 10,320 ( 22 % )                          ;
; Total registers                    ; 2331                                             ;
; Total pins                         ; 85 / 180 ( 47 % )                                ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 214,016 / 423,936 ( 50 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                   ;
; Total PLLs                         ; 2 / 2 ( 100 % )                                  ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  26.7%      ;
;     Processor 4            ;  20.0%      ;
;     Processors 5-6         ;  13.3%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; cam0_rst_n     ; Missing drive strength and slew rate ;
; cam0_pwdn      ; Missing drive strength and slew rate ;
; cam0_scl       ; Missing drive strength and slew rate ;
; cam1_rst_n     ; Missing drive strength and slew rate ;
; cam1_pwdn      ; Missing drive strength and slew rate ;
; cam1_scl       ; Missing drive strength and slew rate ;
; sdram_clk      ; Missing drive strength and slew rate ;
; sdram_cke      ; Missing drive strength and slew rate ;
; sdram_cs_n     ; Missing drive strength and slew rate ;
; sdram_ras_n    ; Missing drive strength and slew rate ;
; sdram_cas_n    ; Missing drive strength and slew rate ;
; sdram_we_n     ; Missing drive strength and slew rate ;
; sdram_ba[0]    ; Missing drive strength and slew rate ;
; sdram_ba[1]    ; Missing drive strength and slew rate ;
; sdram_dqm[0]   ; Missing drive strength and slew rate ;
; sdram_dqm[1]   ; Missing drive strength and slew rate ;
; sdram_addr[0]  ; Missing drive strength and slew rate ;
; sdram_addr[1]  ; Missing drive strength and slew rate ;
; sdram_addr[2]  ; Missing drive strength and slew rate ;
; sdram_addr[3]  ; Missing drive strength and slew rate ;
; sdram_addr[4]  ; Missing drive strength and slew rate ;
; sdram_addr[5]  ; Missing drive strength and slew rate ;
; sdram_addr[6]  ; Missing drive strength and slew rate ;
; sdram_addr[7]  ; Missing drive strength and slew rate ;
; sdram_addr[8]  ; Missing drive strength and slew rate ;
; sdram_addr[9]  ; Missing drive strength and slew rate ;
; sdram_addr[10] ; Missing drive strength and slew rate ;
; sdram_addr[11] ; Missing drive strength and slew rate ;
; sdram_addr[12] ; Missing drive strength and slew rate ;
; tmds_clk_p     ; Missing drive strength and slew rate ;
; tmds_clk_n     ; Missing drive strength and slew rate ;
; tmds_data_p[0] ; Missing drive strength and slew rate ;
; tmds_data_p[1] ; Missing drive strength and slew rate ;
; tmds_data_p[2] ; Missing drive strength and slew rate ;
; tmds_data_n[0] ; Missing drive strength and slew rate ;
; tmds_data_n[1] ; Missing drive strength and slew rate ;
; tmds_data_n[2] ; Missing drive strength and slew rate ;
; sd_clk         ; Missing drive strength and slew rate ;
; sd_cs_n        ; Missing drive strength and slew rate ;
; sd_mosi        ; Missing drive strength and slew rate ;
; cam0_sda       ; Missing drive strength and slew rate ;
; cam1_sda       ; Missing drive strength and slew rate ;
; sdram_data[0]  ; Missing drive strength and slew rate ;
; sdram_data[1]  ; Missing drive strength and slew rate ;
; sdram_data[2]  ; Missing drive strength and slew rate ;
; sdram_data[3]  ; Missing drive strength and slew rate ;
; sdram_data[4]  ; Missing drive strength and slew rate ;
; sdram_data[5]  ; Missing drive strength and slew rate ;
; sdram_data[6]  ; Missing drive strength and slew rate ;
; sdram_data[7]  ; Missing drive strength and slew rate ;
; sdram_data[8]  ; Missing drive strength and slew rate ;
; sdram_data[9]  ; Missing drive strength and slew rate ;
; sdram_data[10] ; Missing drive strength and slew rate ;
; sdram_data[11] ; Missing drive strength and slew rate ;
; sdram_data[12] ; Missing drive strength and slew rate ;
; sdram_data[13] ; Missing drive strength and slew rate ;
; sdram_data[14] ; Missing drive strength and slew rate ;
; sdram_data[15] ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 6418 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 6418 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 5007    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 206     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0 ; 1197    ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 8       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/output_files/dual_ov5640_hdmi.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,544 / 10,320 ( 44 % )    ;
;     -- Combinational with no register       ; 2229                       ;
;     -- Register only                        ; 757                        ;
;     -- Combinational with a register        ; 1558                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2155                       ;
;     -- 3 input functions                    ; 658                        ;
;     -- <=2 input functions                  ; 974                        ;
;     -- Register only                        ; 757                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3294                       ;
;     -- arithmetic mode                      ; 493                        ;
;                                             ;                            ;
; Total registers*                            ; 2,331 / 11,172 ( 21 % )    ;
;     -- Dedicated logic registers            ; 2,315 / 10,320 ( 22 % )    ;
;     -- I/O registers                        ; 16 / 852 ( 2 % )           ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 355 / 645 ( 55 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 85 / 180 ( 47 % )          ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 10                         ;
; M9Ks                                        ; 27 / 46 ( 59 % )           ;
; Total block memory bits                     ; 214,016 / 423,936 ( 50 % ) ;
; Total block memory implementation bits      ; 248,832 / 423,936 ( 59 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )             ;
; PLLs                                        ; 2 / 2 ( 100 % )            ;
; Global clocks                               ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 8% / 8% / 9%               ;
; Peak interconnect usage (total/H/V)         ; 13% / 13% / 13%            ;
; Maximum fan-out                             ; 1127                       ;
; Highest non-global fan-out                  ; 1127                       ;
; Total fan-out                               ; 21410                      ;
; Average fan-out                             ; 3.10                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                             ;                       ;                      ;                                ;                                ;
; Total logic elements                        ; 3537 / 10320 ( 34 % ) ; 141 / 10320 ( 1 % )  ; 866 / 10320 ( 8 % )            ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 2077                  ; 55                   ; 97                             ; 0                              ;
;     -- Register only                        ; 260                   ; 21                   ; 476                            ; 0                              ;
;     -- Combinational with a register        ; 1200                  ; 65                   ; 293                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                      ;                                ;                                ;
;     -- 4 input functions                    ; 1931                  ; 49                   ; 175                            ; 0                              ;
;     -- 3 input functions                    ; 521                   ; 34                   ; 103                            ; 0                              ;
;     -- <=2 input functions                  ; 825                   ; 37                   ; 112                            ; 0                              ;
;     -- Register only                        ; 260                   ; 21                   ; 476                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic elements by mode                      ;                       ;                      ;                                ;                                ;
;     -- normal mode                          ; 2845                  ; 112                  ; 337                            ; 0                              ;
;     -- arithmetic mode                      ; 432                   ; 8                    ; 53                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total registers                             ; 1476                  ; 86                   ; 769                            ; 0                              ;
;     -- Dedicated logic registers            ; 1460 / 10320 ( 14 % ) ; 86 / 10320 ( < 1 % ) ; 769 / 10320 ( 7 % )            ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 32                    ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used   ; 272 / 645 ( 42 % )    ; 14 / 645 ( 2 % )     ; 74 / 645 ( 11 % )              ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                    ; 85                    ; 0                    ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 132096                ; 0                    ; 81920                          ; 0                              ;
; Total RAM block bits                        ; 156672                ; 0                    ; 92160                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 2 / 2 ( 100 % )                ;
; M9K                                         ; 17 / 46 ( 36 % )      ; 0 / 46 ( 0 % )       ; 10 / 46 ( 21 % )               ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 5 / 12 ( 41 % )       ; 0 / 12 ( 0 % )       ; 0 / 12 ( 0 % )                 ; 6 / 12 ( 50 % )                ;
; Double Data Rate I/O output circuitry       ; 8 / 185 ( 4 % )       ; 0 / 185 ( 0 % )      ; 0 / 185 ( 0 % )                ; 0 / 185 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Connections                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                    ; 1163                  ; 127                  ; 991                            ; 4                              ;
;     -- Registered Input Connections         ; 1116                  ; 97                   ; 815                            ; 0                              ;
;     -- Output Connections                   ; 539                   ; 127                  ; 1                              ; 1618                           ;
;     -- Registered Output Connections        ; 44                    ; 126                  ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                    ; 17219                 ; 791                  ; 4091                           ; 1630                           ;
;     -- Registered Connections               ; 8486                  ; 556                  ; 2543                           ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; External Connections                        ;                       ;                      ;                                ;                                ;
;     -- Top                                  ; 36                    ; 119                  ; 399                            ; 1148                           ;
;     -- sld_hub:auto_hub                     ; 119                   ; 16                   ; 119                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 399                   ; 119                  ; 0                              ; 474                            ;
;     -- hard_block:auto_generated_inst       ; 1148                  ; 0                    ; 474                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                          ; 30                    ; 19                   ; 137                            ; 4                              ;
;     -- Output Ports                         ; 82                    ; 37                   ; 90                             ; 8                              ;
;     -- Bidir Ports                          ; 18                    ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                    ; 25                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 26                   ; 81                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                    ; 0                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                    ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                    ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                    ; 40                             ; 2                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 15                   ; 81                             ; 0                              ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; cam0_data[0] ; G15   ; 6        ; 34           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_data[1] ; F15   ; 6        ; 34           ; 18           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_data[2] ; F14   ; 6        ; 34           ; 19           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_data[3] ; D16   ; 6        ; 34           ; 19           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_data[4] ; C15   ; 6        ; 34           ; 20           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_data[5] ; B16   ; 6        ; 34           ; 18           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_data[6] ; F13   ; 6        ; 34           ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_data[7] ; L13   ; 5        ; 34           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_href    ; J13   ; 5        ; 34           ; 11           ; 0            ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_pclk    ; M16   ; 5        ; 34           ; 12           ; 21           ; 79                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam0_vsync   ; C16   ; 6        ; 34           ; 20           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_data[0] ; A8    ; 8        ; 16           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_data[1] ; A7    ; 8        ; 11           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_data[2] ; F6    ; 8        ; 11           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_data[3] ; A5    ; 8        ; 7            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_data[4] ; A4    ; 8        ; 5            ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_data[5] ; B4    ; 8        ; 5            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_data[6] ; B3    ; 8        ; 3            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_data[7] ; C3    ; 8        ; 1            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_href    ; A12   ; 7        ; 25           ; 24           ; 0            ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_pclk    ; A15   ; 7        ; 21           ; 24           ; 0            ; 79                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam1_vsync   ; A11   ; 7        ; 25           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key0         ; M1    ; 2        ; 0            ; 11           ; 21           ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key1         ; M2    ; 2        ; 0            ; 11           ; 14           ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sd_miso      ; J16   ; 5        ; 34           ; 9            ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk      ; E1    ; 1        ; 0            ; 11           ; 7            ; 46                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n    ; M15   ; 5        ; 34           ; 12           ; 14           ; 49                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cam0_pwdn      ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam0_rst_n     ; F16   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam0_scl       ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam1_pwdn      ; A2    ; 8        ; 5            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam1_rst_n     ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam1_scl       ; D1    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_clk         ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_cs_n        ; K12   ; 5        ; 34           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sd_mosi        ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; P14   ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; T14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; T13   ; 4        ; 28           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; T12   ; 4        ; 25           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; T11   ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; T10   ; 4        ; 21           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; P9    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; R13   ; 4        ; 28           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; R10   ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; R9    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; R12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; M9    ; 4        ; 21           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; R11   ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; L9    ; 4        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_clk_n     ; P16   ; 5        ; 34           ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_clk_p     ; R16   ; 5        ; 34           ; 5            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_n[0] ; N16   ; 5        ; 34           ; 7            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_n[1] ; L16   ; 5        ; 34           ; 8            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_n[2] ; K16   ; 5        ; 34           ; 9            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_p[0] ; N15   ; 5        ; 34           ; 7            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_p[1] ; L15   ; 5        ; 34           ; 8            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_p[2] ; K15   ; 5        ; 34           ; 9            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                      ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+
; cam0_sda       ; N14   ; 5        ; 34           ; 4            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                                                         ; -                   ;
; cam1_sda       ; L10   ; 4        ; 25           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                                                         ; -                   ;
; sdram_data[0]  ; R3    ; 3        ; 1            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[10] ; T7    ; 3        ; 13           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[11] ; T6    ; 3        ; 11           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[12] ; T5    ; 3        ; 9            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[13] ; T4    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[14] ; T3    ; 3        ; 1            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[15] ; T2    ; 3        ; 3            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[1]  ; T9    ; 4        ; 18           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[2]  ; R5    ; 3        ; 9            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[3]  ; R6    ; 3        ; 11           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[4]  ; R7    ; 3        ; 11           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[5]  ; M8    ; 3        ; 13           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[6]  ; R8    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[7]  ; N8    ; 3        ; 16           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[8]  ; P8    ; 3        ; 16           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[9]  ; T8    ; 3        ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                             ;
+----------+-----------------------+------------------------+---------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------+------------------------+---------------------+---------------------------+
; F4       ; nSTATUS               ; -                      ; -                   ; Dedicated Programming Pin ;
; H5       ; nCONFIG               ; -                      ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                   ; -                      ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                   ; -                      ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                   ; -                      ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                   ; -                      ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                   ; -                      ; -                   ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE    ; Use as regular IO      ; sd_miso             ; Dual Purpose Pin          ;
; H14      ; CONF_DONE             ; -                      ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0                 ; -                      ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1                 ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2                 ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3                 ; -                      ; -                   ; Dedicated Programming Pin ;
; G15      ; DIFFIO_R4p, CRC_ERROR ; Use as regular IO      ; cam0_data[0]        ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO      ; Use as programming pin ; cam0_rst_n          ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR    ; Use as regular IO      ; cam0_data[1]        ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7     ; Use as regular IO      ; cam1_data[3]        ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+---------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 2 / 17 ( 12 % )  ; 2.5V          ; --           ;
; 2        ; 2 / 19 ( 11 % )  ; 2.5V          ; --           ;
; 3        ; 16 / 26 ( 62 % ) ; 2.5V          ; --           ;
; 4        ; 24 / 27 ( 89 % ) ; 2.5V          ; --           ;
; 5        ; 18 / 25 ( 72 % ) ; 2.5V          ; --           ;
; 6        ; 10 / 14 ( 71 % ) ; 2.5V          ; --           ;
; 7        ; 4 / 26 ( 15 % )  ; 2.5V          ; --           ;
; 8        ; 9 / 26 ( 35 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; cam1_pwdn                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; cam1_data[4]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; cam1_data[3]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; cam1_data[1]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; cam1_data[0]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; cam1_vsync                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; cam1_href                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; cam1_pclk                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; cam1_data[6]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 197        ; 8        ; cam1_data[5]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; cam0_data[5]                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; cam1_data[7]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; cam0_data[4]                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; cam0_vsync                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; cam1_scl                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; cam0_data[3]                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; sys_clk                         ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; cam1_data[2]                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; cam1_rst_n                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; cam0_data[6]                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; cam0_data[2]                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; cam0_data[1]                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; cam0_rst_n                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; cam0_pwdn                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; cam0_data[0]                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck             ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi             ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo             ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms             ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; sd_clk                          ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; cam0_href                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; sd_mosi                         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; sd_miso                         ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; sd_cs_n                         ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; tmds_data_p[2]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; tmds_data_n[2]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; sdram_we_n                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 88         ; 4        ; cam1_sda                        ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; cam0_data[7]                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; tmds_data_p[1]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; tmds_data_n[1]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; key0                            ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; key1                            ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; sdram_data[5]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 78         ; 4        ; sdram_dqm[1]                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 93         ; 4        ; sdram_dqm[0]                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 100        ; 4        ; sdram_addr[12]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; sys_rst_n                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; cam0_pclk                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; sdram_data[7]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 79         ; 4        ; sdram_addr[2]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; sdram_addr[3]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 101        ; 4        ; sdram_addr[11]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; cam0_sda                        ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; tmds_data_p[0]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; tmds_data_n[0]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; sdram_data[8]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 89         ; 4        ; sdram_addr[9]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; sdram_addr[0]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; sdram_addr[1]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; cam0_scl                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; tmds_clk_n                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; sdram_data[0]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; sdram_clk                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; sdram_data[2]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; sdram_data[3]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; sdram_data[4]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; sdram_data[6]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; sdram_cke                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 80         ; 4        ; sdram_cas_n                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 83         ; 4        ; sdram_ras_n                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 85         ; 4        ; sdram_cs_n                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; sdram_ba[0]                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; sdram_ba[1]                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; tmds_clk_p                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; sdram_data[15]                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; sdram_data[14]                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; sdram_data[13]                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; sdram_data[12]                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; sdram_data[11]                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; sdram_data[10]                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; sdram_data[9]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; sdram_data[1]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; sdram_addr[8]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; sdram_addr[7]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; sdram_addr[6]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 92         ; 4        ; sdram_addr[5]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 95         ; 4        ; sdram_addr[4]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; sdram_addr[10]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                           ;
+-------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Name                          ; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------+
; SDC pin name                  ; u_pll|altpll_component|auto_generated|pll1                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1                                 ;
; PLL mode                      ; Normal                                                           ; Normal                                                                             ;
; Compensate clock              ; clock0                                                           ; clock0                                                                             ;
; Compensated input/output pins ; --                                                               ; --                                                                                 ;
; Switchover type               ; --                                                               ; --                                                                                 ;
; Input frequency 0             ; 50.0 MHz                                                         ; 50.0 MHz                                                                           ;
; Input frequency 1             ; --                                                               ; --                                                                                 ;
; Nominal PFD frequency         ; 50.0 MHz                                                         ; 10.0 MHz                                                                           ;
; Nominal VCO frequency         ; 599.9 MHz                                                        ; 710.2 MHz                                                                          ;
; VCO post scale K counter      ; 2                                                                ; --                                                                                 ;
; VCO frequency control         ; Auto                                                             ; Auto                                                                               ;
; VCO phase shift step          ; 208 ps                                                           ; 176 ps                                                                             ;
; VCO multiply                  ; --                                                               ; --                                                                                 ;
; VCO divide                    ; --                                                               ; --                                                                                 ;
; Freq min lock                 ; 25.0 MHz                                                         ; 49.0 MHz                                                                           ;
; Freq max lock                 ; 54.18 MHz                                                        ; 91.58 MHz                                                                          ;
; M VCO Tap                     ; 0                                                                ; 0                                                                                  ;
; M Initial                     ; 2                                                                ; 1                                                                                  ;
; M value                       ; 12                                                               ; 71                                                                                 ;
; N value                       ; 1                                                                ; 5                                                                                  ;
; Charge pump current           ; setting 1                                                        ; setting 1                                                                          ;
; Loop filter resistance        ; setting 27                                                       ; setting 24                                                                         ;
; Loop filter capacitance       ; setting 0                                                        ; setting 0                                                                          ;
; Bandwidth                     ; 680 kHz to 980 kHz                                               ; 450 kHz to 980 kHz                                                                 ;
; Bandwidth type                ; Medium                                                           ; Medium                                                                             ;
; Real time reconfigurable      ; Off                                                              ; Off                                                                                ;
; Scan chain MIF file           ; --                                                               ; --                                                                                 ;
; Preserve PLL counter order    ; Off                                                              ; Off                                                                                ;
; PLL location                  ; PLL_1                                                            ; PLL_2                                                                              ;
; Inclk0 signal                 ; sys_clk                                                          ; sys_clk                                                                            ;
; Inclk1 signal                 ; --                                                               ; --                                                                                 ;
; Inclk0 signal type            ; Dedicated Pin                                                    ; Global Clock                                                                       ;
; Inclk1 signal type            ; --                                                               ; --                                                                                 ;
+-------------------------------+------------------------------------------------------------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+
; Name                                                                                           ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                              ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                   ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C3      ; 6             ; 3/3 Even   ; --            ; 2       ; 0       ; u_pll|altpll_component|auto_generated|pll1|clk[0]         ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]                   ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -60 (-1667 ps) ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u_pll|altpll_component|auto_generated|pll1|clk[1]         ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                   ; clock2       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 3.75 (208 ps)    ; 50/50      ; C1      ; 12            ; 6/6 Even   ; --            ; 2       ; 0       ; u_pll|altpll_component|auto_generated|pll1|clk[2]         ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3]                   ; clock3       ; 1    ; 1   ; 50.0 MHz         ; 180 (10000 ps) ; 3.75 (208 ps)    ; 50/50      ; C2      ; 12            ; 6/6 Even   ; --            ; 8       ; 0       ; u_pll|altpll_component|auto_generated|pll1|clk[3]         ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 71   ; 50  ; 71.0 MHz         ; 0 (0 ps)       ; 4.50 (176 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 71   ; 10  ; 355.0 MHz        ; 0 (0 ps)       ; 22.50 (176 ps)   ; 50/50      ; C1      ; 2             ; 1/1 Even   ; --            ; 1       ; 0       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |dual_ov5640_hdmi                                                                                       ; 4544 (5)    ; 2315 (2)                  ; 16 (16)       ; 214016      ; 27   ; 0            ; 0       ; 0         ; 85   ; 0            ; 2229 (3)     ; 757 (0)           ; 1558 (2)         ; |dual_ov5640_hdmi                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |hdmi_top:u_hdmi_top|                                                                                ; 714 (0)     ; 178 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 536 (0)      ; 17 (0)            ; 161 (0)          ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |dvi_transmitter_top:u_rgb2dvi_0|                                                                 ; 349 (0)     ; 156 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 193 (0)      ; 17 (0)            ; 139 (0)          ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0                                                                                                                                                                                                                                                                                  ; work         ;
;          |asyn_rst_syn:reset_syn|                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn                                                                                                                                                                                                                                                           ; work         ;
;          |dvi_encoder:encoder_b|                                                                        ; 111 (111)   ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (68)      ; 5 (5)             ; 38 (38)          ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b                                                                                                                                                                                                                                                            ; work         ;
;          |dvi_encoder:encoder_g|                                                                        ; 102 (102)   ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 6 (6)             ; 31 (31)          ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g                                                                                                                                                                                                                                                            ; work         ;
;          |dvi_encoder:encoder_r|                                                                        ; 92 (92)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 4 (4)             ; 29 (29)          ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r                                                                                                                                                                                                                                                            ; work         ;
;          |serializer_10_to_1:serializer_b|                                                              ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b                                                                                                                                                                                                                                                  ; work         ;
;             |ddio_out:u_ddio_out_n|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n                                                                                                                                                                                                                            ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                          ; work         ;
;                   |ddio_out_p9j:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                              ; work         ;
;             |ddio_out:u_ddio_out_p|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p                                                                                                                                                                                                                            ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                          ; work         ;
;                   |ddio_out_p9j:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                              ; work         ;
;          |serializer_10_to_1:serializer_clk|                                                            ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 7 (7)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk                                                                                                                                                                                                                                                ; work         ;
;             |ddio_out:u_ddio_out_n|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n                                                                                                                                                                                                                          ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                        ; work         ;
;                   |ddio_out_p9j:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                            ; work         ;
;             |ddio_out:u_ddio_out_p|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p                                                                                                                                                                                                                          ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                        ; work         ;
;                   |ddio_out_p9j:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                            ; work         ;
;          |serializer_10_to_1:serializer_g|                                                              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g                                                                                                                                                                                                                                                  ; work         ;
;             |ddio_out:u_ddio_out_n|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n                                                                                                                                                                                                                            ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                          ; work         ;
;                   |ddio_out_p9j:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                              ; work         ;
;             |ddio_out:u_ddio_out_p|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p                                                                                                                                                                                                                            ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                          ; work         ;
;                   |ddio_out_p9j:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                              ; work         ;
;          |serializer_10_to_1:serializer_r|                                                              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r                                                                                                                                                                                                                                                  ; work         ;
;             |ddio_out:u_ddio_out_n|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n                                                                                                                                                                                                                            ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                          ; work         ;
;                   |ddio_out_p9j:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                              ; work         ;
;             |ddio_out:u_ddio_out_p|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p                                                                                                                                                                                                                            ; work         ;
;                |altddio_out:ALTDDIO_OUT_component|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                          ; work         ;
;                   |ddio_out_p9j:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                              ; work         ;
;       |lcd_disply:u_lcd_disply|                                                                         ; 304 (304)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 286 (286)    ; 0 (0)             ; 18 (18)          ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply                                                                                                                                                                                                                                                                                          ; work         ;
;       |video_driver:u_video_driver|                                                                     ; 82 (82)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 0 (0)             ; 25 (25)          ; |dual_ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver                                                                                                                                                                                                                                                                                      ; work         ;
;    |key_filter:key_filter_cmos0_inst|                                                                   ; 28 (28)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 21 (21)          ; |dual_ov5640_hdmi|key_filter:key_filter_cmos0_inst                                                                                                                                                                                                                                                                                                     ; work         ;
;    |key_filter:key_filter_cmos1_inst|                                                                   ; 28 (28)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 21 (21)          ; |dual_ov5640_hdmi|key_filter:key_filter_cmos1_inst                                                                                                                                                                                                                                                                                                     ; work         ;
;    |ov5640_dri:u0_ov5640_dri|                                                                           ; 559 (0)     ; 132 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 427 (0)      ; 11 (0)            ; 121 (0)          ; |dual_ov5640_hdmi|ov5640_dri:u0_ov5640_dri                                                                                                                                                                                                                                                                                                             ; work         ;
;       |OV5640_capture_data:u_cmos_capture_data|                                                         ; 45 (45)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 1 (1)             ; 32 (32)          ; |dual_ov5640_hdmi|ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data                                                                                                                                                                                                                                                                     ; work         ;
;       |i2c_dri:u_i2c_dr|                                                                                ; 111 (111)   ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 9 (9)             ; 45 (45)          ; |dual_ov5640_hdmi|ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr                                                                                                                                                                                                                                                                                            ; work         ;
;       |i2c_ov5640_rgb565_cfg:u_i2c_cfg|                                                                 ; 403 (403)   ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 358 (358)    ; 1 (1)             ; 44 (44)          ; |dual_ov5640_hdmi|ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg                                                                                                                                                                                                                                                                             ; work         ;
;    |ov5640_dri:u1_ov5640_dri|                                                                           ; 558 (1)     ; 122 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 436 (1)      ; 18 (0)            ; 104 (0)          ; |dual_ov5640_hdmi|ov5640_dri:u1_ov5640_dri                                                                                                                                                                                                                                                                                                             ; work         ;
;       |OV5640_capture_data:u_cmos_capture_data|                                                         ; 51 (51)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 7 (7)             ; 26 (26)          ; |dual_ov5640_hdmi|ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data                                                                                                                                                                                                                                                                     ; work         ;
;       |i2c_dri:u_i2c_dr|                                                                                ; 102 (102)   ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 10 (10)           ; 34 (34)          ; |dual_ov5640_hdmi|ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr                                                                                                                                                                                                                                                                                            ; work         ;
;       |i2c_ov5640_rgb565_cfg:u_i2c_cfg|                                                                 ; 404 (404)   ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 359 (359)    ; 1 (1)             ; 44 (44)          ; |dual_ov5640_hdmi|ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg                                                                                                                                                                                                                                                                             ; work         ;
;    |pll:u_pll|                                                                                          ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |dual_ov5640_hdmi|pll:u_pll                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                                                                         ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |dual_ov5640_hdmi|pll:u_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                    ; work         ;
;          |pll_altpll:auto_generated|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |dual_ov5640_hdmi|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                          ; work         ;
;    |pll_hdmi:pll_hdmi_inst|                                                                             ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |dual_ov5640_hdmi|pll_hdmi:pll_hdmi_inst                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                                                                         ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |dual_ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                       ; work         ;
;          |pll_hdmi_altpll:auto_generated|                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |dual_ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;    |sd_ctrl:sd_ctrl_inst|                                                                               ; 316 (7)     ; 206 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 109 (6)      ; 53 (0)            ; 154 (1)          ; |dual_ov5640_hdmi|sd_ctrl:sd_ctrl_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |sd_init:sd_init_inst|                                                                            ; 124 (124)   ; 79 (79)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 39 (39)           ; 40 (40)          ; |dual_ov5640_hdmi|sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst                                                                                                                                                                                                                                                                                            ; work         ;
;       |sd_read:sd_read_inst|                                                                            ; 97 (97)     ; 67 (67)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 7 (7)             ; 60 (60)          ; |dual_ov5640_hdmi|sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst                                                                                                                                                                                                                                                                                            ; work         ;
;       |sd_write:sd_write_inst|                                                                          ; 88 (88)     ; 60 (60)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 7 (7)             ; 53 (53)          ; |dual_ov5640_hdmi|sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst                                                                                                                                                                                                                                                                                          ; work         ;
;    |sd_wr_fifo:sd_wr_fifo_inst|                                                                         ; 152 (0)     ; 127 (0)                   ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 57 (0)            ; 70 (0)           ; |dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst                                                                                                                                                                                                                                                                                                           ; work         ;
;       |dcfifo:dcfifo_component|                                                                         ; 152 (0)     ; 127 (0)                   ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 57 (0)            ; 70 (0)           ; |dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                   ; work         ;
;          |dcfifo_93f1:auto_generated|                                                                   ; 152 (45)    ; 127 (33)                  ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (11)      ; 57 (22)           ; 70 (4)           ; |dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;             |a_gray2bin_7ib:rdptr_g_gray2bin|                                                           ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                                                                                                        ; work         ;
;             |a_gray2bin_7ib:rs_dgwp_gray2bin|                                                           ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                                                                                                        ; work         ;
;             |a_graycounter_07c:wrptr_g1p|                                                               ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 16 (16)          ; |dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p                                                                                                                                                                                                                            ; work         ;
;             |a_graycounter_4p6:rdptr_g1p|                                                               ; 24 (24)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 20 (20)          ; |dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p                                                                                                                                                                                                                            ; work         ;
;             |alt_synch_pipe_c7d:rs_dgwp|                                                                ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 5 (0)            ; |dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp                                                                                                                                                                                                                             ; work         ;
;                |dffpipe_b09:dffpipe13|                                                                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 5 (5)            ; |dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13                                                                                                                                                                                                       ; work         ;
;             |alt_synch_pipe_d7d:ws_dgrp|                                                                ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp                                                                                                                                                                                                                             ; work         ;
;                |dffpipe_c09:dffpipe16|                                                                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_d7d:ws_dgrp|dffpipe_c09:dffpipe16                                                                                                                                                                                                       ; work         ;
;             |altsyncram_q211:fifo_ram|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram                                                                                                                                                                                                                               ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                                                                  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                                               ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                                                                   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                                ; work         ;
;             |dffpipe_a09:rs_brp|                                                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 8 (8)            ; |dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|dffpipe_a09:rs_brp                                                                                                                                                                                                                                     ; work         ;
;             |dffpipe_a09:rs_bwp|                                                                        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |dual_ov5640_hdmi|sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|dffpipe_a09:rs_bwp                                                                                                                                                                                                                                     ; work         ;
;    |sdram_top:u_sdram_top|                                                                              ; 1178 (0)    ; 649 (0)                   ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 527 (0)      ; 104 (0)           ; 547 (0)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sdram_controller:u_sdram_controller|                                                             ; 213 (0)     ; 102 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 111 (0)      ; 5 (0)             ; 97 (0)           ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                                                                                                                                                                            ; work         ;
;          |sdram_cmd:u_sdram_cmd|                                                                        ; 74 (74)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 0 (0)             ; 20 (20)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                                                                                                                                                                                      ; work         ;
;          |sdram_ctrl:u_sdram_ctrl|                                                                      ; 105 (105)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 49 (49)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                                                                                                                                                                                    ; work         ;
;          |sdram_data:u_sdram_data|                                                                      ; 34 (34)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 5 (5)             ; 28 (28)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                                                                                                                                                                                    ; work         ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|                                                               ; 992 (416)   ; 547 (123)                 ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 416 (266)    ; 99 (6)            ; 477 (147)        ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                                                                                                                                                                              ; work         ;
;          |rdfifo:u_rdfifo0|                                                                             ; 144 (0)     ; 106 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 23 (0)            ; 83 (0)           ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0                                                                                                                                                                                                                                                             ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 144 (0)     ; 106 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 23 (0)            ; 83 (0)           ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component                                                                                                                                                                                                                                     ; work         ;
;                |dcfifo_jol1:auto_generated|                                                             ; 144 (53)    ; 106 (40)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (7)       ; 23 (13)           ; 83 (10)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated                                                                                                                                                                                                          ; work         ;
;                   |a_gray2bin_8ib:wrptr_g_gray2bin|                                                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                                                                                                                                                                          ; work         ;
;                   |a_gray2bin_8ib:ws_dgrp_gray2bin|                                                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                                                                                                                                                                          ; work         ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                         ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                                                                                                              ; work         ;
;                   |a_graycounter_777:rdptr_g1p|                                                         ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 16 (16)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                                                                                                              ; work         ;
;                   |alt_synch_pipe_1e8:ws_dgrp|                                                          ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 4 (0)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_1e8:ws_dgrp                                                                                                                                                                               ; work         ;
;                      |dffpipe_se9:dffpipe4|                                                             ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 4 (4)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe4                                                                                                                                                          ; work         ;
;                   |altsyncram_gm31:fifo_ram|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram                                                                                                                                                                                 ; work         ;
;                   |cmpr_c66:rdempty_eq_comp_lsb|                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb                                                                                                                                                                             ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                                                                                                                                                                              ; work         ;
;                   |dffpipe_qe9:ws_brp|                                                                  ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp                                                                                                                                                                                       ; work         ;
;                   |dffpipe_qe9:ws_bwp|                                                                  ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp                                                                                                                                                                                       ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                            ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                       ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                            ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                           ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                           ; work         ;
;          |rdfifo:u_rdfifo1|                                                                             ; 140 (0)     ; 106 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 21 (0)            ; 85 (0)           ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1                                                                                                                                                                                                                                                             ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 140 (0)     ; 106 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 21 (0)            ; 85 (0)           ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                     ; work         ;
;                |dcfifo_jol1:auto_generated|                                                             ; 140 (52)    ; 106 (40)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (11)      ; 21 (8)            ; 85 (4)           ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated                                                                                                                                                                                                          ; work         ;
;                   |a_gray2bin_8ib:wrptr_g_gray2bin|                                                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin                                                                                                                                                                          ; work         ;
;                   |a_gray2bin_8ib:ws_dgrp_gray2bin|                                                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin                                                                                                                                                                          ; work         ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                         ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 17 (17)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                                                                                                              ; work         ;
;                   |a_graycounter_777:rdptr_g1p|                                                         ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 18 (18)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                                                                                                              ; work         ;
;                   |alt_synch_pipe_1e8:ws_dgrp|                                                          ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 3 (0)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_1e8:ws_dgrp                                                                                                                                                                               ; work         ;
;                      |dffpipe_se9:dffpipe4|                                                             ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 3 (3)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe4                                                                                                                                                          ; work         ;
;                   |altsyncram_gm31:fifo_ram|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram                                                                                                                                                                                 ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                                                                                                                                                                              ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_msb|                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|cmpr_c66:wrfull_eq_comp_msb                                                                                                                                                                              ; work         ;
;                   |dffpipe_qe9:ws_brp|                                                                  ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_brp                                                                                                                                                                                       ; work         ;
;                   |dffpipe_qe9:ws_bwp|                                                                  ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|dffpipe_qe9:ws_bwp                                                                                                                                                                                       ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                       ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                            ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                       ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                            ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                           ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                           ; work         ;
;          |wrfifo:u_wrfifo0|                                                                             ; 146 (0)     ; 106 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 24 (0)            ; 83 (0)           ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0                                                                                                                                                                                                                                                             ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 146 (0)     ; 106 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 24 (0)            ; 83 (0)           ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component                                                                                                                                                                                                                                     ; work         ;
;                |dcfifo_0ol1:auto_generated|                                                             ; 146 (57)    ; 106 (40)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (8)       ; 24 (15)           ; 83 (11)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated                                                                                                                                                                                                          ; work         ;
;                   |a_gray2bin_8ib:rdptr_g_gray2bin|                                                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                                                                                                          ; work         ;
;                   |a_gray2bin_8ib:rs_dgwp_gray2bin|                                                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                                                                                                          ; work         ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                         ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 17 (17)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                                                                                                              ; work         ;
;                   |a_graycounter_777:rdptr_g1p|                                                         ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                                                                                                              ; work         ;
;                   |alt_synch_pipe_0e8:rs_dgwp|                                                          ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 7 (0)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_0e8:rs_dgwp                                                                                                                                                                               ; work         ;
;                      |dffpipe_re9:dffpipe11|                                                            ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 7 (7)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_re9:dffpipe11                                                                                                                                                         ; work         ;
;                   |altsyncram_gm31:fifo_ram|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram                                                                                                                                                                                 ; work         ;
;                   |cmpr_c66:rdempty_eq_comp1_lsb|                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb                                                                                                                                                                            ; work         ;
;                   |cmpr_c66:rdempty_eq_comp_msb|                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp_msb                                                                                                                                                                             ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_msb|                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:wrfull_eq_comp_msb                                                                                                                                                                              ; work         ;
;                   |dffpipe_qe9:rs_brp|                                                                  ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp                                                                                                                                                                                       ; work         ;
;                   |dffpipe_qe9:rs_bwp|                                                                  ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp                                                                                                                                                                                       ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                            ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                            ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                           ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                           ; work         ;
;          |wrfifo:u_wrfifo1|                                                                             ; 146 (0)     ; 106 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 25 (0)            ; 82 (0)           ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1                                                                                                                                                                                                                                                             ; work         ;
;             |dcfifo:dcfifo_component|                                                                   ; 146 (0)     ; 106 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 25 (0)            ; 82 (0)           ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                     ; work         ;
;                |dcfifo_0ol1:auto_generated|                                                             ; 146 (55)    ; 106 (40)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (8)       ; 25 (18)           ; 82 (10)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated                                                                                                                                                                                                          ; work         ;
;                   |a_gray2bin_8ib:rdptr_g_gray2bin|                                                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                                                                                                          ; work         ;
;                   |a_gray2bin_8ib:rs_dgwp_gray2bin|                                                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                                                                                                          ; work         ;
;                   |a_graycounter_3lc:wrptr_g1p|                                                         ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 19 (19)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                                                                                                              ; work         ;
;                   |a_graycounter_777:rdptr_g1p|                                                         ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                                                                                                              ; work         ;
;                   |alt_synch_pipe_0e8:rs_dgwp|                                                          ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 6 (0)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_0e8:rs_dgwp                                                                                                                                                                               ; work         ;
;                      |dffpipe_re9:dffpipe11|                                                            ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 6 (6)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_re9:dffpipe11                                                                                                                                                         ; work         ;
;                   |altsyncram_gm31:fifo_ram|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram                                                                                                                                                                                 ; work         ;
;                   |cmpr_c66:rdempty_eq_comp1_msb|                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|cmpr_c66:rdempty_eq_comp1_msb                                                                                                                                                                            ; work         ;
;                   |dffpipe_qe9:rs_brp|                                                                  ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 10 (10)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_brp                                                                                                                                                                                       ; work         ;
;                   |dffpipe_qe9:rs_bwp|                                                                  ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|dffpipe_qe9:rs_bwp                                                                                                                                                                                       ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|                                                       ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                                            ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|                                                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                                            ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|                                                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                                           ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|                                                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |dual_ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 141 (1)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (1)       ; 21 (0)            ; 65 (0)           ; |dual_ov5640_hdmi|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 140 (99)    ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (41)      ; 21 (20)           ; 65 (40)          ; |dual_ov5640_hdmi|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |dual_ov5640_hdmi|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |dual_ov5640_hdmi|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 866 (81)    ; 769 (80)                  ; 0 (0)         ; 81920       ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (1)       ; 476 (79)          ; 293 (0)          ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 786 (0)     ; 689 (0)                   ; 0 (0)         ; 81920       ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (0)       ; 397 (0)           ; 293 (0)          ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 786 (200)   ; 689 (194)                 ; 0 (0)         ; 81920       ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (12)      ; 397 (180)         ; 293 (8)          ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 72 (70)     ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 47 (47)           ; 24 (0)           ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 81920       ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_u024:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 81920       ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 1 (1)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 16 (16)          ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 113 (113)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 25 (25)           ; 46 (46)          ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 230 (1)     ; 216 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 134 (0)           ; 83 (1)           ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 201 (0)     ; 200 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 121 (0)           ; 80 (0)           ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 120 (120)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 120 (120)         ; 0 (0)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 81 (0)      ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 80 (0)           ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 24 (14)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 9 (0)             ; 2 (1)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 125 (10)    ; 109 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (10)      ; 0 (0)             ; 109 (0)          ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 6 (0)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_fgi:auto_generated|                                                             ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 40 (40)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 40 (40)          ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |dual_ov5640_hdmi|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                 ;
+----------------+----------+---------------+---------------+-----------------------+----------+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+----------+------+
; cam0_rst_n     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; cam0_pwdn      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; cam0_scl       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; cam1_rst_n     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; cam1_pwdn      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; cam1_scl       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; tmds_clk_p     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_clk_n     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_p[0] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_p[1] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_p[2] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_n[0] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_n[1] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_n[2] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; sd_clk         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sd_cs_n        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sd_mosi        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; cam0_sda       ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; cam1_sda       ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; sdram_data[0]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[1]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[2]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[3]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[4]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[5]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[6]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[7]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[8]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[9]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[10] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[11] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[12] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[13] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[14] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[15] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sys_rst_n      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; sys_clk        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; sd_miso        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam1_pclk      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --       ; --   ;
; cam0_pclk      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; cam1_href      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam1_data[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam0_href      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam0_data[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam1_data[1]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; cam0_data[1]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam1_data[2]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam0_data[2]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam1_data[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam0_data[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam1_data[4]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; cam0_data[4]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam1_data[5]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam0_data[5]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam1_data[6]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam0_data[6]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam1_data[7]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam0_data[7]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam1_vsync     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; cam0_vsync     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; key1           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; key0           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
+----------------+----------+---------------+---------------+-----------------------+----------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                            ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; cam0_sda                                                                                                                                                                       ;                   ;         ;
; cam1_sda                                                                                                                                                                       ;                   ;         ;
; sdram_data[0]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                       ; 0                 ; 6       ;
; sdram_data[1]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                       ; 1                 ; 6       ;
; sdram_data[2]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                       ; 1                 ; 6       ;
; sdram_data[3]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                       ; 0                 ; 6       ;
; sdram_data[4]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                       ; 1                 ; 6       ;
; sdram_data[5]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                       ; 0                 ; 6       ;
; sdram_data[6]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                       ; 1                 ; 6       ;
; sdram_data[7]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                       ; 1                 ; 6       ;
; sdram_data[8]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                       ; 0                 ; 6       ;
; sdram_data[9]                                                                                                                                                                  ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                       ; 0                 ; 6       ;
; sdram_data[10]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[11]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                      ; 0                 ; 6       ;
; sdram_data[12]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                      ; 0                 ; 6       ;
; sdram_data[13]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]~feeder                                                               ; 0                 ; 6       ;
; sdram_data[14]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                      ; 0                 ; 6       ;
; sdram_data[15]                                                                                                                                                                 ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                      ; 0                 ; 6       ;
; sys_rst_n                                                                                                                                                                      ;                   ;         ;
; sys_clk                                                                                                                                                                        ;                   ;         ;
; sd_miso                                                                                                                                                                        ;                   ;         ;
;      - sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|miso_dly                                                                                                                      ; 0                 ; 6       ;
;      - sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|ack_en~0                                                                                                                      ; 0                 ; 6       ;
;      - sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|busy_data~8                                                                                                                 ; 0                 ; 6       ;
;      - sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|ack_en~0                                                                                                                      ; 0                 ; 6       ;
;      - sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|byte_head~15                                                                                                                  ; 0                 ; 6       ;
;      - sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|ack_en~0                                                                                                                    ; 0                 ; 6       ;
; cam1_pclk                                                                                                                                                                      ;                   ;         ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[11]                         ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[10]                         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[9]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[8]                          ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[7]                          ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[6]                          ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[5]                          ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[4]                          ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[3]                          ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[2]                          ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[1]                          ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|delayed_wrptr_g[0]                          ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                 ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a0       ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a4       ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a8       ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ram_block9a12      ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                 ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                  ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                  ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                  ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                           ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                        ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                        ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                        ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                        ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                        ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                        ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11     ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10     ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9      ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8      ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7      ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6      ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5      ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4      ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3      ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2      ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1      ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0      ; 0                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                           ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag                                                                                              ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                         ; 1                 ; 0       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                         ; 1                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7         ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[2] ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[1] ; 0                 ; 0       ;
;      - sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|sub_parity8a[0] ; 0                 ; 0       ;
; cam0_pclk                                                                                                                                                                      ;                   ;         ;
; cam1_href                                                                                                                                                                      ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~0                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]~1                                                                                       ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~2                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~3                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~4                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~5                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~6                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~7                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~8                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~9                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~10                                                                                         ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~11                                                                                         ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~12                                                                                         ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~13                                                                                         ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~14                                                                                         ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~15                                                                                         ; 0                 ; 6       ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~16                                                                                         ; 0                 ; 6       ;
; cam1_data[0]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~0                                                                                          ; 0                 ; 6       ;
; cam0_href                                                                                                                                                                      ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~0                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]~1                                                                                       ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~2                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~3                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~4                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~5                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~6                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~7                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~8                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~9                                                                                          ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~10                                                                                         ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~11                                                                                         ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~12                                                                                         ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~13                                                                                         ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~14                                                                                         ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~15                                                                                         ; 0                 ; 6       ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~16                                                                                         ; 0                 ; 6       ;
; cam0_data[0]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~0                                                                                          ; 0                 ; 6       ;
; cam1_data[1]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~2                                                                                          ; 1                 ; 6       ;
; cam0_data[1]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~2                                                                                          ; 0                 ; 6       ;
; cam1_data[2]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~3                                                                                          ; 0                 ; 6       ;
; cam0_data[2]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~3                                                                                          ; 0                 ; 6       ;
; cam1_data[3]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~4                                                                                          ; 0                 ; 6       ;
; cam0_data[3]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~4                                                                                          ; 0                 ; 6       ;
; cam1_data[4]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~5                                                                                          ; 1                 ; 6       ;
; cam0_data[4]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~5                                                                                          ; 0                 ; 6       ;
; cam1_data[5]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~6                                                                                          ; 0                 ; 6       ;
; cam0_data[5]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~6                                                                                          ; 0                 ; 6       ;
; cam1_data[6]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~7                                                                                          ; 0                 ; 6       ;
; cam0_data[6]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~7                                                                                          ; 0                 ; 6       ;
; cam1_data[7]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~8                                                                                          ; 0                 ; 6       ;
; cam0_data[7]                                                                                                                                                                   ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t~8                                                                                          ; 0                 ; 6       ;
; cam1_vsync                                                                                                                                                                     ;                   ;         ;
;      - ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; 1                 ; 6       ;
; cam0_vsync                                                                                                                                                                     ;                   ;         ;
;      - ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                           ; 0                 ; 6       ;
; key1                                                                                                                                                                           ;                   ;         ;
; key0                                                                                                                                                                           ;                   ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y12_N0     ; 401     ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cam0_pclk                                                                                                                                                                                                                                                                                           ; PIN_M16            ; 79      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; cam1_pclk                                                                                                                                                                                                                                                                                           ; PIN_A15            ; 79      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                                                                                                                                  ; FF_X33_Y14_N31     ; 44      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                                                                                                                                                    ; FF_X32_Y11_N5      ; 44      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]~25                                                                                                                                                                                                                                         ; LCCOMB_X25_Y13_N30 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]~31                                                                                                                                                                                                                                        ; LCCOMB_X31_Y16_N8  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]~32                                                                                                                                                                                                                                        ; LCCOMB_X26_Y13_N24 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req~0                                                                                                                                                                                                                                          ; LCCOMB_X30_Y13_N18 ; 30      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; key0                                                                                                                                                                                                                                                                                                ; PIN_M1             ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; key1                                                                                                                                                                                                                                                                                                ; PIN_M2             ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; key_filter:key_filter_cmos0_inst|always0~0                                                                                                                                                                                                                                                          ; LCCOMB_X16_Y15_N8  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; key_filter:key_filter_cmos1_inst|always0~0                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y15_N4  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]~1                                                                                                                                                                                                                   ; LCCOMB_X16_Y13_N14 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector1~1                                                                                                                                                                                                                                               ; LCCOMB_X26_Y3_N10  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]~20                                                                                                                                                                                                                                                 ; LCCOMB_X29_Y3_N30  ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                                                                                                                                                                                                                                                   ; FF_X1_Y11_N15      ; 88      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                                                                                                                                                                                                                                                   ; FF_X26_Y3_N27      ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                                                                                                                                                                                                                                                   ; FF_X26_Y3_N3       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                                                                                                                                                                ; LCCOMB_X24_Y4_N30  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                                                                                                                                                                   ; FF_X26_Y4_N21      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]~1                                                                                                                                                                                                                   ; LCCOMB_X18_Y23_N10 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|comb~0                                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y8_N14  ; 66      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Equal0~2                                                                                                                                                                                                                                                  ; LCCOMB_X8_Y11_N26  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector1~1                                                                                                                                                                                                                                               ; LCCOMB_X7_Y6_N30   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]~14                                                                                                                                                                                                                                                 ; LCCOMB_X8_Y6_N22   ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                                                                                                                                                                                                                                                   ; FF_X33_Y12_N21     ; 88      ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_dir                                                                                                                                                                                                                                                   ; FF_X8_Y8_N1        ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|st_done                                                                                                                                                                                                                                                   ; FF_X8_Y6_N1        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                                                                                                                                                                ; LCCOMB_X9_Y7_N2    ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                                                                                                                                                                   ; FF_X7_Y6_N29       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                        ; PLL_1              ; 508     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                        ; PLL_1              ; 238     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3]                                                                                                                                                                                                                        ; PLL_1              ; 109     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                        ; PLL_1              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                      ; PLL_2              ; 692     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                                      ; PLL_2              ; 49      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                      ; PLL_2              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                                                                                                                                                                               ; LCCOMB_X5_Y4_N22   ; 1127    ; Async. clear, Latch enable ; no     ; --                   ; --               ; --                        ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|LessThan0~1                                                                                                                                                                                                                                               ; LCCOMB_X12_Y2_N0   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|WideOr18                                                                                                                                                                                                                                                  ; LCCOMB_X13_Y3_N30  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|ack_data[39]~3                                                                                                                                                                                                                                            ; LCCOMB_X11_Y3_N2   ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|ack_en                                                                                                                                                                                                                                                    ; FF_X12_Y3_N7       ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cnt_cmd_bit[2]~10                                                                                                                                                                                                                                         ; LCCOMB_X13_Y2_N26  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|ack_data[7]~0                                                                                                                                                                                                                                             ; LCCOMB_X12_Y4_N30  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|ack_en                                                                                                                                                                                                                                                    ; FF_X12_Y4_N9       ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_data_num[1]~14                                                                                                                                                                                                                                        ; LCCOMB_X13_Y5_N2   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state.RD_DATA                                                                                                                                                                                                                                             ; FF_X13_Y4_N25      ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state.SEND_CMD17                                                                                                                                                                                                                                          ; FF_X13_Y4_N9       ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|ack_data[7]~0                                                                                                                                                                                                                                           ; LCCOMB_X10_Y3_N8   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|ack_en                                                                                                                                                                                                                                                  ; FF_X10_Y3_N31      ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_num[5]~32                                                                                                                                                                                                                                      ; LCCOMB_X18_Y13_N2  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.SEND_CMD24                                                                                                                                                                                                                                        ; FF_X9_Y3_N5        ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_DATA                                                                                                                                                                                                                                           ; FF_X9_Y3_N23       ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|valid_rdreq~0                                                                                                                                                                                                         ; LCCOMB_X25_Y16_N8  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|valid_wrreq~0                                                                                                                                                                                                         ; LCCOMB_X22_Y15_N10 ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]~2                                                                                                                                                                                                     ; LCCOMB_X18_Y9_N12  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                                                                                                                                                                       ; LCCOMB_X18_Y6_N10  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                                                                                                                                                                       ; LCCOMB_X13_Y9_N2   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~10                                                                                                                                                                                                      ; LCCOMB_X18_Y6_N4   ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]~2                                                                                                                                                                                                  ; LCCOMB_X19_Y8_N0   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~0                                                                                                                                                                                                          ; LCCOMB_X18_Y8_N26  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                                                                                                                                                         ; LCCOMB_X18_Y8_N0   ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                                                                                                                                      ; FF_X18_Y8_N1       ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|Selector3~2                                                                                                                                                                                                                                 ; LCCOMB_X16_Y9_N6   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|always8~0                                                                                                                                                                                                                                   ; LCCOMB_X14_Y9_N22  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|always9~0                                                                                                                                                                                                                                   ; LCCOMB_X14_Y9_N4   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|valid_rdreq~0                                                                                                                                                           ; LCCOMB_X28_Y6_N0   ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|valid_wrreq~0                                                                                                                                                           ; LCCOMB_X28_Y5_N0   ; 28      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|valid_rdreq~0                                                                                                                                                           ; LCCOMB_X25_Y9_N8   ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|valid_wrreq~0                                                                                                                                                           ; LCCOMB_X22_Y9_N0   ; 27      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~78                                                                                                                                                                                                                        ; LCCOMB_X16_Y9_N24  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[15]~5                                                                                                                                                                                                                        ; LCCOMB_X14_Y6_N26  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[20]~5                                                                                                                                                                                                                        ; LCCOMB_X14_Y6_N16  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~81                                                                                                                                                                                                                        ; LCCOMB_X16_Y9_N26  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|valid_rdreq~0                                                                                                                                                           ; LCCOMB_X12_Y12_N16 ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|valid_wrreq~1                                                                                                                                                           ; LCCOMB_X16_Y13_N18 ; 28      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|valid_rdreq~0                                                                                                                                                           ; LCCOMB_X17_Y22_N10 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|valid_wrreq~1                                                                                                                                                           ; LCCOMB_X21_Y23_N4  ; 27      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; FF_X11_Y18_N11     ; 22      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; LCCOMB_X14_Y20_N24 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; LCCOMB_X14_Y20_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; LCCOMB_X14_Y20_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                       ; LCCOMB_X14_Y19_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; LCCOMB_X14_Y19_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                       ; LCCOMB_X13_Y18_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                         ; FF_X13_Y18_N15     ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                         ; FF_X13_Y18_N13     ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                         ; LCCOMB_X12_Y18_N2  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12                                                                                                                                                                                                                  ; LCCOMB_X13_Y19_N10 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                  ; LCCOMB_X13_Y19_N8  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                 ; LCCOMB_X13_Y19_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                            ; LCCOMB_X12_Y19_N8  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                            ; LCCOMB_X13_Y19_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; FF_X10_Y18_N9      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; FF_X11_Y18_N23     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; FF_X11_Y18_N31     ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; FF_X11_Y18_N17     ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; LCCOMB_X11_Y18_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; FF_X11_Y19_N9      ; 22      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; LCCOMB_X19_Y20_N30 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; LCCOMB_X19_Y20_N8  ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; FF_X19_Y20_N25     ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; LCCOMB_X21_Y19_N26 ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; FF_X14_Y18_N23     ; 300     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; LCCOMB_X21_Y19_N2  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; LCCOMB_X18_Y20_N12 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                               ; LCCOMB_X17_Y19_N30 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; LCCOMB_X17_Y18_N22 ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[5]~0 ; LCCOMB_X16_Y20_N18 ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4]~0                ; LCCOMB_X17_Y19_N24 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                   ; LCCOMB_X17_Y18_N16 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; LCCOMB_X17_Y20_N30 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~11                                                                                                                                                     ; LCCOMB_X17_Y18_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~10                                                                                                                                                ; LCCOMB_X17_Y18_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; LCCOMB_X17_Y18_N6  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; LCCOMB_X21_Y20_N30 ; 145     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                                                                                                             ; PIN_E1             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                                                                                                             ; PIN_E1             ; 45      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sys_rst_n                                                                                                                                                                                                                                                                                           ; PIN_M15            ; 49      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                           ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                   ; JTAG_X1_Y12_N0 ; 401     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; cam0_pclk                                                                                      ; PIN_M16        ; 79      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                                              ; FF_X1_Y11_N15  ; 88      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk                                              ; FF_X33_Y12_N21 ; 88      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                   ; PLL_1          ; 508     ; 3                                    ; Global Clock         ; GCLK3            ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                   ; PLL_1          ; 238     ; 37                                   ; Global Clock         ; GCLK4            ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3]                   ; PLL_1          ; 109     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2          ; 692     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] ; PLL_2          ; 49      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; sys_clk                                                                                        ; PIN_E1         ; 45      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
+------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rst_n                                                                                                                                                                                                                                                                                               ; 1127    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; 300     ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                                                                                                                                                                            ; 172     ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                                                                                                                                                                            ; 172     ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                                                                                                                                                                            ; 162     ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                                                                                                                                                                            ; 162     ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                                                                                                                                                                            ; 155     ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                                                                                                                                                                            ; 155     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; 145     ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                                                                                                                                                                            ; 141     ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                                                                                                                                                                            ; 141     ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                                                                                                                                                                            ; 134     ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                                                                                                                                                                            ; 134     ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                                                                                                                                                                            ; 124     ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                                                                                                                                                                            ; 123     ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                                                                                                                                                                            ; 119     ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                                                                                                                                                                            ; 118     ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[3]~3                                                                                                                                                                                                                                     ; 91      ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[2]~2                                                                                                                                                                                                                                     ; 89      ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[0]~0                                                                                                                                                                                                                                     ; 89      ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                                                                                                                                                                            ; 86      ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                                                                                                                                                                            ; 86      ;
; cam1_pclk~input                                                                                                                                                                                                                                                                                     ; 79      ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[4]~4                                                                                                                                                                                                                                     ; 76      ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[1]~1                                                                                                                                                                                                                                     ; 76      ;
; ov5640_dri:u1_ov5640_dri|comb~0                                                                                                                                                                                                                                                                     ; 66      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_fifo_flag                                                                                                                                                                                                                                ; 57      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                    ; 55      ;
; sys_rst_n~input                                                                                                                                                                                                                                                                                     ; 49      ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[0]~0                                                                                                                                                                                                                                     ; 48      ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[5]~6                                                                                                                                                                                                                                     ; 46      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                                                                                                                                                    ; 44      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                                                                                                                                  ; 44      ;
; hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply|Add26~0                                                                                                                                                                                                                                                 ; 44      ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_xpos[6]~5                                                                                                                                                                                                                                     ; 42      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1                                                                                       ; 41      ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|ack_data[39]~3                                                                                                                                                                                                                                            ; 40      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_fifo_flag                                                                                                                                                                                                                                ; 36      ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|pixel_ypos[1]~1                                                                                                                                                                                                                                     ; 35      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                                                                                                                                     ; 34      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|valid_wrreq~1                                                                                                                                                           ; 32      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|valid_rdreq~0                                                                                                                                                           ; 32      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|valid_rdreq~0                                                                                                                                                           ; 32      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|valid_wrreq~0                                                                                                                                                           ; 32      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                                                                                                                                     ; 32      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|valid_wrreq~1                                                                                                                                                           ; 31      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|valid_rdreq~0                                                                                                                                                           ; 31      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|valid_wrreq~0                                                                                                                                                           ; 31      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|valid_rdreq~0                                                                                                                                                           ; 31      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                                                                                                                                   ; 30      ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|data_req~0                                                                                                                                                                                                                                          ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; 29      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                         ; 29      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                                                                                                                                   ; 29      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                                                                                                                                     ; 28      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                                                                                                                                     ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; 26      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                                                                                                                                     ; 26      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                                                                                                                                     ; 26      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                                                                                                                                     ; 26      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Equal0~0                                                                                                                                                                                                      ; 25      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1                                                                                ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                                   ; 24      ;
; hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply|pixel_data[14]~1                                                                                                                                                                                                                                        ; 24      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                 ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; 23      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|decision2                                                                                                                                                                                                                 ; 23      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|decision2                                                                                                                                                                                                                 ; 23      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector1~1                                                                                                                                                                                                                                               ; 23      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector1~1                                                                                                                                                                                                                                               ; 23      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                                                                                                                                                                                                                                                    ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; 22      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                                                                                                                                                                                                                                                    ; 22      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[4]                                                                                                                                                                                                                                                    ; 22      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[5]                                                                                                                                                                                                                                                    ; 22      ;
; key0~input                                                                                                                                                                                                                                                                                          ; 21      ;
; key1~input                                                                                                                                                                                                                                                                                          ; 21      ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|valid_rdreq~0                                                                                                                                                                                                         ; 21      ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|valid_wrreq~0                                                                                                                                                                                                         ; 21      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                                                                                                                                                                                                                                                    ; 21      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[2]                                                                                                                                                                                                                                                    ; 21      ;
; key_filter:key_filter_cmos0_inst|always0~0                                                                                                                                                                                                                                                          ; 20      ;
; key_filter:key_filter_cmos1_inst|always0~0                                                                                                                                                                                                                                                          ; 20      ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_DATA                                                                                                                                                                                                                                           ; 20      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                                                                                                                                                                                                                                                    ; 20      ;
; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                                                                                                     ; 19      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~0                                                                                                                                                                                                              ; 19      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]                                                                                                                                                                                                                                                    ; 19      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; 18      ;
; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                                                                                                     ; 18      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[9]~0                                                                                                                                                                                                                 ; 18      ;
; cam0_href~input                                                                                                                                                                                                                                                                                     ; 17      ;
; cam1_href~input                                                                                                                                                                                                                                                                                     ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                        ; 17      ;
; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[1]~1                                                                                                                                                                                                                   ; 17      ;
; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[2]~1                                                                                                                                                                                                                   ; 17      ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|byte_head_en                                                                                                                                                                                                                                              ; 17      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                                                                                                                                                         ; 17      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[21]                                                                                                                                                                                                                          ; 17      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr1[16]                                                                                                                                                                                                                          ; 17      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~78                                                                                                                                                                                                                        ; 17      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~81                                                                                                                                                                                                                        ; 17      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~0                                                                                                                                                                                                          ; 17      ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state.RD_DATA                                                                                                                                                                                                                                             ; 17      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                                                                                                                                      ; 17      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                                                                                                                                      ; 17      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan2~0                                                                                                                                                                                                                                 ; 17      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|always9~0                                                                                                                                                                                                                                   ; 16      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~82                                                                                                                                                                                                                        ; 16      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                                                                                                                                      ; 16      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                                                                                                                                      ; 16      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan2~3                                                                                                                                                                                                                                 ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                         ; 15      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|decision2                                                                                                                                                                                                                 ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan9~3                                                                                                                                                                                                                                 ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|always8~0                                                                                                                                                                                                                                   ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan7~3                                                                                                                                                                                                                                 ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~79                                                                                                                                                                                                                        ; 15      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                                                                                                                                                                       ; 15      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|write_done_flag                                                                                                                                                                                                                             ; 15      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]~2                                                                                                                                                                                                     ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                           ; 14      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1[20]~5                                                                                                                                                                                                                        ; 14      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                                                                                                                                                                                                                ; 14      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[1]                                                                                                                                                                                                                ; 14      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[15]~5                                                                                                                                                                                                                        ; 14      ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en~3                                                                                                                                                                                                                                          ; 14      ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                                                                                                                                                                ; 13      ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                                                                                                                                                                ; 13      ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.SEND_CMD24                                                                                                                                                                                                                                        ; 13      ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|LessThan6~2                                                                                                                                                                                                                                         ; 13      ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|LessThan7~0                                                                                                                                                                                                                                         ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                        ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                         ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                         ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                         ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                         ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                         ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                         ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                         ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                         ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                         ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                         ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                          ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                        ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                                                                                                                                  ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                                                                                                  ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                                                                                                                                  ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                                                                                                  ; 12      ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_data_num[1]~14                                                                                                                                                                                                                                        ; 12      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                                                                                                                                                                                                                                                   ; 12      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|sda_out                                                                                                                                                                                                                                                   ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                                                                                                  ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                                                                                                                                  ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5                                                                                                                                  ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2                                                                                                                                  ; 12      ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_num[5]~32                                                                                                                                                                                                                                      ; 12      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.sdram_done                                                                                                                                                                                                                            ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]~1                                                                                                                                 ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]                           ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]                            ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]                            ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]                            ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]                            ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]                            ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]                            ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]                            ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]                            ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]                            ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]                            ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                                                                                                                                  ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                                                                                                  ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                                                                                                                                  ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                                                                                                                                  ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                                                                                                  ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                                                                                                                                  ; 11      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                                                                                                                                                                       ; 11      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|decision3~2                                                                                                                                                                                                               ; 11      ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|decision3~2                                                                                                                                                                                                               ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                                                                                                                                  ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                                                                                                  ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                                                                                                                                  ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a8                                                                                                                                  ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a6                                                                                                                                  ; 11      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3                                                                                                                                  ; 11      ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                                                                                                                                                                   ; 11      ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                                                                                                                                                                   ; 11      ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]~32                                                                                                                                                                                                                                        ; 11      ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]~31                                                                                                                                                                                                                                        ; 11      ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]~25                                                                                                                                                                                                                                         ; 11      ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state.SEND_CMD17                                                                                                                                                                                                                                          ; 11      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                                                                                                                                       ; 11      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                                                                                                                                                                                                                                         ; 11      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_stop                                                                                                                                                                                                                                         ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                     ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                                                                                                                                  ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                                                                                                  ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                                                                                                  ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                                                                                                  ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                                                                                                                                  ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                                                                                                  ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                                                                                                  ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                                                                                                  ; 10      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector12~0                                                                                                                                                                                                                                              ; 10      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector12~0                                                                                                                                                                                                                                              ; 10      ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|ack_en                                                                                                                                                                                                                                                  ; 10      ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|ack_en                                                                                                                                                                                                                                                    ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                                                                                                  ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                                                                                                  ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                                                                                                  ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                                                                                                                                  ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a9                                                                                                                                  ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a7                                                                                                                                  ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4                                                                                                                                  ; 10      ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1                                                                                                                                  ; 10      ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_BUSY                                                                                                                                                                                                                                           ; 10      ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|ack_en                                                                                                                                                                                                                                                    ; 10      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~10                                                                                                                                                                                                      ; 10      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]~0                                                                                                                                                                                                    ; 10      ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                                                                                                                                        ; 10      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                                                                                                                                                                                                                                                    ; 10      ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                                                                                                                                                                                                                                                    ; 10      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[1]                                                                                                                                                                                                                                                    ; 10      ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]                                                                                                                                                                                                                                                    ; 10      ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                                                                                                                                                           ; 10      ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                                                                                                                                                            ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                   ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                     ; 9       ;
; hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply|Mux32~69                                                                                                                                                                                                                                                ; 9       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout~2                                                                                                                                                                                                                    ; 9       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]                                                                                                                                                                                                                    ; 9       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout~2                                                                                                                                                                                                                    ; 9       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                                                                                                                                    ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[7]                                                                                                                                                              ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[4]                                                                                                                                                              ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[7]                                                                                                                                                              ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[4]                                                                                                                                                              ; 9       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|Equal1~2                                                                                                                                                                                                                                                  ; 9       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|Equal5~2                                                                                                                                                                                                                                                  ; 9       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr~4                                                                                                                                                                                                        ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|op_1~20                                                                                                                                                                 ; 9       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cnt_cmd_bit[3]                                                                                                                                                                                                                                            ; 9       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                                                                                                                                        ; 9       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                                                                                                                                        ; 9       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                                                                                                                                                                                                                                                    ; 9       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[6]                                                                                                                                                                                                                                                    ; 9       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                                                                                                                                                            ; 9       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                                                                                                                                                            ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                         ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                     ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                                                                                                                                  ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                                                                                                                                  ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                                                                                                                                  ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                                                                                                                                  ; 8       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5]                                                                                                                                                                                                                  ; 8       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                                                                                                                                                  ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                                                                                                  ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                                                                                                  ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                                                                                                                                  ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                                                                                                                                  ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2                                                                                                                                  ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5                                                                                                                                  ; 8       ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|ack_data[7]~0                                                                                                                                                                                                                                           ; 8       ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|ack_data[7]~0                                                                                                                                                                                                                                             ; 8       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|LessThan0~1                                                                                                                                                                                                                                               ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                                                                                                  ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[9]                                                                                                                                                              ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                                                                                                                                              ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[3]                                                                                                                                                              ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                                                                                                                              ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0                                                                                                                                  ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[9]                                                                                                                                                              ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[6]                                                                                                                                                              ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[3]                                                                                                                                                              ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[1]                                                                                                                                                              ; 8       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                                                                                                                                                                                ; 8       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                                                                                                                                                                                ; 8       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|WideOr18                                                                                                                                                                                                                                                  ; 8       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cnt_cmd_bit[2]~10                                                                                                                                                                                                                                         ; 8       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|st_done                                                                                                                                                                                                                                                   ; 8       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|st_done                                                                                                                                                                                                                                                   ; 8       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                                                                                                                                                    ; 8       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                                                                                                                                                    ; 8       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|op_1~20                                                                                                                                                                 ; 8       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cnt_cmd_bit[5]                                                                                                                                                                                                                                            ; 8       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                                                                                                                                        ; 8       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                                                                                                                                                            ; 8       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                                                                                                                                                            ; 8       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                                                                                                                                                            ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                   ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                                                                                                                                  ; 7       ;
; hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply|Mux32~25                                                                                                                                                                                                                                                ; 7       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1d[2]                                                                                                                                                                                                                    ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3                                                                                                                                  ; 7       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2                                                                                                                                                                                ; 7       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a5                                                                                                                                                                                ; 7       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[3]                                                                                                                                                                                                                  ; 7       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                                                                                                                                                                                                                  ; 7       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[2]                                                                                                                                                                                                                  ; 7       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[2]                                                                                                                                                                                                                  ; 7       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                                                                                                                                                                                  ; 7       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[3]                                                                                                                                                                                                                  ; 7       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[3]                                                                                                                                                                                                                  ; 7       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[3]                                                                                                                                                                                                                  ; 7       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[3]                                                                                                                                                                                                                  ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[8]                                                                                                                                                              ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[5]                                                                                                                                                              ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                                                                                                                              ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                                                                                                                              ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[8]                                                                                                                                                              ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[5]                                                                                                                                                              ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[2]                                                                                                                                                              ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[0]                                                                                                                                                              ; 7       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                                                                                                                                                                                ; 7       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                                                                                                                                                                                ; 7       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                                                                                                                                                                                ; 7       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cnt[0]~14                                                                                                                                                                                                                                                 ; 7       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cnt[3]~20                                                                                                                                                                                                                                                 ; 7       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr                                                                                                                                                                                                                                       ; 7       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_sladdr                                                                                                                                                                                                                                       ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_data[0]~0                                                                                                                                                                                                                                ; 7       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|Add1~2                                                                                                                                                                                                                                              ; 7       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|Add2~8                                                                                                                                                                                                                                              ; 7       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                                                                                                                                                                    ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|op_1~20                                                                                                                                                                 ; 7       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cnt_cmd_bit[4]                                                                                                                                                                                                                                            ; 7       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cnt_cmd_bit[1]                                                                                                                                                                                                                                            ; 7       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cnt_cmd_bit[0]                                                                                                                                                                                                                                            ; 7       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                                                                                                                                                           ; 7       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                                                                                                                                                            ; 7       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                                                                                                                                                            ; 7       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                                                                                                                                                            ; 7       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                                                                                                                                                                                                                                            ; 7       ;
; sd_miso~input                                                                                                                                                                                                                                                                                       ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[5]~0 ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                            ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                         ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                      ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                               ; 6       ;
; ~GND                                                                                                                                                                                                                                                                                                ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                                                                                                                                  ; 6       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~0                                                                                                                                                                                                                                  ; 6       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~0                                                                                                                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                                                                                                                                                              ; 6       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                                                                                                                                                  ; 6       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|decision1~1                                                                                                                                                                                                               ; 6       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[0]                                                                                                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4                                                                                                                                  ; 6       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a0                                                                                                                                                                                ; 6       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a3                                                                                                                                                                                ; 6       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a6                                                                                                                                                                                ; 6       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|miso_dly                                                                                                                                                                                                                                                  ; 6       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[1]                                                                                                                                                                                                                  ; 6       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                                                                                                                                                                                  ; 6       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                                                                                                                                                                                  ; 6       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                                                                                                                                  ; 6       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[1]                                                                                                                                                                                                                ; 6       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                                                                                                                                                                                  ; 6       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                                                                                                                                                  ; 6       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                                                                                                                                                  ; 6       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                                                                                                                                                                                  ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                                                                                                                                                             ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                                                                                                                                                             ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                                                                                                                                                              ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                                                                                                                                                             ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                                                                                                                                                             ; 6       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                                                                                                                                                                                ; 6       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                                                                                                                                                                                ; 6       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                                                                                                                                                                                ; 6       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                                                                                                                                                                                ; 6       ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_data_bit[0]                                                                                                                                                                                                                                           ; 6       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd                                                                                                                                                                                                                                      ; 6       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                                                                                                                                                                                                                                        ; 6       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector8~0                                                                                                                                                                                                                                               ; 6       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr_rd                                                                                                                                                                                                                                      ; 6       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr8                                                                                                                                                                                                                                        ; 6       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_data[1]~7                                                                                                                                                                                                                                ; 6       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|Add1~4                                                                                                                                                                                                                                              ; 6       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|Add2~6                                                                                                                                                                                                                                              ; 6       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cnt_ack_bit[4]                                                                                                                                                                                                                                            ; 6       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cnt_ack_bit[5]                                                                                                                                                                                                                                            ; 6       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cnt_cmd_bit[2]                                                                                                                                                                                                                                            ; 6       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                                                                                                                                                            ; 6       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                                                                                                                                                                                            ; 6       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[7]                                                                                                                                                                                                                                            ; 6       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[6]                                                                                                                                                                                                                                            ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                  ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4]~0                ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                     ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                               ; 5       ;
; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                                                                                                     ; 5       ;
; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                                                                                                     ; 5       ;
; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                                                                                                     ; 5       ;
; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                                                                                                     ; 5       ;
; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                                                                                                       ; 5       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~1                                                                                                                                                                                                                                     ; 5       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~1                                                                                                                                                                                                                                  ; 5       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~1                                                                                                                                                                                                                                     ; 5       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~1                                                                                                                                                                                                                                  ; 5       ;
; hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply|Mux32~100                                                                                                                                                                                                                                               ; 5       ;
; hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply|Mux32~31                                                                                                                                                                                                                                                ; 5       ;
; hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply|Mux32~10                                                                                                                                                                                                                                                ; 5       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                                                                                                                                                  ; 5       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout~3                                                                                                                                                                                                                    ; 5       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                                                                                                                                                  ; 5       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                                                                                                                                                  ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                                                                                                 ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                                                                                                 ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                                                                                                 ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                                                                                                 ; 5       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1                                                                                                                                                                                ; 5       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a4                                                                                                                                                                                ; 5       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a7                                                                                                                                                                                ; 5       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a8                                                                                                                                                                                ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                                                                                                                                                              ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                                                                                                                                              ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                                                                                                                                                              ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                                                                                                                                                              ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                                                                                                                                                              ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                                                                                                                                                              ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                                                                                                                                                              ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                                                                                                                                                              ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                                                                                                 ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                                                                                                 ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin|xor10                                                                                                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[10]                                                                                                                                                             ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[11]                                                                                                                                                             ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a11                                                                                                                                 ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a10                                                                                                                                 ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin|xor10                                                                                                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[10]                                                                                                                                                             ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|wrptr_g[11]                                                                                                                                                             ; 5       ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_data_bit[1]                                                                                                                                                                                                                                           ; 5       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|rdptr_g[9]                                                                                                                                                                                                            ; 5       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|rdptr_g[10]                                                                                                                                                                                                           ; 5       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|rdptr_g[6]                                                                                                                                                                                                            ; 5       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|rdptr_g[3]                                                                                                                                                                                                            ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[21]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[21]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[20]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[20]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[19]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[19]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[18]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[18]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[17]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[17]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[16]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[16]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[15]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[15]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[14]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[14]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[13]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[13]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[12]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[12]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[11]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[11]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[10]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[10]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                                                                                                                                   ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.rd_keep                                                                                                                                                                                                                               ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[9]                                                                                                                                                                                                                           ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[9]                                                                                                                                                                                                                           ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[22]                                                                                                                                                                                                                          ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                                                                                                                                    ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                                                                                                                                     ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~0                                                                                                                                                                                                         ; 5       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                                                                                                                                                                                                                                         ; 5       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Equal0~2                                                                                                                                                                                                                                                  ; 5       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_idle                                                                                                                                                                                                                                         ; 5       ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_bit[0]                                                                                                                                                                                                                                         ; 5       ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|state.RD_END                                                                                                                                                                                                                                              ; 5       ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.WR_END                                                                                                                                                                                                                                            ; 5       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.ACMD41_ACK                                                                                                                                                                                                                                          ; 5       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.CMD8_ACK                                                                                                                                                                                                                                            ; 5       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.CMD55_ACK                                                                                                                                                                                                                                           ; 5       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.CMD0_ACK                                                                                                                                                                                                                                            ; 5       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~2                                                                                                                                                                                                            ; 5       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector22~4                                                                                                                                                                                                                                              ; 5       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr                                                                                                                                                                                                                                      ; 5       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16                                                                                                                                                                                                                                       ; 5       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd                                                                                                                                                                                                                                      ; 5       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector22~4                                                                                                                                                                                                                                              ; 5       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_wr                                                                                                                                                                                                                                      ; 5       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_addr16                                                                                                                                                                                                                                       ; 5       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|cur_state.st_data_rd                                                                                                                                                                                                                                      ; 5       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector8~0                                                                                                                                                                                                                                               ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_data[9]~15                                                                                                                                                                                                                               ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_data[8]~14                                                                                                                                                                                                                               ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_data[6]~12                                                                                                                                                                                                                               ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_data[3]~9                                                                                                                                                                                                                                ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_data[2]~8                                                                                                                                                                                                                                ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_data[15]~6                                                                                                                                                                                                                               ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_data[13]~4                                                                                                                                                                                                                               ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_data[12]~3                                                                                                                                                                                                                               ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_data[11]~2                                                                                                                                                                                                                               ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_data[10]~1                                                                                                                                                                                                                               ; 5       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                                                                                                                                                                    ; 5       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                                                                                                                                                                    ; 5       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                                                                                                                                                                    ; 5       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                                                                                                                                                                    ; 5       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                                                                                                                                                                    ; 5       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                                                                                                                                                                                    ; 5       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                                                                                                                                                    ; 5       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                                                                                                                                                    ; 5       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                                                                                                                                                    ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|op_1~20                                                                                                                                                                 ; 5       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[1]                                                                                                                                                                                                                                            ; 5       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]                                                                                                                                                                                                                                            ; 5       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[2]                                                                                                                                                                                                                                            ; 5       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[1]                                                                                                                                                                                                                                            ; 5       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[0]                                                                                                                                                                                                                                            ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~10                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~11                                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~6                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~7                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0~_wirecell                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0~_wirecell                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0~_wirecell                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0~_wirecell                                                                                                                        ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|Add11~2                                                                                                                                                                                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~1                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~0                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                                                                                                                                     ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~1                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~0                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                                                                                                                                     ; 4       ;
; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                                                                                                     ; 4       ;
; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                                                                                                       ; 4       ;
; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                                                                                                     ; 4       ;
; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                                                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                                                                                                                                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                                                                                                                                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                                                                                                                                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                                                                                                                                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|ram_address_b[10]~0                                                                                                                                                     ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|ram_address_a[10]                                                                                                                                                       ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|ram_address_b[10]~0                                                                                                                                                     ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|ram_address_a[10]                                                                                                                                                       ; 4       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~0                                                                                                                                                                                                                                     ; 4       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~0                                                                                                                                                                                                                                     ; 4       ;
; hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply|pixel_data[0]~4                                                                                                                                                                                                                                         ; 4       ;
; hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply|Mux32~72                                                                                                                                                                                                                                                ; 4       ;
; hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply|Mux32~28                                                                                                                                                                                                                                                ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|_~1                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|_~0                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                                                                                                                                     ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|_~1                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|_~0                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                                                                                                                                     ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~4                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~0                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                                                                                                                                     ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~4                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~0                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|parity7                                                                                                                                     ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|_~1                                                                                                                                                                                       ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|_~0                                                                                                                                                                                       ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_07c:wrptr_g1p|parity9                                                                                                                                                                                   ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|Add12~2                                                                                                                                                                                                                   ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|Add12~0                                                                                                                                                                                                                   ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m[6]~0                                                                                                                                                                                                                  ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Add13~3                                                                                                                                                                                                                   ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Add11~3                                                                                                                                                                                                                   ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Add13~2                                                                                                                                                                                                                   ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m[6]~0                                                                                                                                                                                                                  ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                                                                                                                                                  ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|Add10~0                                                                                                                                                                                                                   ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|Add12~1                                                                                                                                                                                                                   ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|Add12~0                                                                                                                                                                                                                   ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m[4]~0                                                                                                                                                                                                                  ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                                                                                                                                                  ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|decision1~0                                                                                                                                                                                                               ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr1~2                                                                                                                                                                                                                            ; 4       ;
; ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|Selector23~0                                                                                                                                                                                                                                              ; 4       ;
; ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|Selector23~0                                                                                                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|_~5                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|_~3                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                                                                                                                                     ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                                                                                                                                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                                                                                                                                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|_~5                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|_~3                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|parity4                                                                                                                                     ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[7]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[6]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[9]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[8]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11                                                                                                                                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[11]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10                                                                                                                                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[10]                                                                                                                                                             ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                                                                                                                                                              ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|_~5                                                                                                                                                                                       ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|_~3                                                                                                                                                                                       ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                                                                                                                                                                                   ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_data_bit~0                                                                                                                                                                                                                                            ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Equal1~1                                                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en1                                                                                                                                                                                                                                 ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin|xor5                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin|xor5                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin|xor8                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin|xor8                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin|xor5                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin|xor5                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin|xor8                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                                                                                                                                                              ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin|xor8                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin|xor5                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin|xor5                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin|xor8                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin|xor8                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin|xor5                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin|xor5                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:ws_dgrp_gray2bin|xor8                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_gray2bin_8ib:wrptr_g_gray2bin|xor8                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0~2                                                                                                                                                                                                                            ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]~2                                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|Selector55~1                                                                                                                                                                                                                                ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|_~0                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|_~0                                                                                                                                         ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                                                                                                                                                                               ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                                                                                                                                                                                ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|Equal1~0                                                                                                                                                                                                                                                ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_data_bit[2]                                                                                                                                                                                                                                           ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_data_bit[3]                                                                                                                                                                                                                                           ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|Equal0~0                                                                                                                                                                                                                                                  ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor4                                                                                                                                                                                  ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor7                                                                                                                                                                                  ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|rdptr_g[8]                                                                                                                                                                                                            ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|rdptr_g[5]                                                                                                                                                                                                            ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|rdptr_g[2]                                                                                                                                                                                                            ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[3]                                                                                                                                                           ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor4                                                                                                                                                                                  ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[6]                                                                                                                                                           ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor7                                                                                                                                                                                  ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[9]                                                                                                                                                           ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|alt_synch_pipe_c7d:rs_dgwp|dffpipe_b09:dffpipe13|dffe15a[10]                                                                                                                                                          ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|Equal2~2                                                                                                                                                                                                                                                  ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|state.wr_keep                                                                                                                                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                                                                                                                                   ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr0[23]                                                                                                                                                                                                                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[23]                                                                                                                                                                                                                          ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr0[22]                                                                                                                                                                                                                          ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                                                                                                                                    ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal14~0                                                                                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal13~2                                                                                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~3                                                                                                                                                                                                              ; 4       ;
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|a_graycounter_4p6:rdptr_g1p|cntr_cout[0]~0                                                                                                                                                                            ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_end[0]                                                                                                                                                                                                                                                ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_end[0]                                                                                                                                                                                                                                              ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|Equal5~1                                                                                                                                                                                                                                                  ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|Equal5~0                                                                                                                                                                                                                                                  ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.SEND_CMD55                                                                                                                                                                                                                                          ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.SEND_ACMD41                                                                                                                                                                                                                                         ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.SEND_CMD8                                                                                                                                                                                                                                           ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|state.SEND_CMD0                                                                                                                                                                                                                                           ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_data[7]~13                                                                                                                                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_data[5]~11                                                                                                                                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_data[4]~10                                                                                                                                                                                                                               ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_data[14]~5                                                                                                                                                                                                                               ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|state.IDLE                                                                                                                                                                                                                                              ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|init_end                                                                                                                                                                                                                                                  ; 4       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|Add2~4                                                                                                                                                                                                                                              ; 4       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|Add2~0                                                                                                                                                                                                                                              ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[3]                                                                                                                                                                                                                    ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]                                                                                                                                                                                                                    ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]                                                                                                                                                                                                                    ; 4       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                                                                                                                                                                                    ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_ack_bit[3]                                                                                                                                                                                                                                          ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_data_num[8]                                                                                                                                                                                                                                           ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_data_num[0]                                                                                                                                                                                                                                           ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_ack_bit[3]                                                                                                                                                                                                                                            ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_bit[1]                                                                                                                                                                                                                                         ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_data_num[8]                                                                                                                                                                                                                                         ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_write:sd_write_inst|cnt_cmd_bit[3]                                                                                                                                                                                                                                          ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_read:sd_read_inst|cnt_cmd_bit[3]                                                                                                                                                                                                                                            ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cnt_ack_bit[7]                                                                                                                                                                                                                                            ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cnt_ack_bit[6]                                                                                                                                                                                                                                            ; 4       ;
; sd_ctrl:sd_ctrl_inst|sd_init:sd_init_inst|cnt_ack_bit[3]                                                                                                                                                                                                                                            ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                                                                                                                                        ; 4       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                                                                                                                                        ; 4       ;
; hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[0]                                                                                                                                                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~4                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[1]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[0]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0]                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                    ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]~57                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]~57                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]~53                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]~53                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]~49                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]~49                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]~45                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]~45                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]~41                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]~41                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]~37                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]~37                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]~33                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]~33                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~29                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]~29                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]~25                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]~25                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]~21                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]~21                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]~17                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]~17                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]~13                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]~13                                                                                                                                                                                                                        ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]~9                                                                                                                                                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]~9                                                                                                                                                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]~5                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]~5                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]~1                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]~1                                                                                                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]~16                                                                                                                                                                                                   ; 3       ;
; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|always1~1                                                                                                                                                                                                                          ; 3       ;
; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|always1~0                                                                                                                                                                                                                          ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~2                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~2                                                                                                                                         ; 3       ;
; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                                                                                                       ; 3       ;
; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                                                                                                     ; 3       ;
; ov5640_dri:u1_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                                                                                                     ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~3                                                                                                                                                                                                                                  ; 3       ;
; ov5640_dri:u1_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~0                                                                                                                                                                                                                                     ; 3       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~3                                                                                                                                                                                                                                  ; 3       ;
; ov5640_dri:u0_ov5640_dri|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux0~0                                                                                                                                                                                                                                     ; 3       ;
; hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply|Mux32~48                                                                                                                                                                                                                                                ; 3       ;
; hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply|Mux32~39                                                                                                                                                                                                                                                ; 3       ;
; hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply|Mux32~37                                                                                                                                                                                                                                                ; 3       ;
; hdmi_top:u_hdmi_top|lcd_disply:u_lcd_disply|Mux32~8                                                                                                                                                                                                                                                 ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|_~2                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_777:rdptr_g1p|_~2                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~5                                                                                                                                         ; 3       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_3lc:wrptr_g1p|_~5                                                                                                                                         ; 3       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|Add12~3                                                                                                                                                                                                                   ; 3       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m[5]~2                                                                                                                                                                                                                  ; 3       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m[7]~1                                                                                                                                                                                                                  ; 3       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[6]                                                                                                                                                                                                                  ; 3       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[0]                                                                                                                                                                                                                  ; 3       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m[7]~1                                                                                                                                                                                                                  ; 3       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Add13~0                                                                                                                                                                                                                   ; 3       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Equal2~1                                                                                                                                                                                                                  ; 3       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[0]                                                                                                                                                                                                                  ; 3       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|Add12~3                                                                                                                                                                                                                   ; 3       ;
; hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|Add12~2                                                                                                                                                                                                                   ; 3       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; sd_wr_fifo:sd_wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_93f1:auto_generated|altsyncram_q211:fifo_ram|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 1                           ; 1024                        ; 1                           ; 1024                ; 1    ; None ; M9K_X27_Y15_N0                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; None ; M9K_X27_Y7_N0, M9K_X27_Y6_N0, M9K_X27_Y4_N0, M9K_X27_Y5_N0                                                                                                     ; Don't care           ; Old data        ; Old data        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; None ; M9K_X27_Y10_N0, M9K_X27_Y11_N0, M9K_X27_Y8_N0, M9K_X27_Y9_N0                                                                                                   ; Don't care           ; Old data        ; Old data        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; None ; M9K_X15_Y11_N0, M9K_X15_Y14_N0, M9K_X15_Y13_N0, M9K_X15_Y12_N0                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|altsyncram_gm31:fifo_ram|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; None ; M9K_X15_Y22_N0, M9K_X15_Y23_N0, M9K_X15_Y21_N0, M9K_X15_Y20_N0                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u024:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 2048         ; 40           ; 2048         ; 40           ; yes                    ; no                      ; yes                    ; no                      ; 81920 ; 2048                        ; 40                          ; 2048                        ; 40                          ; 81920               ; 10   ; None ; M9K_X27_Y21_N0, M9K_X27_Y17_N0, M9K_X27_Y22_N0, M9K_X27_Y18_N0, M9K_X15_Y19_N0, M9K_X15_Y17_N0, M9K_X15_Y18_N0, M9K_X27_Y16_N0, M9K_X27_Y20_N0, M9K_X27_Y19_N0 ; Don't care           ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 5,083 / 32,401 ( 16 % ) ;
; C16 interconnects           ; 55 / 1,326 ( 4 % )      ;
; C4 interconnects            ; 2,063 / 21,816 ( 9 % )  ;
; Direct links                ; 1,072 / 32,401 ( 3 % )  ;
; Global clocks               ; 10 / 10 ( 100 % )       ;
; Local interconnects         ; 2,986 / 10,320 ( 29 % ) ;
; R24 interconnects           ; 68 / 1,289 ( 5 % )      ;
; R4 interconnects            ; 2,262 / 28,186 ( 8 % )  ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.80) ; Number of LABs  (Total = 355) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 24                            ;
; 2                                           ; 4                             ;
; 3                                           ; 4                             ;
; 4                                           ; 6                             ;
; 5                                           ; 12                            ;
; 6                                           ; 2                             ;
; 7                                           ; 7                             ;
; 8                                           ; 9                             ;
; 9                                           ; 6                             ;
; 10                                          ; 5                             ;
; 11                                          ; 11                            ;
; 12                                          ; 10                            ;
; 13                                          ; 17                            ;
; 14                                          ; 25                            ;
; 15                                          ; 41                            ;
; 16                                          ; 172                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.80) ; Number of LABs  (Total = 355) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 205                           ;
; 1 Clock                            ; 233                           ;
; 1 Clock enable                     ; 109                           ;
; 1 Sync. clear                      ; 18                            ;
; 1 Sync. load                       ; 5                             ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 20                            ;
; 2 Clocks                           ; 47                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.64) ; Number of LABs  (Total = 355) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 14                            ;
; 2                                            ; 10                            ;
; 3                                            ; 2                             ;
; 4                                            ; 7                             ;
; 5                                            ; 3                             ;
; 6                                            ; 5                             ;
; 7                                            ; 1                             ;
; 8                                            ; 1                             ;
; 9                                            ; 7                             ;
; 10                                           ; 6                             ;
; 11                                           ; 5                             ;
; 12                                           ; 4                             ;
; 13                                           ; 9                             ;
; 14                                           ; 8                             ;
; 15                                           ; 15                            ;
; 16                                           ; 45                            ;
; 17                                           ; 20                            ;
; 18                                           ; 11                            ;
; 19                                           ; 11                            ;
; 20                                           ; 16                            ;
; 21                                           ; 10                            ;
; 22                                           ; 11                            ;
; 23                                           ; 13                            ;
; 24                                           ; 19                            ;
; 25                                           ; 10                            ;
; 26                                           ; 26                            ;
; 27                                           ; 16                            ;
; 28                                           ; 10                            ;
; 29                                           ; 11                            ;
; 30                                           ; 15                            ;
; 31                                           ; 7                             ;
; 32                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.09) ; Number of LABs  (Total = 355) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 44                            ;
; 2                                               ; 40                            ;
; 3                                               ; 42                            ;
; 4                                               ; 46                            ;
; 5                                               ; 33                            ;
; 6                                               ; 23                            ;
; 7                                               ; 16                            ;
; 8                                               ; 15                            ;
; 9                                               ; 16                            ;
; 10                                              ; 14                            ;
; 11                                              ; 10                            ;
; 12                                              ; 16                            ;
; 13                                              ; 8                             ;
; 14                                              ; 12                            ;
; 15                                              ; 5                             ;
; 16                                              ; 6                             ;
; 17                                              ; 3                             ;
; 18                                              ; 2                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 1                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.20) ; Number of LABs  (Total = 355) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 8                             ;
; 2                                            ; 12                            ;
; 3                                            ; 19                            ;
; 4                                            ; 24                            ;
; 5                                            ; 10                            ;
; 6                                            ; 18                            ;
; 7                                            ; 28                            ;
; 8                                            ; 24                            ;
; 9                                            ; 20                            ;
; 10                                           ; 17                            ;
; 11                                           ; 15                            ;
; 12                                           ; 19                            ;
; 13                                           ; 15                            ;
; 14                                           ; 16                            ;
; 15                                           ; 27                            ;
; 16                                           ; 13                            ;
; 17                                           ; 12                            ;
; 18                                           ; 6                             ;
; 19                                           ; 9                             ;
; 20                                           ; 12                            ;
; 21                                           ; 3                             ;
; 22                                           ; 3                             ;
; 23                                           ; 2                             ;
; 24                                           ; 6                             ;
; 25                                           ; 3                             ;
; 26                                           ; 4                             ;
; 27                                           ; 7                             ;
; 28                                           ; 1                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 85           ; 8            ; 85           ; 0            ; 0            ; 89        ; 85           ; 0            ; 89        ; 89        ; 0            ; 58           ; 0            ; 0            ; 45           ; 0            ; 58           ; 45           ; 0            ; 0            ; 0            ; 58           ; 0            ; 0            ; 0            ; 0            ; 0            ; 89        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 81           ; 4            ; 89           ; 89           ; 0         ; 4            ; 89           ; 0         ; 0         ; 89           ; 31           ; 89           ; 89           ; 44           ; 89           ; 31           ; 44           ; 89           ; 89           ; 89           ; 31           ; 89           ; 89           ; 89           ; 89           ; 89           ; 0         ; 89           ; 89           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; cam0_rst_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_pwdn           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_scl            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_rst_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_pwdn           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_scl            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_clk_p          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_clk_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_p[0]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_p[1]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_p[2]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_n[0]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_n[1]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_n[2]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_clk              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_cs_n             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_mosi             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_sda            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_sda            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sd_miso             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_pclk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_pclk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_href           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_data[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_href           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_data[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_data[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_data[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_data[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_data[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_data[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_data[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_data[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_data[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_data[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_data[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_data[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_data[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_data[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_data[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam1_vsync          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam0_vsync          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key1                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key0                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                ;
+-------------------+----------------------+-------------------+
; Source Clock(s)   ; Destination Clock(s) ; Delay Added in ns ;
+-------------------+----------------------+-------------------+
; sys_clk           ; sys_clk              ; 44.8              ;
; sys_clk,cam0_pclk ; cam0_pclk            ; 23.3              ;
; sys_clk           ; cam1_pclk            ; 20.8              ;
; sys_clk,cam1_pclk ; cam1_pclk            ; 16.0              ;
; sys_clk           ; cam0_pclk            ; 15.9              ;
; cam1_pclk         ; cam1_pclk            ; 4.1               ;
; sys_clk,I/O       ; cam0_pclk            ; 3.5               ;
+-------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                     ; Destination Register                                                                                                                                   ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 4.256             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 4.255             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 4.149             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 4.138             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 4.138             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 4.138             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 4.138             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 4.002             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.999             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.903             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.878             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.878             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.783             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.780             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.637             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.637             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.637             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.637             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.526             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 3.523             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.268             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.268             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.228             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.224             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 3.210             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 2.925             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 2.901             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 2.879             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 2.879             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 2.862             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 2.790             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.778             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.778             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.750             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.747             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 2.717             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a11 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 2.717             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[11]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 2.709             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 2.594             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 2.594             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.592             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.592             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.587             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.580             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.580             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[5]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.553             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[4]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.553             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.553             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.553             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.536             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 2.518             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 2.518             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[5]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.499             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[4]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.499             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.499             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.499             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 2.480             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; 2.480             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[1]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.479             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[0]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.479             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[2]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.479             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[3]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.479             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.479             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.479             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.479             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.479             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.449             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.449             ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                        ; 2.338             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.320             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.320             ;
; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|frame_val_flag                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.291             ;
; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.291             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.291             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.291             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.291             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.291             ;
; cmos0_en                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo0|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.291             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[3]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.286             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[2]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.286             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.286             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.286             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[1]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.283             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|delayed_wrptr_g[0]                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.283             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.283             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.283             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.280             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.280             ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                     ; ov5640_dri:u0_ov5640_dri|OV5640_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                        ; 2.273             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.218             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.218             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.203             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.203             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.198             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo0|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.198             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.198             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|a_graycounter_777:rdptr_g1p|counter3a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo1|dcfifo:dcfifo_component|dcfifo_jol1:auto_generated|rdemp_eq_comp_lsb_aeb      ; 2.198             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.162             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.162             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter6a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo1|dcfifo:dcfifo_component|dcfifo_0ol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; 2.010             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "dual_ov5640_hdmi"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 180 degrees (10000 ps) for pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] port
Info (15535): Implemented PLL "pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 71, clock division of 50, and phase shift of 0 degrees (0 ps) for pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 71, clock division of 10, and phase shift of 0 degrees (0 ps) for pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176127): The parameters of the PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 and the PLL pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged
    Info (176120): The values of the parameter "M" do not match for the PLL atoms pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 12
        Info (176121): The value of the parameter "M" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 71
    Info (176120): The values of the parameter "M INITIAL" do not match for the PLL atoms pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M INITIAL" for the PLL atom pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 2
        Info (176121): The value of the parameter "M INITIAL" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 1
    Info (176120): The values of the parameter "N" do not match for the PLL atoms pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "N" for the PLL atom pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 1
        Info (176121): The value of the parameter "N" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 5
    Info (176120): The values of the parameter "LOOP FILTER R" do not match for the PLL atoms pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 4000
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 6000
    Info (176120): The values of the parameter "VCO POST SCALE" do not match for the PLL atoms pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "VCO POST SCALE" for the PLL atom pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 2
        Info (176121): The value of the parameter "VCO POST SCALE" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 1
    Info (176120): The values of the parameter "Min VCO Period" do not match for the PLL atoms pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min VCO Period" for the PLL atom pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 1538
        Info (176121): The value of the parameter "Min VCO Period" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 769
    Info (176120): The values of the parameter "Max VCO Period" do not match for the PLL atoms pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max VCO Period" for the PLL atom pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 3333
        Info (176121): The value of the parameter "Max VCO Period" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 1666
    Info (176120): The values of the parameter "Center VCO Period" do not match for the PLL atoms pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Center VCO Period" for the PLL atom pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 1538
        Info (176121): The value of the parameter "Center VCO Period" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 769
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 18456
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 10919
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 and PLL pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 is 39996
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 20408
Warning (335093): TimeQuest Timing Analyzer is analyzing 30 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_0ol1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_93f1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_c09:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_b09:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_jol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe4|dffe5a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../doc/SDC3.sdc'
Warning (332060): Node: ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: sys_rst_n was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From cam0_pclk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From cam1_pclk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to cam0_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cam0_pclk (Rise) to cam0_pclk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to cam1_pclk (Rise) (setup and hold)
    Critical Warning (332169): From cam1_pclk (Rise) to cam1_pclk (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000    cam0_pclk
    Info (332111):   20.000    cam1_pclk
    Info (332111):   20.000      sys_clk
Info (176353): Automatically promoted node pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C3 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node cam0_pclk~input (placed in PIN M16 (CLK7, DIFFCLK_3n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ov5640_dri:u0_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk~0
Info (176353): Automatically promoted node ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ov5640_dri:u1_ov5640_dri|i2c_dri:u_i2c_dr|dri_clk~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[3] feeds output pin "sd_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15055): PLL "pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1" is driven by sys_clk~inputclkctrl which is OUTCLK output port of Clock control block type node sys_clk~inputclkctrl
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 7.48 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/output_files/dual_ov5640_hdmi.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 5516 megabytes
    Info: Processing ended: Sun Feb 13 14:02:31 2022
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:47


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/learndocument/FPGA/49_dual_ov5640_hdmi_sd/par/output_files/dual_ov5640_hdmi.fit.smsg.


