#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jul  9 20:00:30 2018
# Process ID: 12168
# Current directory: C:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/StreamPopCount
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15672 C:\Users\Miguel\Desktop\CR\CR_Project\santosRedesigned\StreamPopCount\StreamPopCount.xpr
# Log file: C:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/StreamPopCount/vivado.log
# Journal file: C:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/StreamPopCount\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/StreamPopCount/StreamPopCount.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/ip_repo/StreamCopIPCore_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 830.316 ; gain = 173.969
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_1
Adding cell -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:user:StreamCopIPCore:1.0 - StreamCopIPCore_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <design_1> from BD file <C:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 917.391 ; gain = 85.223
ipx::edit_ip_in_project -upgrade true -name StreamCopIPCore_v1_0_project -directory C:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/StreamPopCount/StreamPopCount.tmp/StreamCopIPCore_v1_0_project c:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/ip_repo/StreamCopIPCore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/miguel/desktop/cr/cr_project/santosredesigned/streampopcount/streampopcount.tmp/streamcopipcore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/ip_repo/StreamCopIPCore_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 945.980 ; gain = 13.797
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -copy_to c:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/ip_repo/StreamCopIPCore_1.0/src C:/Users/Miguel/Downloads/Nexys4_Master.xdc
ERROR: [Vivado 12-3630] The destination file 'c:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/ip_repo/StreamCopIPCore_1.0/src/Nexys4_Master.xdc' already exists, please use -force if you want to overwrite!
current_project StreamPopCount
add_files -fileset constrs_1 -norecurse C:/Users/Miguel/Downloads/Nexys4_Master.xdc
import_files -fileset constrs_1 C:/Users/Miguel/Downloads/Nexys4_Master.xdc
current_project StreamCopIPCore_v1_0_project
close_project
create_bd_port -dir O -from 15 -to 0 led
validate_bd_design
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
ipx::edit_ip_in_project -upgrade true -name StreamCopIPCore_v1_0_project -directory C:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/StreamPopCount/StreamPopCount.tmp/StreamCopIPCore_v1_0_project c:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/ip_repo/StreamCopIPCore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/miguel/desktop/cr/cr_project/santosredesigned/streampopcount/streampopcount.tmp/streamcopipcore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/ip_repo/StreamCopIPCore_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 999.500 ; gain = 8.262
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 65 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/ip_repo/StreamCopIPCore_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/ip_repo/StreamCopIPCore_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:StreamCopIPCore:1.0 [get_ips  design_1_StreamCopIPCore_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_StreamCopIPCore_0_0 (StreamCopIPCore_v1.0 1.0) from revision 64 to revision 65
WARNING: [IP_Flow 19-4698] Upgrade has added port 'ledsOut'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_StreamCopIPCore_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_StreamCopIPCore_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/StreamPopCount/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/StreamPopCount/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_StreamCopIPCore_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
connect_bd_net [get_bd_ports led] [get_bd_pins StreamCopIPCore_0/ledsOut]
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Miguel/Desktop/CR/CR_Project/santosRedesigned/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  9 20:12:35 2018...
