WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2529641 heartbeat IPC: 3.953 cumulative IPC: 3.953 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5029641 heartbeat IPC: 4 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6279744 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6279744 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 10826749 heartbeat IPC: 1.725 cumulative IPC: 1.1 (Simulation time: 00 hr 01 min 05 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_643.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 19204512 heartbeat IPC: 1.194 cumulative IPC: 1.161 (Simulation time: 00 hr 01 min 42 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 29339947 heartbeat IPC: 0.9866 cumulative IPC: 1.084 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 38721553 heartbeat IPC: 1.066 cumulative IPC: 1.079 (Simulation time: 00 hr 03 min 06 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 47759945 heartbeat IPC: 1.106 cumulative IPC: 1.085 (Simulation time: 00 hr 03 min 45 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_643.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000002 cycles: 57787137 heartbeat IPC: 0.9973 cumulative IPC: 1.068 (Simulation time: 00 hr 04 min 28 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 66528111 heartbeat IPC: 1.144 cumulative IPC: 1.079 (Simulation time: 00 hr 05 min 06 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 75884736 heartbeat IPC: 1.069 cumulative IPC: 1.078 (Simulation time: 00 hr 05 min 46 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_643.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 84223828 heartbeat IPC: 1.199 cumulative IPC: 1.091 (Simulation time: 00 hr 06 min 23 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 94737788 heartbeat IPC: 0.9511 cumulative IPC: 1.074 (Simulation time: 00 hr 07 min 08 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 92910506 cumulative IPC: 1.076 (Simulation time: 00 hr 07 min 27 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 92910506 cumulative IPC: 1.076 (Simulation time: 00 hr 07 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_643.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.076 instructions: 100000001 cycles: 92910506
CPU 0 Branch Prediction Accuracy: 82.69% MPKI: 26.7 Average ROB Occupancy at Mispredict: 16.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0176
BRANCH_INDIRECT: 0.646
BRANCH_CONDITIONAL: 25.9
BRANCH_DIRECT_CALL: 0.0485
BRANCH_INDIRECT_CALL: 0.0169
BRANCH_RETURN: 0.0273

L1D TOTAL        ACCESS:   21691655 HIT:   20117691 MISS:    1573964
L1D LOAD         ACCESS:   13867561 HIT:   12974451 MISS:     893110
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    7815165 HIT:    7139909 MISS:     675256
L1D TRANSLATION  ACCESS:       8929 HIT:       3331 MISS:       5598
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 51.14 cycles
L1I TOTAL        ACCESS:     152505 HIT:     104748 MISS:      47757
L1I LOAD         ACCESS:     152505 HIT:     104748 MISS:      47757
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 83.66 cycles
L2C TOTAL        ACCESS:     821090 HIT:     353090 MISS:     468000
L2C LOAD         ACCESS:     418667 HIT:     137922 MISS:     280745
L2C RFO          ACCESS:     176201 HIT:       6812 MISS:     169389
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     220637 HIT:     205613 MISS:      15024
L2C TRANSLATION  ACCESS:       5585 HIT:       2743 MISS:       2842
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 183.8 cycles
LLC TOTAL        ACCESS:     631979 HIT:     194683 MISS:     437296
LLC LOAD         ACCESS:     280745 HIT:      31040 MISS:     249705
LLC RFO          ACCESS:     169389 HIT:      67497 MISS:     101892
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     179003 HIT:      95632 MISS:      83371
LLC TRANSLATION  ACCESS:       2842 HIT:        514 MISS:       2328
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 175.2 cycles
cpu0_DTLB TOTAL        ACCESS:   19149241 HIT:   19108112 MISS:      41129
cpu0_DTLB LOAD         ACCESS:   19149241 HIT:   19108112 MISS:      41129
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.83 cycles
cpu0_ITLB TOTAL        ACCESS:     137360 HIT:     127558 MISS:       9802
cpu0_ITLB LOAD         ACCESS:     137360 HIT:     127558 MISS:       9802
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 22.14 cycles
cpu0_STLB TOTAL        ACCESS:      20751 HIT:      12199 MISS:       8552
cpu0_STLB LOAD         ACCESS:      20751 HIT:      12199 MISS:       8552
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 98.33 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     216428
  ROW_BUFFER_MISS:     137481
 AVG DBUS CONGESTED CYCLE: 3.938
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      13244
  FULL:      94563
