Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date              : Thu May 17 18:35:27 2018
| Host              : legolas running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.17 11-09-2017
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.551        0.000                      0               145599        0.010        0.000                      0               145599        3.498        0.000                       0                 61573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.001}      10.001          99.990          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.551        0.000                      0               145503        0.010        0.000                      0               145503        3.498        0.000                       0                 61573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.659        0.000                      0                   96        0.175        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 0.966ns (18.442%)  route 4.272ns (81.558%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.534 - 10.001 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.557ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.500ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.523     1.686    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2WREADY)
                                                      0.337     2.023 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WREADY
                         net (fo=8, routed)           1.127     3.150    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X67Y39         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.203 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.041     3.244    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[6]
    SLICE_X67Y39         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     3.332 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.111     3.443    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X67Y41         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     3.586 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[6]_INST_0/O
                         net (fo=26, routed)          0.482     4.068    design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X52Y41         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.105 r  design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.235     4.340    design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X52Y51         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     4.438 r  design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.989     5.427    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/m_axi_BUS_DST_WREADY
    SLICE_X78Y25         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.477 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=52, routed)          0.821     6.298    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X54Y50         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     6.348 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=4, routed)           0.244     6.592    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X53Y51         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     6.702 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.222     6.924    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X54Y51         FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.403    11.534    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/ap_clk
    SLICE_X54Y51         FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/C
                         clock pessimism              0.144    11.678    
                         clock uncertainty           -0.130    11.549    
    SLICE_X54Y51         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    11.475    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 0.966ns (18.442%)  route 4.272ns (81.558%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.534 - 10.001 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.557ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.500ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.523     1.686    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2WREADY)
                                                      0.337     2.023 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WREADY
                         net (fo=8, routed)           1.127     3.150    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X67Y39         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.203 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.041     3.244    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[6]
    SLICE_X67Y39         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     3.332 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.111     3.443    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X67Y41         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     3.586 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[6]_INST_0/O
                         net (fo=26, routed)          0.482     4.068    design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X52Y41         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.105 r  design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.235     4.340    design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X52Y51         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     4.438 r  design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.989     5.427    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/m_axi_BUS_DST_WREADY
    SLICE_X78Y25         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.477 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=52, routed)          0.821     6.298    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X54Y50         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     6.348 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=4, routed)           0.244     6.592    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X53Y51         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     6.702 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.222     6.924    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X54Y51         FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.403    11.534    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/ap_clk
    SLICE_X54Y51         FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/C
                         clock pessimism              0.144    11.678    
                         clock uncertainty           -0.130    11.549    
    SLICE_X54Y51         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    11.475    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 0.966ns (18.442%)  route 4.272ns (81.558%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 11.534 - 10.001 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.557ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.500ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.523     1.686    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2WREADY)
                                                      0.337     2.023 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WREADY
                         net (fo=8, routed)           1.127     3.150    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X67Y39         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.203 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.041     3.244    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[6]
    SLICE_X67Y39         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     3.332 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.111     3.443    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X67Y41         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     3.586 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[6]_INST_0/O
                         net (fo=26, routed)          0.482     4.068    design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X52Y41         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.105 r  design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.235     4.340    design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X52Y51         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     4.438 r  design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.989     5.427    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/m_axi_BUS_DST_WREADY
    SLICE_X78Y25         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.477 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=52, routed)          0.821     6.298    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X54Y50         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     6.348 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=4, routed)           0.244     6.592    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X53Y51         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     6.702 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.222     6.924    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X54Y51         FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.403    11.534    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/ap_clk
    SLICE_X54Y51         FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/C
                         clock pessimism              0.144    11.678    
                         clock uncertainty           -0.130    11.549    
    SLICE_X54Y51         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    11.475    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 0.966ns (18.446%)  route 4.271ns (81.554%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 11.536 - 10.001 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.557ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.500ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.523     1.686    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2WREADY)
                                                      0.337     2.023 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WREADY
                         net (fo=8, routed)           1.127     3.150    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X67Y39         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.203 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.041     3.244    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[6]
    SLICE_X67Y39         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     3.332 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.111     3.443    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X67Y41         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     3.586 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[6]_INST_0/O
                         net (fo=26, routed)          0.482     4.068    design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X52Y41         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.105 r  design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.235     4.340    design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X52Y51         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     4.438 r  design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.989     5.427    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/m_axi_BUS_DST_WREADY
    SLICE_X78Y25         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.477 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=52, routed)          0.821     6.298    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X54Y50         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     6.348 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=4, routed)           0.244     6.592    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X53Y51         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     6.702 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.221     6.923    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X54Y51         FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.405    11.536    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/ap_clk
    SLICE_X54Y51         FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/C
                         clock pessimism              0.144    11.680    
                         clock uncertainty           -0.130    11.551    
    SLICE_X54Y51         FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.074    11.477    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 0.966ns (18.446%)  route 4.271ns (81.554%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 11.536 - 10.001 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.557ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.500ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.523     1.686    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2WREADY)
                                                      0.337     2.023 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WREADY
                         net (fo=8, routed)           1.127     3.150    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X67Y39         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.203 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.041     3.244    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[6]
    SLICE_X67Y39         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     3.332 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.111     3.443    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X67Y41         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     3.586 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[6]_INST_0/O
                         net (fo=26, routed)          0.482     4.068    design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X52Y41         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.105 r  design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.235     4.340    design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X52Y51         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     4.438 r  design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.989     5.427    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/m_axi_BUS_DST_WREADY
    SLICE_X78Y25         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.477 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=52, routed)          0.821     6.298    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X54Y50         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     6.348 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=4, routed)           0.244     6.592    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X53Y51         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     6.702 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.221     6.923    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X54Y51         FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.405    11.536    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/ap_clk
    SLICE_X54Y51         FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/C
                         clock pessimism              0.144    11.680    
                         clock uncertainty           -0.130    11.551    
    SLICE_X54Y51         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    11.477    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 0.966ns (18.446%)  route 4.271ns (81.554%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 11.536 - 10.001 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.557ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.500ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.523     1.686    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2WREADY)
                                                      0.337     2.023 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WREADY
                         net (fo=8, routed)           1.127     3.150    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X67Y39         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.203 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.041     3.244    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[6]
    SLICE_X67Y39         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     3.332 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.111     3.443    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X67Y41         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     3.586 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[6]_INST_0/O
                         net (fo=26, routed)          0.482     4.068    design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X52Y41         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.105 r  design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.235     4.340    design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X52Y51         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     4.438 r  design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.989     5.427    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/m_axi_BUS_DST_WREADY
    SLICE_X78Y25         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.477 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=52, routed)          0.821     6.298    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X54Y50         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     6.348 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=4, routed)           0.244     6.592    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X53Y51         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     6.702 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.221     6.923    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X54Y51         FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.405    11.536    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/ap_clk
    SLICE_X54Y51         FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/C
                         clock pessimism              0.144    11.680    
                         clock uncertainty           -0.130    11.551    
    SLICE_X54Y51         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074    11.477    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 0.966ns (18.446%)  route 4.271ns (81.554%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 11.536 - 10.001 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.557ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.500ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.523     1.686    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2WREADY)
                                                      0.337     2.023 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WREADY
                         net (fo=8, routed)           1.127     3.150    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X67Y39         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.203 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.041     3.244    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[6]
    SLICE_X67Y39         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     3.332 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.111     3.443    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X67Y41         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     3.586 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[6]_INST_0/O
                         net (fo=26, routed)          0.482     4.068    design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X52Y41         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.105 r  design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.235     4.340    design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X52Y51         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     4.438 r  design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.989     5.427    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/m_axi_BUS_DST_WREADY
    SLICE_X78Y25         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.477 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=52, routed)          0.821     6.298    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X54Y50         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     6.348 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=4, routed)           0.244     6.592    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X53Y51         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     6.702 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.221     6.923    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X54Y51         FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.405    11.536    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/ap_clk
    SLICE_X54Y51         FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]/C
                         clock pessimism              0.144    11.680    
                         clock uncertainty           -0.130    11.551    
    SLICE_X54Y51         FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.074    11.477    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 0.966ns (18.446%)  route 4.271ns (81.554%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 11.536 - 10.001 ) 
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.523ns (routing 0.557ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.500ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.523     1.686    design_1_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2WREADY)
                                                      0.337     2.023 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WREADY
                         net (fo=8, routed)           1.127     3.150    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X67Y39         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     3.203 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.041     3.244    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0[6]
    SLICE_X67Y39         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     3.332 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.111     3.443    design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X67Y41         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.143     3.586 r  design_1_i/axi_interconnect_slave/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[6]_INST_0/O
                         net (fo=26, routed)          0.482     4.068    design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_wready
    SLICE_X52Y41         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.105 r  design_1_i/axi_interconnect_slave/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.235     4.340    design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/m_axi_wready
    SLICE_X52Y51         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     4.438 r  design_1_i/axi_interconnect_slave/s06_mmu/inst/decerr_slave_inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.989     5.427    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/m_axi_BUS_DST_WREADY
    SLICE_X78Y25         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.477 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=52, routed)          0.821     6.298    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X54Y50         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     6.348 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=4, routed)           0.244     6.592    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X53Y51         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     6.702 r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.221     6.923    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_3
    SLICE_X54Y51         FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.405    11.536    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/ap_clk
    SLICE_X54Y51         FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]/C
                         clock pessimism              0.144    11.680    
                         clock uncertainty           -0.130    11.551    
    SLICE_X54Y51         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    11.477    design_1_i/IQuantize_0/inst/IQuantize_BUS_DST_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 design_1_i/IQuantize_0/inst/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/IQuantize_0/inst/inp2_buf_12_0_3_reg_2901_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 0.170ns (3.283%)  route 5.008ns (96.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.699 - 10.001 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.718ns (routing 0.557ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.500ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.718     1.881    design_1_i/IQuantize_0/inst/ap_clk
    SLICE_X74Y13         FDRE                                         r  design_1_i/IQuantize_0/inst/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y13         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     1.961 r  design_1_i/IQuantize_0/inst/ap_CS_fsm_reg[12]/Q
                         net (fo=1038, routed)        1.110     3.071    design_1_i/IQuantize_0/inst/ap_CS_fsm_state17
    SLICE_X76Y23         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     3.161 r  design_1_i/IQuantize_0/inst/inp2_buf_0_0_s_reg_3189[31]_i_1/O
                         net (fo=512, routed)         3.898     7.059    design_1_i/IQuantize_0/inst/inp2_buf_9_0_3_reg_2973
    SLICE_X83Y5          FDRE                                         r  design_1_i/IQuantize_0/inst/inp2_buf_12_0_3_reg_2901_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.568    11.699    design_1_i/IQuantize_0/inst/ap_clk
    SLICE_X83Y5          FDRE                                         r  design_1_i/IQuantize_0/inst/inp2_buf_12_0_3_reg_2901_reg[9]/C
                         clock pessimism              0.152    11.851    
                         clock uncertainty           -0.130    11.721    
    SLICE_X83Y5          FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    11.661    design_1_i/IQuantize_0/inst/inp2_buf_12_0_3_reg_2901_reg[9]
  -------------------------------------------------------------------
                         required time                         11.661    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 design_1_i/IQuantize_0/inst/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/IQuantize_0/inst/inp2_buf_13_0_3_reg_2877_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 0.170ns (3.283%)  route 5.008ns (96.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.699 - 10.001 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.718ns (routing 0.557ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.500ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.718     1.881    design_1_i/IQuantize_0/inst/ap_clk
    SLICE_X74Y13         FDRE                                         r  design_1_i/IQuantize_0/inst/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y13         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     1.961 r  design_1_i/IQuantize_0/inst/ap_CS_fsm_reg[12]/Q
                         net (fo=1038, routed)        1.110     3.071    design_1_i/IQuantize_0/inst/ap_CS_fsm_state17
    SLICE_X76Y23         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     3.161 r  design_1_i/IQuantize_0/inst/inp2_buf_0_0_s_reg_3189[31]_i_1/O
                         net (fo=512, routed)         3.898     7.059    design_1_i/IQuantize_0/inst/inp2_buf_9_0_3_reg_2973
    SLICE_X83Y5          FDRE                                         r  design_1_i/IQuantize_0/inst/inp2_buf_13_0_3_reg_2877_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.568    11.699    design_1_i/IQuantize_0/inst/ap_clk
    SLICE_X83Y5          FDRE                                         r  design_1_i/IQuantize_0/inst/inp2_buf_13_0_3_reg_2877_reg[14]/C
                         clock pessimism              0.152    11.851    
                         clock uncertainty           -0.130    11.721    
    SLICE_X83Y5          FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    11.661    design_1_i/IQuantize_0/inst/inp2_buf_13_0_3_reg_2877_reg[14]
  -------------------------------------------------------------------
                         required time                         11.661    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  4.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi_U/int_store_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/tmp_27_cast_reg_3865_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.060ns (21.661%)  route 0.217ns (78.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.372ns (routing 0.500ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.557ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.372     1.502    design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi_U/ap_clk
    SLICE_X45Y118        FDRE                                         r  design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi_U/int_store_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.562 r  design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi_U/int_store_reg[63]/Q
                         net (fo=3, routed)           0.217     1.779    design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/store[63]
    SLICE_X45Y124        FDRE                                         r  design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/tmp_27_cast_reg_3865_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.634     1.797    design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/ap_clk
    SLICE_X45Y124        FDRE                                         r  design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/tmp_27_cast_reg_3865_reg[61]/C
                         clock pessimism             -0.090     1.707    
    SLICE_X45Y124        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.769    design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/tmp_27_cast_reg_3865_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_wreq/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/start_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.060ns (33.333%)  route 0.120ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.590ns (routing 0.500ns, distribution 1.090ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.557ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.590     1.720    design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X77Y120        FDRE                                         r  design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_wreq/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y120        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     1.780 r  design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_wreq/q_reg[8]/Q
                         net (fo=1, routed)           0.120     1.900    design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_wreq_n_59
    SLICE_X77Y117        FDRE                                         r  design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/start_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.757     1.920    design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/ap_clk
    SLICE_X77Y117        FDRE                                         r  design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/start_addr_reg[10]/C
                         clock pessimism             -0.090     1.830    
    SLICE_X77Y117        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.890    design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/start_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/imatrix_addr_1_read_reg_1220_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_1_U/dataflow_in_loop_tde_memcore_U/dataflow_in_loop_tde_memcore_ram_U/ram_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.059ns (34.503%)  route 0.112ns (65.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      1.457ns (routing 0.500ns, distribution 0.957ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.557ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.457     1.587    design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/ap_clk
    SLICE_X57Y44         FDRE                                         r  design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/imatrix_addr_1_read_reg_1220_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.646 r  design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/Loop_1_proc_U0/imatrix_addr_1_read_reg_1220_reg[2]/Q
                         net (fo=1, routed)           0.112     1.758    design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_1_U/dataflow_in_loop_tde_memcore_U/dataflow_in_loop_tde_memcore_ram_U/ram_reg_0_3_0_5/DIB0
    SLICE_X56Y44         RAMD32                                       r  design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_1_U/dataflow_in_loop_tde_memcore_U/dataflow_in_loop_tde_memcore_ram_U/ram_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.714     1.877    design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_1_U/dataflow_in_loop_tde_memcore_U/dataflow_in_loop_tde_memcore_ram_U/ram_reg_0_3_0_5/WCLK
    SLICE_X56Y44         RAMD32                                       r  design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_1_U/dataflow_in_loop_tde_memcore_U/dataflow_in_loop_tde_memcore_ram_U/ram_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.208     1.669    
    SLICE_X56Y44         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     1.747    design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/dataflow_in_loop_U0/out_buf_1_U/dataflow_in_loop_tde_memcore_U/dataflow_in_loop_tde_memcore_ram_U/ram_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.059ns (23.790%)  route 0.189ns (76.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.523ns (routing 0.500ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.557ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.523     1.653    design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X75Y123        FDRE                                         r  design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y123        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.712 r  design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/rs_wreq/data_p1_reg[5]/Q
                         net (fo=1, routed)           0.189     1.901    design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_wreq/data_p1_reg[61][5]
    SLICE_X77Y120        SRL16E                                       r  design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.851     2.014    design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X77Y120        SRL16E                                       r  design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5/CLK
                         clock pessimism             -0.153     1.861    
    SLICE_X77Y120        SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.029     1.890    design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_DST_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/IQuantize_0/inst/BUS_SRC_addr_reg_4825_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.058ns (26.126%)  route 0.164ns (73.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.377ns (routing 0.500ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.557ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.377     1.507    design_1_i/IQuantize_0/inst/ap_clk
    SLICE_X54Y100        FDRE                                         r  design_1_i/IQuantize_0/inst/BUS_SRC_addr_reg_4825_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.565 r  design_1_i/IQuantize_0/inst/BUS_SRC_addr_reg_4825_reg[47]/Q
                         net (fo=2, routed)           0.164     1.729    design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rreq/BUS_SRC_addr_reg_4825_reg[61][47]
    SLICE_X58Y100        FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.636     1.799    design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X58Y100        FDRE                                         r  design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]/C
                         clock pessimism             -0.143     1.656    
    SLICE_X58Y100        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.718    design_1_i/IQuantize_0/inst/IQuantize_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/tmp_7_reg_13135_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_0_0_s_fu_628_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.059ns (23.228%)  route 0.195ns (76.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      1.484ns (routing 0.500ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.557ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.484     1.614    design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/ap_clk
    SLICE_X60Y179        FDRE                                         r  design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/tmp_7_reg_13135_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y179        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.673 r  design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/tmp_7_reg_13135_reg[20]/Q
                         net (fo=2, routed)           0.195     1.868    design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/tmp_7_reg_13135[20]
    SLICE_X57Y182        FDRE                                         r  design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_0_0_s_fu_628_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.732     1.895    design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/ap_clk
    SLICE_X57Y182        FDRE                                         r  design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_0_0_s_fu_628_reg[20]/C
                         clock pessimism             -0.098     1.797    
    SLICE_X57Y182        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.857    design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/out1_buf_0_0_s_fu_628_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.058ns (30.526%)  route 0.132ns (69.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.383ns (routing 0.500ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.557ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.383     1.513    design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X52Y116        FDRE                                         r  design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.571 r  design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/rs_rreq/data_p1_reg[3]/Q
                         net (fo=1, routed)           0.132     1.703    design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rreq/data_p1_reg[61][3]
    SLICE_X53Y115        SRL16E                                       r  design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.641     1.804    design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X53Y115        SRL16E                                       r  design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5/CLK
                         clock pessimism             -0.140     1.664    
    SLICE_X53Y115        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.028     1.692    design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_slave/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.061ns (45.522%)  route 0.073ns (54.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.492ns (routing 0.500ns, distribution 0.992ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.557ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.492     1.622    design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/ap_clk
    SLICE_X63Y126        FDRE                                         r  design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y126        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.683 r  design_1_i/decode_start_f2r_vectorPh_s2e_forBody96Preheader_1/inst/decode_start_f2r_vectorPh_s2e_forBody96Preheader_BUS_SRC_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]/Q
                         net (fo=3, routed)           0.073     1.756    design_1_i/axi_interconnect_slave/s00_mmu/inst/register_slice_inst/ar.ar_pipe/s_axi_arqos[3][2]
    SLICE_X63Y124        FDRE                                         r  design_1_i/axi_interconnect_slave/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.719     1.882    design_1_i/axi_interconnect_slave/s00_mmu/inst/register_slice_inst/ar.ar_pipe/aclk
    SLICE_X63Y124        FDRE                                         r  design_1_i/axi_interconnect_slave/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.199     1.683    
    SLICE_X63Y124        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.745    design_1_i/axi_interconnect_slave/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/fifo_wreq/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/start_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.060ns (34.091%)  route 0.116ns (65.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.385ns (routing 0.500ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.595ns (routing 0.557ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.385     1.515    design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/fifo_wreq/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.575 r  design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/fifo_wreq/q_reg[12]/Q
                         net (fo=1, routed)           0.116     1.691    design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/fifo_wreq_n_57
    SLICE_X44Y107        FDRE                                         r  design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/start_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.595     1.758    design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/ap_clk
    SLICE_X44Y107        FDRE                                         r  design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/start_addr_reg[14]/C
                         clock pessimism             -0.140     1.618    
    SLICE_X44Y107        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.680    design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/start_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/IQuantize_0/inst/inp2_buf_9_0_3_reg_2973_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/IQuantize_0/inst/inp2_buf_9_0_reg_476_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.058ns (39.189%)  route 0.090ns (60.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.572ns (routing 0.500ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.557ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.572     1.702    design_1_i/IQuantize_0/inst/ap_clk
    SLICE_X85Y23         FDRE                                         r  design_1_i/IQuantize_0/inst/inp2_buf_9_0_3_reg_2973_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y23         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.760 r  design_1_i/IQuantize_0/inst/inp2_buf_9_0_3_reg_2973_reg[10]/Q
                         net (fo=3, routed)           0.090     1.850    design_1_i/IQuantize_0/inst/inp2_buf_9_0_3_reg_2973_reg_n_2_[10]
    SLICE_X84Y23         FDRE                                         r  design_1_i/IQuantize_0/inst/inp2_buf_9_0_reg_476_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.774     1.937    design_1_i/IQuantize_0/inst/ap_clk
    SLICE_X84Y23         FDRE                                         r  design_1_i/IQuantize_0/inst/inp2_buf_9_0_reg_476_reg[10]/C
                         clock pessimism             -0.158     1.779    
    SLICE_X84Y23         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.839    design_1_i/IQuantize_0/inst/inp2_buf_9_0_reg_476_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         10.001      6.998      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         10.001      6.998      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         10.001      6.998      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.001      8.432      RAMB18_X8Y6   design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.001      8.432      RAMB18_X8Y6   design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.001      8.432      RAMB18_X9Y4   design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.001      8.432      RAMB18_X9Y4   design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.001      8.432      RAMB18_X7Y26  design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.001      8.432      RAMB18_X7Y26  design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.001      8.432      RAMB18_X9Y20  design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.001       3.499      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X9Y4   design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y25  design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/index_U/WriteOneBlock_f2rjbC_ram_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y16  design_1_i/IZigzagMatrix_f2r_forBody_s2e_forEnd_0/inst/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X6Y46  design_1_i/WriteOneBlock_f2r_entry_s2e_forEnd13_0/inst/out1_buf_1_U/WriteOneBlock_f2rfYi_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.001       3.499      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.001       3.499      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y6   design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y6   design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X8Y6   design_1_i/BoundIDctMatrix_0/inst/BoundIDctMatrix_BUS_DST_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X9Y4   design_1_i/ChenIDct_f2r_vectorBody_s2e_forEnd212_0/inst/ChenIDct_f2r_vectorBody_s2e_forEnd212_BUS_SRC_DST_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.659ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.226ns (21.920%)  route 0.805ns (78.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.562 - 10.001 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.611ns (routing 0.557ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.500ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.611     1.774    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y175        FDRE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y175        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.852 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.310     2.162    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y175        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     2.310 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.495     2.805    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X38Y181        FDPE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.431    11.562    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y181        FDPE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.098    11.660    
                         clock uncertainty           -0.130    11.530    
    SLICE_X38Y181        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066    11.464    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                  8.659    

Slack (MET) :             8.659ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.226ns (21.920%)  route 0.805ns (78.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.562 - 10.001 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.611ns (routing 0.557ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.500ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.611     1.774    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y175        FDRE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y175        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.852 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.310     2.162    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y175        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     2.310 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.495     2.805    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X38Y181        FDPE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.431    11.562    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y181        FDPE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.098    11.660    
                         clock uncertainty           -0.130    11.530    
    SLICE_X38Y181        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066    11.464    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                  8.659    

Slack (MET) :             8.659ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.226ns (21.920%)  route 0.805ns (78.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.562 - 10.001 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.611ns (routing 0.557ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.431ns (routing 0.500ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.611     1.774    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y175        FDRE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y175        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.852 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.310     2.162    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y175        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     2.310 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.495     2.805    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X38Y181        FDCE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.431    11.562    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y181        FDCE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.098    11.660    
                         clock uncertainty           -0.130    11.530    
    SLICE_X38Y181        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.464    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                  8.659    

Slack (MET) :             8.662ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.226ns (21.942%)  route 0.804ns (78.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.564 - 10.001 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.611ns (routing 0.557ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.500ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.611     1.774    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y175        FDRE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y175        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.852 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.310     2.162    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y175        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     2.310 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.494     2.804    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X38Y181        FDCE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.433    11.564    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y181        FDCE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.098    11.662    
                         clock uncertainty           -0.130    11.532    
    SLICE_X38Y181        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.466    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.466    
                         arrival time                          -2.804    
  -------------------------------------------------------------------
                         slack                                  8.662    

Slack (MET) :             8.662ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.226ns (21.942%)  route 0.804ns (78.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.564 - 10.001 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.611ns (routing 0.557ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.500ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.611     1.774    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y175        FDRE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y175        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.852 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.310     2.162    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y175        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     2.310 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.494     2.804    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X38Y181        FDCE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.433    11.564    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y181        FDCE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.098    11.662    
                         clock uncertainty           -0.130    11.532    
    SLICE_X38Y181        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    11.466    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         11.466    
                         arrival time                          -2.804    
  -------------------------------------------------------------------
                         slack                                  8.662    

Slack (MET) :             8.662ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.226ns (21.942%)  route 0.804ns (78.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.564 - 10.001 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.611ns (routing 0.557ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.500ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.611     1.774    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y175        FDRE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y175        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.852 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.310     2.162    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y175        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     2.310 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.494     2.804    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X38Y181        FDPE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.433    11.564    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X38Y181        FDPE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.098    11.662    
                         clock uncertainty           -0.130    11.532    
    SLICE_X38Y181        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.066    11.466    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.466    
                         arrival time                          -2.804    
  -------------------------------------------------------------------
                         slack                                  8.662    

Slack (MET) :             8.662ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.226ns (21.942%)  route 0.804ns (78.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.564 - 10.001 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.611ns (routing 0.557ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.500ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.611     1.774    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y175        FDRE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y175        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.852 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.310     2.162    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y175        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     2.310 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.494     2.804    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X38Y181        FDPE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.433    11.564    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X38Y181        FDPE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.098    11.662    
                         clock uncertainty           -0.130    11.532    
    SLICE_X38Y181        FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.066    11.466    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.466    
                         arrival time                          -2.804    
  -------------------------------------------------------------------
                         slack                                  8.662    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.226ns (23.275%)  route 0.745ns (76.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.573 - 10.001 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.611ns (routing 0.557ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.500ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.611     1.774    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y175        FDRE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y175        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.852 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.310     2.162    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y175        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     2.310 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.435     2.745    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X37Y180        FDPE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.442    11.573    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y180        FDPE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.098    11.671    
                         clock uncertainty           -0.130    11.541    
    SLICE_X37Y180        FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066    11.475    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.226ns (23.275%)  route 0.745ns (76.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.573 - 10.001 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.611ns (routing 0.557ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.500ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.611     1.774    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y175        FDRE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y175        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.852 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.310     2.162    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y175        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     2.310 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.435     2.745    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X37Y180        FDCE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.442    11.573    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y180        FDCE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.098    11.671    
                         clock uncertainty           -0.130    11.541    
    SLICE_X37Y180        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    11.475    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_pl_0 rise@10.001ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.226ns (23.275%)  route 0.745ns (76.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.573 - 10.001 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.611ns (routing 0.557ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.500ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.611     1.774    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y175        FDRE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y175        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.852 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.310     2.162    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y175        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     2.310 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.435     2.745    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X37Y180        FDCE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.001    10.001 r  
    PS8_X0Y0             PS8                          0.000    10.001 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.106    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.131 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       1.442    11.573    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y180        FDCE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.098    11.671    
                         clock uncertainty           -0.130    11.541    
    SLICE_X37Y180        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.475    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -2.745    
  -------------------------------------------------------------------
                         slack                                  8.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.054ns (26.866%)  route 0.147ns (73.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.862ns (routing 0.306ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.347ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.862     0.955    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y160        FDPE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.995 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.046    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y158        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.060 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.156    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X36Y158        FDCE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.983     1.099    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y158        FDCE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.098     1.001    
    SLICE_X36Y158        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.981    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.054ns (26.866%)  route 0.147ns (73.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.862ns (routing 0.306ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.347ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.862     0.955    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y160        FDPE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.995 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.046    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y158        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.060 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.156    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X36Y158        FDCE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.983     1.099    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y158        FDCE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.098     1.001    
    SLICE_X36Y158        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.981    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.054ns (26.866%)  route 0.147ns (73.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.862ns (routing 0.306ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.347ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.862     0.955    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y160        FDPE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.995 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.046    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y158        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.060 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.156    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X36Y158        FDCE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.983     1.099    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y158        FDCE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.098     1.001    
    SLICE_X36Y158        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.981    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.054ns (26.866%)  route 0.147ns (73.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.862ns (routing 0.306ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.347ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.862     0.955    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y160        FDPE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.995 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.046    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y158        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.060 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.156    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X36Y158        FDCE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.983     1.099    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y158        FDCE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.098     1.001    
    SLICE_X36Y158        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.981    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.054ns (26.866%)  route 0.147ns (73.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.862ns (routing 0.306ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.347ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.862     0.955    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y160        FDPE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.995 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.046    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y158        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.060 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.156    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X36Y158        FDCE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.983     1.099    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y158        FDCE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.098     1.001    
    SLICE_X36Y158        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.981    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.054ns (26.866%)  route 0.147ns (73.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.095ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.862ns (routing 0.306ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.347ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.862     0.955    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y160        FDPE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.995 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.046    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y158        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.060 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.156    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X36Y158        FDPE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.979     1.095    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y158        FDPE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.098     0.997    
    SLICE_X36Y158        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     0.977    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.054ns (26.866%)  route 0.147ns (73.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.095ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.862ns (routing 0.306ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.347ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.862     0.955    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y160        FDPE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.995 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.046    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y158        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.060 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.156    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X36Y158        FDCE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.979     1.095    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y158        FDCE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.098     0.997    
    SLICE_X36Y158        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     0.977    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.054ns (26.866%)  route 0.147ns (73.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.095ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.862ns (routing 0.306ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.347ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.862     0.955    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y160        FDPE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.995 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.046    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y158        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.060 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.156    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X36Y158        FDCE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.979     1.095    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y158        FDCE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.098     0.997    
    SLICE_X36Y158        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.977    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.054ns (26.866%)  route 0.147ns (73.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.095ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.862ns (routing 0.306ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.347ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.862     0.955    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y160        FDPE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.995 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.051     1.046    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y158        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.060 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.156    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X36Y158        FDCE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.979     1.095    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y158        FDCE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.098     0.997    
    SLICE_X36Y158        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     0.977    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.074ns (33.945%)  route 0.144ns (66.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.878ns (routing 0.306ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.347ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.878     0.971    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y160        FDRE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.010 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.028     1.038    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X43Y160        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.035     1.073 f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.116     1.189    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X42Y161        FDCE                                         f  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=62253, routed)       0.997     1.113    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X42Y161        FDCE                                         r  design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.098     1.015    
    SLICE_X42Y161        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.995    design_1_i/axi_interconnect_master/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.194    





