

================================================================
== Vitis HLS Report for 'loop_perfect_Pipeline_LOOP_I'
================================================================
* Date:           Tue Feb 14 08:35:06 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj_loop_perfect
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.726 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       22|       22|  88.000 ns|  88.000 ns|   22|   22|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I  |       20|       20|         1|          1|          1|    20|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       68|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      101|    -|
|Register             |        -|     -|       18|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       18|      169|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_135_p2   |         +|   0|  0|  12|           5|           1|
    |empty_13_fu_160_p2   |         +|   0|  0|  12|           4|           3|
    |next_mul_fu_148_p2   |         +|   0|  0|  18|          11|           6|
    |ap_condition_170     |       and|   0|  0|   2|           1|           1|
    |ap_condition_174     |       and|   0|  0|   2|           1|           1|
    |empty_12_fu_154_p2   |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln23_fu_129_p2  |      icmp|   0|  0|   9|           5|           5|
    |empty_14_fu_166_p3   |    select|   0|  0|   4|           1|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  68|          33|          25|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |B_0_address0                   |  14|          3|    4|         12|
    |B_0_d0                         |  14|          3|    6|         18|
    |B_1_address0                   |  14|          3|    4|         12|
    |B_1_d0                         |  14|          3|    6|         18|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1           |   9|          2|    5|         10|
    |ap_sig_allocacmp_phi_mul_load  |   9|          2|   11|         22|
    |i_fu_56                        |   9|          2|    5|         10|
    |phi_mul_fu_52                  |   9|          2|   11|         22|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 101|         22|   53|        126|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   1|   0|    1|          0|
    |ap_done_reg    |   1|   0|    1|          0|
    |i_fu_56        |   5|   0|    5|          0|
    |phi_mul_fu_52  |  11|   0|   11|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  18|   0|   18|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------+-----+-----+------------+------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  loop_perfect_Pipeline_LOOP_I|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  loop_perfect_Pipeline_LOOP_I|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  loop_perfect_Pipeline_LOOP_I|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  loop_perfect_Pipeline_LOOP_I|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  loop_perfect_Pipeline_LOOP_I|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  loop_perfect_Pipeline_LOOP_I|  return value|
|B_0_address0  |  out|    4|   ap_memory|                           B_0|         array|
|B_0_ce0       |  out|    1|   ap_memory|                           B_0|         array|
|B_0_we0       |  out|    1|   ap_memory|                           B_0|         array|
|B_0_d0        |  out|    6|   ap_memory|                           B_0|         array|
|B_1_address0  |  out|    4|   ap_memory|                           B_1|         array|
|B_1_ce0       |  out|    1|   ap_memory|                           B_1|         array|
|B_1_we0       |  out|    1|   ap_memory|                           B_1|         array|
|B_1_d0        |  out|    6|   ap_memory|                           B_1|         array|
|empty         |   in|    6|     ap_none|                         empty|        scalar|
+--------------+-----+-----+------------+------------------------------+--------------+

