<stg><name>real_matmul</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="19" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="32">
<![CDATA[
entry:0 %phi_urem = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="22" op_0_bw="32">
<![CDATA[
entry:1 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="32">
<![CDATA[
entry:2 %counter = alloca i32 1

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln19"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %mem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatA_DRAM, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatA_DRAM, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatB_DRAM, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatB_DRAM, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatC_DRAM, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %MatC_DRAM, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:13 %MatC_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatC_DRAM

]]></Node>
<StgValue><ssdm name="MatC_DRAM_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %MatB_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatB_DRAM

]]></Node>
<StgValue><ssdm name="MatB_DRAM_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %MatA_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %MatA_DRAM

]]></Node>
<StgValue><ssdm name="MatA_DRAM_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
entry:16 %MatA_BRAM = alloca i64 1

]]></Node>
<StgValue><ssdm name="MatA_BRAM"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
entry:17 %MatA_BRAM_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="MatA_BRAM_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
entry:18 %MatA_BRAM_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="MatA_BRAM_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
entry:19 %MatA_BRAM_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="MatA_BRAM_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
entry:20 %MatB_BRAM = alloca i64 1

]]></Node>
<StgValue><ssdm name="MatB_BRAM"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
entry:21 %MatB_BRAM_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="MatB_BRAM_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
entry:22 %MatB_BRAM_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="MatB_BRAM_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
entry:23 %MatB_BRAM_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="MatB_BRAM_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
entry:24 %MatC_BRAM = alloca i64 1

]]></Node>
<StgValue><ssdm name="MatC_BRAM"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:25 %store_ln29 = store i11 0, i11 %counter

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:26 %store_ln29 = store i22 0, i22 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:27 %store_ln29 = store i11 0, i11 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
entry:28 %br_ln29 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="22" op_0_bw="22" op_1_bw="0">
<![CDATA[
for.inc:0 %phi_mul_load = load i22 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc:1 %counter_1 = load i11 %counter

]]></Node>
<StgValue><ssdm name="counter_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc:2 %add_ln29 = add i22 %phi_mul_load, i22 2622

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:3 %icmp_ln29 = icmp_eq  i11 %counter_1, i11 1250

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:4 %counter_2 = add i11 %counter_1, i11 1

]]></Node>
<StgValue><ssdm name="counter_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln29 = br i1 %icmp_ln29, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:3 %tmp = partselect i5 @_ssdm_op_PartSelect.i5.i22.i32.i32, i22 %phi_mul_load, i32 17, i32 21

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="5">
<![CDATA[
for.inc.split:4 %zext_ln30 = zext i5 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc.split:5 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="7">
<![CDATA[
for.inc.split:6 %zext_ln30_1 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:7 %mul_ln30 = mul i16 %zext_ln30_1, i16 300

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:19 %mul_ln30_1 = mul i14 %zext_ln30, i14 16184

]]></Node>
<StgValue><ssdm name="mul_ln30_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:27 %store_ln29 = store i11 %counter_2, i11 %counter

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="22" op_1_bw="22" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:28 %store_ln29 = store i22 %add_ln29, i22 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0">
<![CDATA[
for.end:0 %ret_ln42 = ret

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="16">
<![CDATA[
for.inc.split:8 %zext_ln30_2 = zext i16 %mul_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:9 %add_ln30 = add i64 %zext_ln30_2, i64 %MatA_DRAM_read

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:10 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln30, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:19 %mul_ln30_1 = mul i14 %zext_ln30, i14 16184

]]></Node>
<StgValue><ssdm name="mul_ln30_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:11 %sext_ln48 = sext i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %mem_addr = getelementptr i16 %mem, i64 %sext_ln48

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:13 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %mem_addr, i32 600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
for.inc.split:17 %shl_ln30_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %counter_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln30_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="13">
<![CDATA[
for.inc.split:18 %zext_ln30_3 = zext i13 %shl_ln30_1

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:19 %mul_ln30_1 = mul i14 %zext_ln30, i14 16184

]]></Node>
<StgValue><ssdm name="mul_ln30_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:20 %add_ln30_1 = add i14 %mul_ln30_1, i14 %zext_ln30_3

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:13 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %mem_addr, i32 600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split:20 %add_ln30_1 = add i14 %mul_ln30_1, i14 %zext_ln30_3

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:13 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %mem_addr, i32 600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="78" st_id="7" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:13 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %mem_addr, i32 600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="79" st_id="8" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:13 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %mem_addr, i32 600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="80" st_id="9" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:13 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %mem_addr, i32 600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="81" st_id="10" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:13 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %mem_addr, i32 600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="82" st_id="11" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:13 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %mem_addr, i32 600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="83" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="0">
<![CDATA[
for.inc.split:14 %call_ln48 = call void @real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1, i16 %mem, i63 %trunc_ln, i16 %MatA_BRAM_3, i16 %MatA_BRAM_2, i16 %MatA_BRAM_1, i16 %MatA_BRAM

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="84" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="0">
<![CDATA[
for.inc.split:14 %call_ln48 = call void @real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1, i16 %mem, i63 %trunc_ln, i16 %MatA_BRAM_3, i16 %MatA_BRAM_2, i16 %MatA_BRAM_1, i16 %MatA_BRAM

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="85" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc.split:0 %phi_urem_load = load i11 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="11">
<![CDATA[
for.inc.split:15 %empty_24 = trunc i11 %phi_urem_load

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="6" op_7_bw="64" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:16 %call_ln0 = call void @real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2, i16 %mem, i16 %MatB_BRAM_3, i16 %MatB_BRAM_2, i16 %MatB_BRAM_1, i16 %MatB_BRAM, i6 %empty_24, i64 %MatB_DRAM_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:24 %add_ln29_2 = add i11 %phi_urem_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln29_2"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:25 %icmp_ln29_1 = icmp_ult  i11 %add_ln29_2, i11 50

]]></Node>
<StgValue><ssdm name="icmp_ln29_1"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc.split:26 %select_ln29 = select i1 %icmp_ln29_1, i11 %add_ln29_2, i11 0

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:29 %store_ln29 = store i11 %select_ln29, i11 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="92" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="6" op_7_bw="64" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc.split:16 %call_ln0 = call void @real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2, i16 %mem, i16 %MatB_BRAM_3, i16 %MatB_BRAM_2, i16 %MatB_BRAM_1, i16 %MatB_BRAM, i6 %empty_24, i64 %MatB_DRAM_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="93" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc.split:21 %call_ln39 = call void @PerformMatrixCalculation, i16 %MatA_BRAM, i16 %MatA_BRAM_1, i16 %MatA_BRAM_2, i16 %MatA_BRAM_3, i16 %MatB_BRAM, i16 %MatB_BRAM_1, i16 %MatB_BRAM_2, i16 %MatB_BRAM_3, i16 %MatC_BRAM

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="94" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc.split:21 %call_ln39 = call void @PerformMatrixCalculation, i16 %MatA_BRAM, i16 %MatA_BRAM_1, i16 %MatA_BRAM_2, i16 %MatA_BRAM_3, i16 %MatB_BRAM, i16 %MatB_BRAM_1, i16 %MatB_BRAM_2, i16 %MatB_BRAM_3, i16 %MatC_BRAM

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="95" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
for.inc.split:22 %tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %add_ln30_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="96" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="7" op_3_bw="64" op_4_bw="15" op_5_bw="16" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.split:23 %call_ln30 = call void @real_matmul_Pipeline_VITIS_LOOP_78_1, i16 %mem, i7 %shl_ln, i64 %MatC_DRAM_read, i15 %tmp_1, i16 %MatC_BRAM

]]></Node>
<StgValue><ssdm name="call_ln30"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="97" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1250, i64 1250, i64 1250

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="98" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="99" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="7" op_3_bw="64" op_4_bw="15" op_5_bw="16" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.split:23 %call_ln30 = call void @real_matmul_Pipeline_VITIS_LOOP_78_1, i16 %mem, i7 %shl_ln, i64 %MatC_DRAM_read, i15 %tmp_1, i16 %MatC_BRAM

]]></Node>
<StgValue><ssdm name="call_ln30"/></StgValue>
</operation>

<operation id="100" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:30 %br_ln29 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="121" name="mem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="122" name="MatA_DRAM" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="MatA_DRAM"/></StgValue>
</port>
<port id="123" name="MatB_DRAM" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="MatB_DRAM"/></StgValue>
</port>
<port id="124" name="MatC_DRAM" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="MatC_DRAM"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="126" from="StgValue_125" to="phi_urem" fromId="125" toId="20">
</dataflow>
<dataflow id="127" from="StgValue_125" to="phi_mul" fromId="125" toId="21">
</dataflow>
<dataflow id="128" from="StgValue_125" to="counter" fromId="125" toId="22">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln19" fromId="129" toId="23">
</dataflow>
<dataflow id="132" from="empty_10" to="spectopmodule_ln19" fromId="131" toId="23">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="133" toId="24">
</dataflow>
<dataflow id="135" from="mem" to="specinterface_ln0" fromId="121" toId="24">
</dataflow>
<dataflow id="137" from="empty" to="specinterface_ln0" fromId="136" toId="24">
</dataflow>
<dataflow id="139" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="24">
</dataflow>
<dataflow id="140" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="24">
</dataflow>
<dataflow id="142" from="empty_0" to="specinterface_ln0" fromId="141" toId="24">
</dataflow>
<dataflow id="143" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="24">
</dataflow>
<dataflow id="144" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="24">
</dataflow>
<dataflow id="146" from="empty_1" to="specinterface_ln0" fromId="145" toId="24">
</dataflow>
<dataflow id="148" from="empty_2" to="specinterface_ln0" fromId="147" toId="24">
</dataflow>
<dataflow id="149" from="empty_0" to="specinterface_ln0" fromId="141" toId="24">
</dataflow>
<dataflow id="151" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="24">
</dataflow>
<dataflow id="152" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="24">
</dataflow>
<dataflow id="153" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="24">
</dataflow>
<dataflow id="154" from="StgValue_150" to="specinterface_ln0" fromId="150" toId="24">
</dataflow>
<dataflow id="155" from="empty_0" to="specinterface_ln0" fromId="141" toId="24">
</dataflow>
<dataflow id="156" from="empty_0" to="specinterface_ln0" fromId="141" toId="24">
</dataflow>
<dataflow id="158" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="24">
</dataflow>
<dataflow id="159" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="24">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="160" toId="25">
</dataflow>
<dataflow id="162" from="mem" to="specbitsmap_ln0" fromId="121" toId="25">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="133" toId="26">
</dataflow>
<dataflow id="164" from="MatA_DRAM" to="specinterface_ln0" fromId="122" toId="26">
</dataflow>
<dataflow id="166" from="empty_3" to="specinterface_ln0" fromId="165" toId="26">
</dataflow>
<dataflow id="167" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="26">
</dataflow>
<dataflow id="168" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="26">
</dataflow>
<dataflow id="169" from="empty_0" to="specinterface_ln0" fromId="141" toId="26">
</dataflow>
<dataflow id="170" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="26">
</dataflow>
<dataflow id="171" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="26">
</dataflow>
<dataflow id="173" from="empty_4" to="specinterface_ln0" fromId="172" toId="26">
</dataflow>
<dataflow id="175" from="empty_5" to="specinterface_ln0" fromId="174" toId="26">
</dataflow>
<dataflow id="176" from="empty_0" to="specinterface_ln0" fromId="141" toId="26">
</dataflow>
<dataflow id="177" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="26">
</dataflow>
<dataflow id="178" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="26">
</dataflow>
<dataflow id="179" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="26">
</dataflow>
<dataflow id="180" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="26">
</dataflow>
<dataflow id="181" from="empty_0" to="specinterface_ln0" fromId="141" toId="26">
</dataflow>
<dataflow id="183" from="empty_6" to="specinterface_ln0" fromId="182" toId="26">
</dataflow>
<dataflow id="184" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="26">
</dataflow>
<dataflow id="185" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="26">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="133" toId="27">
</dataflow>
<dataflow id="187" from="MatA_DRAM" to="specinterface_ln0" fromId="122" toId="27">
</dataflow>
<dataflow id="189" from="empty_7" to="specinterface_ln0" fromId="188" toId="27">
</dataflow>
<dataflow id="190" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="27">
</dataflow>
<dataflow id="191" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="27">
</dataflow>
<dataflow id="192" from="empty_0" to="specinterface_ln0" fromId="141" toId="27">
</dataflow>
<dataflow id="193" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="27">
</dataflow>
<dataflow id="194" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="27">
</dataflow>
<dataflow id="195" from="empty_0" to="specinterface_ln0" fromId="141" toId="27">
</dataflow>
<dataflow id="196" from="empty_0" to="specinterface_ln0" fromId="141" toId="27">
</dataflow>
<dataflow id="197" from="empty_0" to="specinterface_ln0" fromId="141" toId="27">
</dataflow>
<dataflow id="198" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="27">
</dataflow>
<dataflow id="199" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="27">
</dataflow>
<dataflow id="200" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="27">
</dataflow>
<dataflow id="201" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="27">
</dataflow>
<dataflow id="202" from="empty_0" to="specinterface_ln0" fromId="141" toId="27">
</dataflow>
<dataflow id="203" from="empty_6" to="specinterface_ln0" fromId="182" toId="27">
</dataflow>
<dataflow id="204" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="27">
</dataflow>
<dataflow id="205" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="27">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="133" toId="28">
</dataflow>
<dataflow id="207" from="MatB_DRAM" to="specinterface_ln0" fromId="123" toId="28">
</dataflow>
<dataflow id="208" from="empty_3" to="specinterface_ln0" fromId="165" toId="28">
</dataflow>
<dataflow id="209" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="28">
</dataflow>
<dataflow id="210" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="28">
</dataflow>
<dataflow id="211" from="empty_0" to="specinterface_ln0" fromId="141" toId="28">
</dataflow>
<dataflow id="212" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="28">
</dataflow>
<dataflow id="213" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="28">
</dataflow>
<dataflow id="214" from="empty_4" to="specinterface_ln0" fromId="172" toId="28">
</dataflow>
<dataflow id="216" from="empty_8" to="specinterface_ln0" fromId="215" toId="28">
</dataflow>
<dataflow id="217" from="empty_0" to="specinterface_ln0" fromId="141" toId="28">
</dataflow>
<dataflow id="218" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="28">
</dataflow>
<dataflow id="219" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="28">
</dataflow>
<dataflow id="220" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="28">
</dataflow>
<dataflow id="221" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="28">
</dataflow>
<dataflow id="222" from="empty_0" to="specinterface_ln0" fromId="141" toId="28">
</dataflow>
<dataflow id="223" from="empty_6" to="specinterface_ln0" fromId="182" toId="28">
</dataflow>
<dataflow id="224" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="28">
</dataflow>
<dataflow id="225" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="28">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="133" toId="29">
</dataflow>
<dataflow id="227" from="MatB_DRAM" to="specinterface_ln0" fromId="123" toId="29">
</dataflow>
<dataflow id="228" from="empty_7" to="specinterface_ln0" fromId="188" toId="29">
</dataflow>
<dataflow id="229" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="29">
</dataflow>
<dataflow id="230" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="29">
</dataflow>
<dataflow id="231" from="empty_0" to="specinterface_ln0" fromId="141" toId="29">
</dataflow>
<dataflow id="232" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="29">
</dataflow>
<dataflow id="233" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="29">
</dataflow>
<dataflow id="234" from="empty_0" to="specinterface_ln0" fromId="141" toId="29">
</dataflow>
<dataflow id="235" from="empty_0" to="specinterface_ln0" fromId="141" toId="29">
</dataflow>
<dataflow id="236" from="empty_0" to="specinterface_ln0" fromId="141" toId="29">
</dataflow>
<dataflow id="237" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="29">
</dataflow>
<dataflow id="238" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="29">
</dataflow>
<dataflow id="239" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="29">
</dataflow>
<dataflow id="240" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="29">
</dataflow>
<dataflow id="241" from="empty_0" to="specinterface_ln0" fromId="141" toId="29">
</dataflow>
<dataflow id="242" from="empty_6" to="specinterface_ln0" fromId="182" toId="29">
</dataflow>
<dataflow id="243" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="29">
</dataflow>
<dataflow id="244" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="29">
</dataflow>
<dataflow id="245" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="133" toId="30">
</dataflow>
<dataflow id="246" from="MatC_DRAM" to="specinterface_ln0" fromId="124" toId="30">
</dataflow>
<dataflow id="247" from="empty_3" to="specinterface_ln0" fromId="165" toId="30">
</dataflow>
<dataflow id="248" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="30">
</dataflow>
<dataflow id="249" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="30">
</dataflow>
<dataflow id="250" from="empty_0" to="specinterface_ln0" fromId="141" toId="30">
</dataflow>
<dataflow id="251" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="30">
</dataflow>
<dataflow id="252" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="30">
</dataflow>
<dataflow id="253" from="empty_4" to="specinterface_ln0" fromId="172" toId="30">
</dataflow>
<dataflow id="255" from="empty_9" to="specinterface_ln0" fromId="254" toId="30">
</dataflow>
<dataflow id="256" from="empty_0" to="specinterface_ln0" fromId="141" toId="30">
</dataflow>
<dataflow id="257" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="30">
</dataflow>
<dataflow id="258" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="30">
</dataflow>
<dataflow id="259" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="30">
</dataflow>
<dataflow id="260" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="30">
</dataflow>
<dataflow id="261" from="empty_0" to="specinterface_ln0" fromId="141" toId="30">
</dataflow>
<dataflow id="262" from="empty_6" to="specinterface_ln0" fromId="182" toId="30">
</dataflow>
<dataflow id="263" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="30">
</dataflow>
<dataflow id="264" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="30">
</dataflow>
<dataflow id="265" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="133" toId="31">
</dataflow>
<dataflow id="266" from="MatC_DRAM" to="specinterface_ln0" fromId="124" toId="31">
</dataflow>
<dataflow id="267" from="empty_7" to="specinterface_ln0" fromId="188" toId="31">
</dataflow>
<dataflow id="268" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="31">
</dataflow>
<dataflow id="269" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="31">
</dataflow>
<dataflow id="270" from="empty_0" to="specinterface_ln0" fromId="141" toId="31">
</dataflow>
<dataflow id="271" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="31">
</dataflow>
<dataflow id="272" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="31">
</dataflow>
<dataflow id="273" from="empty_0" to="specinterface_ln0" fromId="141" toId="31">
</dataflow>
<dataflow id="274" from="empty_0" to="specinterface_ln0" fromId="141" toId="31">
</dataflow>
<dataflow id="275" from="empty_0" to="specinterface_ln0" fromId="141" toId="31">
</dataflow>
<dataflow id="276" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="31">
</dataflow>
<dataflow id="277" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="31">
</dataflow>
<dataflow id="278" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="31">
</dataflow>
<dataflow id="279" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="31">
</dataflow>
<dataflow id="280" from="empty_0" to="specinterface_ln0" fromId="141" toId="31">
</dataflow>
<dataflow id="281" from="empty_6" to="specinterface_ln0" fromId="182" toId="31">
</dataflow>
<dataflow id="282" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="31">
</dataflow>
<dataflow id="283" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="31">
</dataflow>
<dataflow id="284" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="133" toId="32">
</dataflow>
<dataflow id="285" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="32">
</dataflow>
<dataflow id="286" from="empty_3" to="specinterface_ln0" fromId="165" toId="32">
</dataflow>
<dataflow id="287" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="32">
</dataflow>
<dataflow id="288" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="32">
</dataflow>
<dataflow id="289" from="empty_0" to="specinterface_ln0" fromId="141" toId="32">
</dataflow>
<dataflow id="290" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="32">
</dataflow>
<dataflow id="291" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="32">
</dataflow>
<dataflow id="292" from="empty_4" to="specinterface_ln0" fromId="172" toId="32">
</dataflow>
<dataflow id="293" from="empty_0" to="specinterface_ln0" fromId="141" toId="32">
</dataflow>
<dataflow id="294" from="empty_0" to="specinterface_ln0" fromId="141" toId="32">
</dataflow>
<dataflow id="295" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="32">
</dataflow>
<dataflow id="296" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="32">
</dataflow>
<dataflow id="297" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="32">
</dataflow>
<dataflow id="298" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="32">
</dataflow>
<dataflow id="299" from="empty_0" to="specinterface_ln0" fromId="141" toId="32">
</dataflow>
<dataflow id="300" from="empty_0" to="specinterface_ln0" fromId="141" toId="32">
</dataflow>
<dataflow id="301" from="StgValue_157" to="specinterface_ln0" fromId="157" toId="32">
</dataflow>
<dataflow id="302" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="32">
</dataflow>
<dataflow id="304" from="_ssdm_op_Read.s_axilite.i64" to="MatC_DRAM_read" fromId="303" toId="33">
</dataflow>
<dataflow id="305" from="MatC_DRAM" to="MatC_DRAM_read" fromId="124" toId="33">
</dataflow>
<dataflow id="306" from="_ssdm_op_Read.s_axilite.i64" to="MatB_DRAM_read" fromId="303" toId="34">
</dataflow>
<dataflow id="307" from="MatB_DRAM" to="MatB_DRAM_read" fromId="123" toId="34">
</dataflow>
<dataflow id="308" from="_ssdm_op_Read.s_axilite.i64" to="MatA_DRAM_read" fromId="303" toId="35">
</dataflow>
<dataflow id="309" from="MatA_DRAM" to="MatA_DRAM_read" fromId="122" toId="35">
</dataflow>
<dataflow id="311" from="StgValue_310" to="MatA_BRAM" fromId="310" toId="36">
</dataflow>
<dataflow id="312" from="StgValue_310" to="MatA_BRAM_1" fromId="310" toId="37">
</dataflow>
<dataflow id="313" from="StgValue_310" to="MatA_BRAM_2" fromId="310" toId="38">
</dataflow>
<dataflow id="314" from="StgValue_310" to="MatA_BRAM_3" fromId="310" toId="39">
</dataflow>
<dataflow id="315" from="StgValue_310" to="MatB_BRAM" fromId="310" toId="40">
</dataflow>
<dataflow id="316" from="StgValue_310" to="MatB_BRAM_1" fromId="310" toId="41">
</dataflow>
<dataflow id="317" from="StgValue_310" to="MatB_BRAM_2" fromId="310" toId="42">
</dataflow>
<dataflow id="318" from="StgValue_310" to="MatB_BRAM_3" fromId="310" toId="43">
</dataflow>
<dataflow id="319" from="StgValue_310" to="MatC_BRAM" fromId="310" toId="44">
</dataflow>
<dataflow id="321" from="StgValue_320" to="store_ln29" fromId="320" toId="45">
</dataflow>
<dataflow id="322" from="counter" to="store_ln29" fromId="22" toId="45">
</dataflow>
<dataflow id="324" from="StgValue_323" to="store_ln29" fromId="323" toId="46">
</dataflow>
<dataflow id="325" from="phi_mul" to="store_ln29" fromId="21" toId="46">
</dataflow>
<dataflow id="326" from="StgValue_320" to="store_ln29" fromId="320" toId="47">
</dataflow>
<dataflow id="327" from="phi_urem" to="store_ln29" fromId="20" toId="47">
</dataflow>
<dataflow id="328" from="phi_mul" to="phi_mul_load" fromId="21" toId="49">
</dataflow>
<dataflow id="329" from="counter" to="counter_1" fromId="22" toId="50">
</dataflow>
<dataflow id="330" from="phi_mul_load" to="add_ln29" fromId="49" toId="51">
</dataflow>
<dataflow id="332" from="StgValue_331" to="add_ln29" fromId="331" toId="51">
</dataflow>
<dataflow id="333" from="counter_1" to="icmp_ln29" fromId="50" toId="52">
</dataflow>
<dataflow id="335" from="StgValue_334" to="icmp_ln29" fromId="334" toId="52">
</dataflow>
<dataflow id="336" from="counter_1" to="counter_2" fromId="50" toId="53">
</dataflow>
<dataflow id="338" from="StgValue_337" to="counter_2" fromId="337" toId="53">
</dataflow>
<dataflow id="339" from="icmp_ln29" to="br_ln29" fromId="52" toId="54">
</dataflow>
<dataflow id="341" from="_ssdm_op_PartSelect.i5.i22.i32.i32" to="tmp" fromId="340" toId="55">
</dataflow>
<dataflow id="342" from="phi_mul_load" to="tmp" fromId="49" toId="55">
</dataflow>
<dataflow id="344" from="StgValue_343" to="tmp" fromId="343" toId="55">
</dataflow>
<dataflow id="346" from="StgValue_345" to="tmp" fromId="345" toId="55">
</dataflow>
<dataflow id="347" from="tmp" to="zext_ln30" fromId="55" toId="56">
</dataflow>
<dataflow id="349" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="shl_ln" fromId="348" toId="57">
</dataflow>
<dataflow id="350" from="tmp" to="shl_ln" fromId="55" toId="57">
</dataflow>
<dataflow id="352" from="StgValue_351" to="shl_ln" fromId="351" toId="57">
</dataflow>
<dataflow id="353" from="shl_ln" to="zext_ln30_1" fromId="57" toId="58">
</dataflow>
<dataflow id="354" from="zext_ln30_1" to="mul_ln30" fromId="58" toId="59">
</dataflow>
<dataflow id="356" from="StgValue_355" to="mul_ln30" fromId="355" toId="59">
</dataflow>
<dataflow id="357" from="zext_ln30" to="mul_ln30_1" fromId="56" toId="60">
</dataflow>
<dataflow id="359" from="StgValue_358" to="mul_ln30_1" fromId="358" toId="60">
</dataflow>
<dataflow id="360" from="counter_2" to="store_ln29" fromId="53" toId="61">
</dataflow>
<dataflow id="361" from="counter" to="store_ln29" fromId="22" toId="61">
</dataflow>
<dataflow id="362" from="add_ln29" to="store_ln29" fromId="51" toId="62">
</dataflow>
<dataflow id="363" from="phi_mul" to="store_ln29" fromId="21" toId="62">
</dataflow>
<dataflow id="364" from="mul_ln30" to="zext_ln30_2" fromId="59" toId="64">
</dataflow>
<dataflow id="365" from="zext_ln30_2" to="add_ln30" fromId="64" toId="65">
</dataflow>
<dataflow id="366" from="MatA_DRAM_read" to="add_ln30" fromId="35" toId="65">
</dataflow>
<dataflow id="368" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="trunc_ln" fromId="367" toId="66">
</dataflow>
<dataflow id="369" from="add_ln30" to="trunc_ln" fromId="65" toId="66">
</dataflow>
<dataflow id="370" from="StgValue_125" to="trunc_ln" fromId="125" toId="66">
</dataflow>
<dataflow id="372" from="StgValue_371" to="trunc_ln" fromId="371" toId="66">
</dataflow>
<dataflow id="373" from="zext_ln30" to="mul_ln30_1" fromId="56" toId="67">
</dataflow>
<dataflow id="374" from="StgValue_358" to="mul_ln30_1" fromId="358" toId="67">
</dataflow>
<dataflow id="375" from="trunc_ln" to="sext_ln48" fromId="66" toId="68">
</dataflow>
<dataflow id="376" from="mem" to="mem_addr" fromId="121" toId="69">
</dataflow>
<dataflow id="377" from="sext_ln48" to="mem_addr" fromId="68" toId="69">
</dataflow>
<dataflow id="379" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="378" toId="70">
</dataflow>
<dataflow id="380" from="mem_addr" to="empty" fromId="69" toId="70">
</dataflow>
<dataflow id="382" from="StgValue_381" to="empty" fromId="381" toId="70">
</dataflow>
<dataflow id="384" from="_ssdm_op_BitConcatenate.i13.i11.i2" to="shl_ln30_1" fromId="383" toId="71">
</dataflow>
<dataflow id="385" from="counter_1" to="shl_ln30_1" fromId="50" toId="71">
</dataflow>
<dataflow id="386" from="StgValue_351" to="shl_ln30_1" fromId="351" toId="71">
</dataflow>
<dataflow id="387" from="shl_ln30_1" to="zext_ln30_3" fromId="71" toId="72">
</dataflow>
<dataflow id="388" from="zext_ln30" to="mul_ln30_1" fromId="56" toId="73">
</dataflow>
<dataflow id="389" from="StgValue_358" to="mul_ln30_1" fromId="358" toId="73">
</dataflow>
<dataflow id="390" from="mul_ln30_1" to="add_ln30_1" fromId="73" toId="74">
</dataflow>
<dataflow id="391" from="zext_ln30_3" to="add_ln30_1" fromId="72" toId="74">
</dataflow>
<dataflow id="392" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="378" toId="75">
</dataflow>
<dataflow id="393" from="mem_addr" to="empty" fromId="69" toId="75">
</dataflow>
<dataflow id="394" from="StgValue_381" to="empty" fromId="381" toId="75">
</dataflow>
<dataflow id="395" from="mul_ln30_1" to="add_ln30_1" fromId="73" toId="76">
</dataflow>
<dataflow id="396" from="zext_ln30_3" to="add_ln30_1" fromId="72" toId="76">
</dataflow>
<dataflow id="397" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="378" toId="77">
</dataflow>
<dataflow id="398" from="mem_addr" to="empty" fromId="69" toId="77">
</dataflow>
<dataflow id="399" from="StgValue_381" to="empty" fromId="381" toId="77">
</dataflow>
<dataflow id="400" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="378" toId="78">
</dataflow>
<dataflow id="401" from="mem_addr" to="empty" fromId="69" toId="78">
</dataflow>
<dataflow id="402" from="StgValue_381" to="empty" fromId="381" toId="78">
</dataflow>
<dataflow id="403" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="378" toId="79">
</dataflow>
<dataflow id="404" from="mem_addr" to="empty" fromId="69" toId="79">
</dataflow>
<dataflow id="405" from="StgValue_381" to="empty" fromId="381" toId="79">
</dataflow>
<dataflow id="406" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="378" toId="80">
</dataflow>
<dataflow id="407" from="mem_addr" to="empty" fromId="69" toId="80">
</dataflow>
<dataflow id="408" from="StgValue_381" to="empty" fromId="381" toId="80">
</dataflow>
<dataflow id="409" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="378" toId="81">
</dataflow>
<dataflow id="410" from="mem_addr" to="empty" fromId="69" toId="81">
</dataflow>
<dataflow id="411" from="StgValue_381" to="empty" fromId="381" toId="81">
</dataflow>
<dataflow id="412" from="_ssdm_op_ReadReq.m_axi.p1i16" to="empty" fromId="378" toId="82">
</dataflow>
<dataflow id="413" from="mem_addr" to="empty" fromId="69" toId="82">
</dataflow>
<dataflow id="414" from="StgValue_381" to="empty" fromId="381" toId="82">
</dataflow>
<dataflow id="416" from="real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1" to="call_ln48" fromId="415" toId="83">
</dataflow>
<dataflow id="417" from="mem" to="call_ln48" fromId="121" toId="83">
</dataflow>
<dataflow id="418" from="trunc_ln" to="call_ln48" fromId="66" toId="83">
</dataflow>
<dataflow id="419" from="MatA_BRAM_3" to="call_ln48" fromId="39" toId="83">
</dataflow>
<dataflow id="420" from="MatA_BRAM_2" to="call_ln48" fromId="38" toId="83">
</dataflow>
<dataflow id="421" from="MatA_BRAM_1" to="call_ln48" fromId="37" toId="83">
</dataflow>
<dataflow id="422" from="MatA_BRAM" to="call_ln48" fromId="36" toId="83">
</dataflow>
<dataflow id="423" from="real_matmul_Pipeline_LoadMatAFromDRAMtoBRAM_VITIS_LOOP_49_1" to="call_ln48" fromId="415" toId="84">
</dataflow>
<dataflow id="424" from="mem" to="call_ln48" fromId="121" toId="84">
</dataflow>
<dataflow id="425" from="trunc_ln" to="call_ln48" fromId="66" toId="84">
</dataflow>
<dataflow id="426" from="MatA_BRAM_3" to="call_ln48" fromId="39" toId="84">
</dataflow>
<dataflow id="427" from="MatA_BRAM_2" to="call_ln48" fromId="38" toId="84">
</dataflow>
<dataflow id="428" from="MatA_BRAM_1" to="call_ln48" fromId="37" toId="84">
</dataflow>
<dataflow id="429" from="MatA_BRAM" to="call_ln48" fromId="36" toId="84">
</dataflow>
<dataflow id="430" from="phi_urem" to="phi_urem_load" fromId="20" toId="85">
</dataflow>
<dataflow id="431" from="phi_urem_load" to="empty_24" fromId="85" toId="86">
</dataflow>
<dataflow id="433" from="real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2" to="call_ln0" fromId="432" toId="87">
</dataflow>
<dataflow id="434" from="mem" to="call_ln0" fromId="121" toId="87">
</dataflow>
<dataflow id="435" from="MatB_BRAM_3" to="call_ln0" fromId="43" toId="87">
</dataflow>
<dataflow id="436" from="MatB_BRAM_2" to="call_ln0" fromId="42" toId="87">
</dataflow>
<dataflow id="437" from="MatB_BRAM_1" to="call_ln0" fromId="41" toId="87">
</dataflow>
<dataflow id="438" from="MatB_BRAM" to="call_ln0" fromId="40" toId="87">
</dataflow>
<dataflow id="439" from="empty_24" to="call_ln0" fromId="86" toId="87">
</dataflow>
<dataflow id="440" from="MatB_DRAM_read" to="call_ln0" fromId="34" toId="87">
</dataflow>
<dataflow id="441" from="phi_urem_load" to="add_ln29_2" fromId="85" toId="88">
</dataflow>
<dataflow id="442" from="StgValue_337" to="add_ln29_2" fromId="337" toId="88">
</dataflow>
<dataflow id="443" from="add_ln29_2" to="icmp_ln29_1" fromId="88" toId="89">
</dataflow>
<dataflow id="445" from="StgValue_444" to="icmp_ln29_1" fromId="444" toId="89">
</dataflow>
<dataflow id="446" from="icmp_ln29_1" to="select_ln29" fromId="89" toId="90">
</dataflow>
<dataflow id="447" from="add_ln29_2" to="select_ln29" fromId="88" toId="90">
</dataflow>
<dataflow id="448" from="StgValue_320" to="select_ln29" fromId="320" toId="90">
</dataflow>
<dataflow id="449" from="select_ln29" to="store_ln29" fromId="90" toId="91">
</dataflow>
<dataflow id="450" from="phi_urem" to="store_ln29" fromId="20" toId="91">
</dataflow>
<dataflow id="451" from="real_matmul_Pipeline_LoadMatBFromDRAMtoBRAM_VITIS_LOOP_56_2" to="call_ln0" fromId="432" toId="92">
</dataflow>
<dataflow id="452" from="mem" to="call_ln0" fromId="121" toId="92">
</dataflow>
<dataflow id="453" from="MatB_BRAM_3" to="call_ln0" fromId="43" toId="92">
</dataflow>
<dataflow id="454" from="MatB_BRAM_2" to="call_ln0" fromId="42" toId="92">
</dataflow>
<dataflow id="455" from="MatB_BRAM_1" to="call_ln0" fromId="41" toId="92">
</dataflow>
<dataflow id="456" from="MatB_BRAM" to="call_ln0" fromId="40" toId="92">
</dataflow>
<dataflow id="457" from="empty_24" to="call_ln0" fromId="86" toId="92">
</dataflow>
<dataflow id="458" from="MatB_DRAM_read" to="call_ln0" fromId="34" toId="92">
</dataflow>
<dataflow id="460" from="PerformMatrixCalculation" to="call_ln39" fromId="459" toId="93">
</dataflow>
<dataflow id="461" from="MatA_BRAM" to="call_ln39" fromId="36" toId="93">
</dataflow>
<dataflow id="462" from="MatA_BRAM_1" to="call_ln39" fromId="37" toId="93">
</dataflow>
<dataflow id="463" from="MatA_BRAM_2" to="call_ln39" fromId="38" toId="93">
</dataflow>
<dataflow id="464" from="MatA_BRAM_3" to="call_ln39" fromId="39" toId="93">
</dataflow>
<dataflow id="465" from="MatB_BRAM" to="call_ln39" fromId="40" toId="93">
</dataflow>
<dataflow id="466" from="MatB_BRAM_1" to="call_ln39" fromId="41" toId="93">
</dataflow>
<dataflow id="467" from="MatB_BRAM_2" to="call_ln39" fromId="42" toId="93">
</dataflow>
<dataflow id="468" from="MatB_BRAM_3" to="call_ln39" fromId="43" toId="93">
</dataflow>
<dataflow id="469" from="MatC_BRAM" to="call_ln39" fromId="44" toId="93">
</dataflow>
<dataflow id="470" from="PerformMatrixCalculation" to="call_ln39" fromId="459" toId="94">
</dataflow>
<dataflow id="471" from="MatA_BRAM" to="call_ln39" fromId="36" toId="94">
</dataflow>
<dataflow id="472" from="MatA_BRAM_1" to="call_ln39" fromId="37" toId="94">
</dataflow>
<dataflow id="473" from="MatA_BRAM_2" to="call_ln39" fromId="38" toId="94">
</dataflow>
<dataflow id="474" from="MatA_BRAM_3" to="call_ln39" fromId="39" toId="94">
</dataflow>
<dataflow id="475" from="MatB_BRAM" to="call_ln39" fromId="40" toId="94">
</dataflow>
<dataflow id="476" from="MatB_BRAM_1" to="call_ln39" fromId="41" toId="94">
</dataflow>
<dataflow id="477" from="MatB_BRAM_2" to="call_ln39" fromId="42" toId="94">
</dataflow>
<dataflow id="478" from="MatB_BRAM_3" to="call_ln39" fromId="43" toId="94">
</dataflow>
<dataflow id="479" from="MatC_BRAM" to="call_ln39" fromId="44" toId="94">
</dataflow>
<dataflow id="481" from="_ssdm_op_BitConcatenate.i15.i14.i1" to="tmp_1" fromId="480" toId="95">
</dataflow>
<dataflow id="482" from="add_ln30_1" to="tmp_1" fromId="76" toId="95">
</dataflow>
<dataflow id="484" from="StgValue_483" to="tmp_1" fromId="483" toId="95">
</dataflow>
<dataflow id="486" from="real_matmul_Pipeline_VITIS_LOOP_78_1" to="call_ln30" fromId="485" toId="96">
</dataflow>
<dataflow id="487" from="mem" to="call_ln30" fromId="121" toId="96">
</dataflow>
<dataflow id="488" from="shl_ln" to="call_ln30" fromId="57" toId="96">
</dataflow>
<dataflow id="489" from="MatC_DRAM_read" to="call_ln30" fromId="33" toId="96">
</dataflow>
<dataflow id="490" from="tmp_1" to="call_ln30" fromId="95" toId="96">
</dataflow>
<dataflow id="491" from="MatC_BRAM" to="call_ln30" fromId="44" toId="96">
</dataflow>
<dataflow id="493" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln30" fromId="492" toId="97">
</dataflow>
<dataflow id="495" from="StgValue_494" to="speclooptripcount_ln30" fromId="494" toId="97">
</dataflow>
<dataflow id="496" from="StgValue_494" to="speclooptripcount_ln30" fromId="494" toId="97">
</dataflow>
<dataflow id="497" from="StgValue_494" to="speclooptripcount_ln30" fromId="494" toId="97">
</dataflow>
<dataflow id="499" from="_ssdm_op_SpecLoopName" to="specloopname_ln29" fromId="498" toId="98">
</dataflow>
<dataflow id="501" from="empty_14" to="specloopname_ln29" fromId="500" toId="98">
</dataflow>
<dataflow id="502" from="real_matmul_Pipeline_VITIS_LOOP_78_1" to="call_ln30" fromId="485" toId="99">
</dataflow>
<dataflow id="503" from="mem" to="call_ln30" fromId="121" toId="99">
</dataflow>
<dataflow id="504" from="shl_ln" to="call_ln30" fromId="57" toId="99">
</dataflow>
<dataflow id="505" from="MatC_DRAM_read" to="call_ln30" fromId="33" toId="99">
</dataflow>
<dataflow id="506" from="tmp_1" to="call_ln30" fromId="95" toId="99">
</dataflow>
<dataflow id="507" from="MatC_BRAM" to="call_ln30" fromId="44" toId="99">
</dataflow>
<dataflow id="508" from="icmp_ln29" to="StgValue_2" fromId="52" toId="2">
</dataflow>
</dataflows>


</stg>
