Analysis & Synthesis report for synth
Wed Apr 29 17:08:20 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |synth|I2C_AV_Config:iic0|mSetup_ST
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Source assignments for oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component|altsyncram_vlc1:auto_generated
 15. Parameter Settings for User Entity Instance: pll_50i_18_4o_25o:pll0|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: oscillator:osc0
 17. Parameter Settings for User Entity Instance: oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: I2C_AV_Config:iic0
 19. Parameter Settings for User Entity Instance: adio_codec:ad0
 20. altpll Parameter Settings by Entity Instance
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "adio_codec:ad0"
 23. Port Connectivity Checks: "voltage_control:comb_5"
 24. Port Connectivity Checks: "I2C_AV_Config:iic0|I2C_Controller:u0"
 25. Port Connectivity Checks: "I2C_AV_Config:iic0"
 26. Port Connectivity Checks: "oscillator:osc0|sine_approx:SA0|quater_sine:QS0"
 27. Port Connectivity Checks: "oscillator:osc0"
 28. Port Connectivity Checks: "pll_50i_18_4o_25o:pll0"
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 29 17:08:20 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; synth                                           ;
; Top-level Entity Name              ; synth                                           ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 164                                             ;
;     Total combinational functions  ; 161                                             ;
;     Dedicated logic registers      ; 109                                             ;
; Total registers                    ; 109                                             ;
; Total pins                         ; 7                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 6,144                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; synth              ; synth              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Iteration limit for constant Verilog loops                                 ; 500000000          ; 5000               ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; I2C_Controller.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/elca/Desktop/GitHub/synth/I2C_Controller.v                     ;         ;
; I2C_AV_Config.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/elca/Desktop/GitHub/synth/I2C_AV_Config.v                      ;         ;
; pll_50i_18_4o_25o.v              ; yes             ; User Wizard-Generated File             ; C:/Users/elca/Desktop/GitHub/synth/pll_50i_18_4o_25o.v                  ;         ;
; adio_codec.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/elca/Desktop/GitHub/synth/adio_codec.v                         ;         ;
; sine_approx.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/elca/Desktop/GitHub/synth/sine_approx.v                        ;         ;
; synth.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/elca/Desktop/GitHub/synth/synth.v                              ;         ;
; oscillator.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/elca/Desktop/GitHub/synth/oscillator.v                         ;         ;
; pac.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/elca/Desktop/GitHub/synth/pac.v                                ;         ;
; constants.v                      ; yes             ; User SystemVerilog HDL File            ; C:/Users/elca/Desktop/GitHub/synth/constants.v                          ;         ;
; arpeggio.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/elca/Desktop/GitHub/synth/arpeggio.v                           ;         ;
; quater_sine.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/elca/Desktop/GitHub/synth/quater_sine.v                        ;         ;
; voltage_control.v                ; yes             ; User Verilog HDL File                  ; C:/Users/elca/Desktop/GitHub/synth/voltage_control.v                    ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_vlc1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/elca/Desktop/GitHub/synth/db/altsyncram_vlc1.tdf               ;         ;
; quater_sin.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/elca/Desktop/GitHub/synth/quater_sin.mif                       ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                        ;
+---------------------------------------------+------------------------------------------------------+
; Resource                                    ; Usage                                                ;
+---------------------------------------------+------------------------------------------------------+
; Estimated Total logic elements              ; 164                                                  ;
;                                             ;                                                      ;
; Total combinational functions               ; 161                                                  ;
; Logic element usage by number of LUT inputs ;                                                      ;
;     -- 4 input functions                    ; 30                                                   ;
;     -- 3 input functions                    ; 18                                                   ;
;     -- <=2 input functions                  ; 113                                                  ;
;                                             ;                                                      ;
; Logic elements by mode                      ;                                                      ;
;     -- normal mode                          ; 90                                                   ;
;     -- arithmetic mode                      ; 71                                                   ;
;                                             ;                                                      ;
; Total registers                             ; 109                                                  ;
;     -- Dedicated logic registers            ; 109                                                  ;
;     -- I/O registers                        ; 0                                                    ;
;                                             ;                                                      ;
; I/O pins                                    ; 7                                                    ;
; Total memory bits                           ; 6144                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                    ;
; Total PLLs                                  ; 1                                                    ;
;     -- PLLs                                 ; 1                                                    ;
;                                             ;                                                      ;
; Maximum fan-out node                        ; pll_50i_18_4o_25o:pll0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 118                                                  ;
; Total fan-out                               ; 791                                                  ;
; Average fan-out                             ; 2.73                                                 ;
+---------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |synth                                          ; 161 (1)           ; 109 (0)      ; 6144        ; 0            ; 0       ; 0         ; 7    ; 0            ; |synth                                                                                                                ; work         ;
;    |adio_codec:ad0|                             ; 29 (29)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|adio_codec:ad0                                                                                                 ; work         ;
;    |arpeggio:comb_3|                            ; 61 (61)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|arpeggio:comb_3                                                                                                ; work         ;
;    |oscillator:osc0|                            ; 70 (6)            ; 54 (6)       ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|oscillator:osc0                                                                                                ; work         ;
;       |pac:PAC0|                                ; 27 (27)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|oscillator:osc0|pac:PAC0                                                                                       ; work         ;
;       |sine_approx:SA0|                         ; 37 (25)           ; 24 (24)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|oscillator:osc0|sine_approx:SA0                                                                                ; work         ;
;          |quater_sine:QS0|                      ; 12 (0)            ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|oscillator:osc0|sine_approx:SA0|quater_sine:QS0                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 12 (0)            ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_vlc1:auto_generated| ; 12 (12)           ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component|altsyncram_vlc1:auto_generated ; work         ;
;    |pll_50i_18_4o_25o:pll0|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|pll_50i_18_4o_25o:pll0                                                                                         ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |synth|pll_50i_18_4o_25o:pll0|altpll:altpll_component                                                                 ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component|altsyncram_vlc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 512          ; 16           ; --           ; --           ; 8192 ; quater_sin.mif ;
+---------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+--------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                        ; IP Include File                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+--------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |synth|oscillator:osc0|sine_approx:SA0|quater_sine:QS0 ; C:/Users/elca/Desktop/GitHub/synth/quater_sine.v       ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |synth|pll_50i_18_4o_25o:pll0                          ; C:/Users/elca/Desktop/GitHub/synth/pll_50i_18_4o_25o.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+--------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |synth|I2C_AV_Config:iic0|mSetup_ST       ;
+--------------+--------------+--------------+--------------+
; Name         ; mSetup_ST.00 ; mSetup_ST.10 ; mSetup_ST.01 ;
+--------------+--------------+--------------+--------------+
; mSetup_ST.00 ; 0            ; 0            ; 0            ;
; mSetup_ST.01 ; 1            ; 0            ; 1            ;
; mSetup_ST.10 ; 1            ; 1            ; 0            ;
+--------------+--------------+--------------+--------------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+-------------------------------------------------------+-----------------------------------------+
; Register name                                         ; Reason for Removal                      ;
+-------------------------------------------------------+-----------------------------------------+
; I2C_AV_Config:iic0|mI2C_CTRL_CLK                      ; Stuck at GND due to stuck port clear    ;
; I2C_AV_Config:iic0|mI2C_CLK_DIV[0..15]                ; Stuck at GND due to stuck port clear    ;
; I2C_AV_Config:iic0|LUT_INDEX[0..3]                    ; Stuck at GND due to stuck port clear    ;
; I2C_AV_Config:iic0|mI2C_GO                            ; Stuck at GND due to stuck port clear    ;
; I2C_AV_Config:iic0|mI2C_DATA[0..23]                   ; Stuck at GND due to stuck port clock    ;
; I2C_AV_Config:iic0|I2C_Controller:u0|SD[0]            ; Stuck at GND due to stuck port clock    ;
; I2C_AV_Config:iic0|I2C_Controller:u0|SD_COUNTER[0..5] ; Stuck at VCC due to stuck port preset   ;
; I2C_AV_Config:iic0|I2C_Controller:u0|SCLK             ; Stuck at VCC due to stuck port preset   ;
; I2C_AV_Config:iic0|I2C_Controller:u0|SDO              ; Stuck at VCC due to stuck port preset   ;
; I2C_AV_Config:iic0|I2C_Controller:u0|ACK1             ; Stuck at GND due to stuck port clear    ;
; I2C_AV_Config:iic0|I2C_Controller:u0|ACK2             ; Stuck at GND due to stuck port clear    ;
; I2C_AV_Config:iic0|I2C_Controller:u0|ACK3             ; Stuck at GND due to stuck port clear    ;
; I2C_AV_Config:iic0|I2C_Controller:u0|END              ; Stuck at VCC due to stuck port preset   ;
; I2C_AV_Config:iic0|I2C_Controller:u0|SD[1..23]        ; Stuck at GND due to stuck port clock    ;
; oscillator:osc0|pac_max[0]                            ; Stuck at GND due to stuck port data_in  ;
; oscillator:osc0|f[6..8]                               ; Stuck at GND due to stuck port data_in  ;
; oscillator:osc0|pac_max[1,3]                          ; Stuck at GND due to stuck port data_in  ;
; arpeggio:comb_3|k[6]                                  ; Stuck at GND due to stuck port data_in  ;
; oscillator:osc0|pac_max[4]                            ; Merged with oscillator:osc0|pac_max[7]  ;
; arpeggio:comb_3|k[2,4]                                ; Merged with arpeggio:comb_3|k[5]        ;
; arpeggio:comb_3|k[0]                                  ; Merged with arpeggio:comb_3|k[1]        ;
; oscillator:osc0|pac_max[2]                            ; Stuck at GND due to stuck port data_in  ;
; oscillator:osc0|pac_max[6,8]                          ; Merged with oscillator:osc0|pac_max[10] ;
; oscillator:osc0|pac_max[9]                            ; Stuck at VCC due to stuck port data_in  ;
; oscillator:osc0|pac_max[7]                            ; Stuck at GND due to stuck port data_in  ;
; oscillator:osc0|sine_approx:SA0|angle_d3[0]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d2[0]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d1[0]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d3[1]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d2[1]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d1[1]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d3[2]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d2[2]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d1[2]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d3[3]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d2[3]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d1[3]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d3[4]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d2[4]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d1[4]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d3[5]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d2[5]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d1[5]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d3[6]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d2[6]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d1[6]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d3[7]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d2[7]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d1[7]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d3[8]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d2[8]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d1[8]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d3[9]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d2[9]           ; Lost fanout                             ;
; oscillator:osc0|sine_approx:SA0|angle_d1[9]           ; Lost fanout                             ;
; oscillator:osc0|f[0]                                  ; Merged with oscillator:osc0|f[4]        ;
; oscillator:osc0|pac_max[5]                            ; Merged with oscillator:osc0|pac_max[10] ;
; I2C_AV_Config:iic0|mSetup_ST.01                       ; Stuck at GND due to stuck port clear    ;
; I2C_AV_Config:iic0|mSetup_ST.00                       ; Lost fanout                             ;
; I2C_AV_Config:iic0|mSetup_ST.10                       ; Lost fanout                             ;
; adio_codec:ad0|BCK_DIV[3]                             ; Stuck at GND due to stuck port data_in  ;
; Total Number of Removed Registers = 134               ;                                         ;
+-------------------------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                  ;
+---------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+---------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; I2C_AV_Config:iic0|mI2C_CTRL_CLK            ; Stuck at GND              ; I2C_AV_Config:iic0|LUT_INDEX[3], I2C_AV_Config:iic0|LUT_INDEX[2],                  ;
;                                             ; due to stuck port clear   ; I2C_AV_Config:iic0|LUT_INDEX[1], I2C_AV_Config:iic0|LUT_INDEX[0],                  ;
;                                             ;                           ; I2C_AV_Config:iic0|mI2C_GO, I2C_AV_Config:iic0|mI2C_DATA[23],                      ;
;                                             ;                           ; I2C_AV_Config:iic0|mI2C_DATA[22], I2C_AV_Config:iic0|mI2C_DATA[21],                ;
;                                             ;                           ; I2C_AV_Config:iic0|mI2C_DATA[20], I2C_AV_Config:iic0|mI2C_DATA[19],                ;
;                                             ;                           ; I2C_AV_Config:iic0|mI2C_DATA[18], I2C_AV_Config:iic0|mI2C_DATA[17],                ;
;                                             ;                           ; I2C_AV_Config:iic0|mI2C_DATA[16], I2C_AV_Config:iic0|mI2C_DATA[15],                ;
;                                             ;                           ; I2C_AV_Config:iic0|mI2C_DATA[14], I2C_AV_Config:iic0|mI2C_DATA[13],                ;
;                                             ;                           ; I2C_AV_Config:iic0|mI2C_DATA[12], I2C_AV_Config:iic0|mI2C_DATA[11],                ;
;                                             ;                           ; I2C_AV_Config:iic0|mI2C_DATA[10], I2C_AV_Config:iic0|mI2C_DATA[9],                 ;
;                                             ;                           ; I2C_AV_Config:iic0|mI2C_DATA[8], I2C_AV_Config:iic0|mI2C_DATA[7],                  ;
;                                             ;                           ; I2C_AV_Config:iic0|mI2C_DATA[6], I2C_AV_Config:iic0|mI2C_DATA[5],                  ;
;                                             ;                           ; I2C_AV_Config:iic0|mI2C_DATA[4], I2C_AV_Config:iic0|mI2C_DATA[3],                  ;
;                                             ;                           ; I2C_AV_Config:iic0|mI2C_DATA[2], I2C_AV_Config:iic0|mI2C_DATA[1],                  ;
;                                             ;                           ; I2C_AV_Config:iic0|mI2C_DATA[0], I2C_AV_Config:iic0|I2C_Controller:u0|SD[0],       ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD_COUNTER[5],                                ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD_COUNTER[4],                                ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD_COUNTER[3],                                ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD_COUNTER[2],                                ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD_COUNTER[1],                                ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD_COUNTER[0],                                ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SCLK,                                         ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SDO,                                          ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|ACK1,                                         ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|ACK2,                                         ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|ACK3,                                         ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|END,                                          ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[23],                                       ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[22],                                       ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[21],                                       ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[20],                                       ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[19],                                       ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[18],                                       ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[17],                                       ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[16],                                       ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[15],                                       ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[14],                                       ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[13],                                       ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[12],                                       ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[11],                                       ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[10],                                       ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[9],                                        ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[8],                                        ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[7],                                        ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[6],                                        ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[5],                                        ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[4],                                        ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[3],                                        ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[2],                                        ;
;                                             ;                           ; I2C_AV_Config:iic0|I2C_Controller:u0|SD[1]                                         ;
; arpeggio:comb_3|k[6]                        ; Stuck at GND              ; oscillator:osc0|pac_max[2], oscillator:osc0|pac_max[9], oscillator:osc0|pac_max[7] ;
;                                             ; due to stuck port data_in ;                                                                                    ;
; oscillator:osc0|sine_approx:SA0|angle_d3[0] ; Lost Fanouts              ; oscillator:osc0|sine_approx:SA0|angle_d2[0],                                       ;
;                                             ;                           ; oscillator:osc0|sine_approx:SA0|angle_d1[0]                                        ;
; oscillator:osc0|sine_approx:SA0|angle_d3[1] ; Lost Fanouts              ; oscillator:osc0|sine_approx:SA0|angle_d2[1],                                       ;
;                                             ;                           ; oscillator:osc0|sine_approx:SA0|angle_d1[1]                                        ;
; oscillator:osc0|sine_approx:SA0|angle_d3[2] ; Lost Fanouts              ; oscillator:osc0|sine_approx:SA0|angle_d2[2],                                       ;
;                                             ;                           ; oscillator:osc0|sine_approx:SA0|angle_d1[2]                                        ;
; oscillator:osc0|sine_approx:SA0|angle_d3[3] ; Lost Fanouts              ; oscillator:osc0|sine_approx:SA0|angle_d2[3],                                       ;
;                                             ;                           ; oscillator:osc0|sine_approx:SA0|angle_d1[3]                                        ;
; oscillator:osc0|sine_approx:SA0|angle_d3[4] ; Lost Fanouts              ; oscillator:osc0|sine_approx:SA0|angle_d2[4],                                       ;
;                                             ;                           ; oscillator:osc0|sine_approx:SA0|angle_d1[4]                                        ;
; oscillator:osc0|sine_approx:SA0|angle_d3[5] ; Lost Fanouts              ; oscillator:osc0|sine_approx:SA0|angle_d2[5],                                       ;
;                                             ;                           ; oscillator:osc0|sine_approx:SA0|angle_d1[5]                                        ;
; oscillator:osc0|sine_approx:SA0|angle_d3[6] ; Lost Fanouts              ; oscillator:osc0|sine_approx:SA0|angle_d2[6],                                       ;
;                                             ;                           ; oscillator:osc0|sine_approx:SA0|angle_d1[6]                                        ;
; oscillator:osc0|sine_approx:SA0|angle_d3[7] ; Lost Fanouts              ; oscillator:osc0|sine_approx:SA0|angle_d2[7],                                       ;
;                                             ;                           ; oscillator:osc0|sine_approx:SA0|angle_d1[7]                                        ;
; oscillator:osc0|sine_approx:SA0|angle_d3[8] ; Lost Fanouts              ; oscillator:osc0|sine_approx:SA0|angle_d2[8],                                       ;
;                                             ;                           ; oscillator:osc0|sine_approx:SA0|angle_d1[8]                                        ;
; oscillator:osc0|sine_approx:SA0|angle_d3[9] ; Lost Fanouts              ; oscillator:osc0|sine_approx:SA0|angle_d2[9],                                       ;
;                                             ;                           ; oscillator:osc0|sine_approx:SA0|angle_d1[9]                                        ;
; I2C_AV_Config:iic0|mSetup_ST.01             ; Stuck at GND              ; I2C_AV_Config:iic0|mSetup_ST.00, I2C_AV_Config:iic0|mSetup_ST.10                   ;
;                                             ; due to stuck port clear   ;                                                                                    ;
+---------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 109   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 11    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component|altsyncram_vlc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_50i_18_4o_25o:pll0|altpll:altpll_component ;
+-------------------------------+-------------------------------------+-----------------------+
; Parameter Name                ; Value                               ; Type                  ;
+-------------------------------+-------------------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                              ; Untyped               ;
; PLL_TYPE                      ; AUTO                                ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_50i_18_4o_25o ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                                 ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                                ; Untyped               ;
; SCAN_CHAIN                    ; LONG                                ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                              ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                               ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                                   ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                                  ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                                   ; Untyped               ;
; LOCK_HIGH                     ; 1                                   ; Untyped               ;
; LOCK_LOW                      ; 1                                   ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                                   ; Signed Integer        ;
; INVALID_LOCK_MULTIPLIER       ; 5                                   ; Signed Integer        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                 ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                 ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                 ; Untyped               ;
; SKIP_VCO                      ; OFF                                 ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                                   ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                                ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                             ; Untyped               ;
; BANDWIDTH                     ; 0                                   ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                                ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                                   ; Untyped               ;
; DOWN_SPREAD                   ; 0                                   ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                 ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                 ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                                   ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                                   ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                                   ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                                   ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                                   ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                                   ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                                   ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                                   ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                                   ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 1152                                ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                                   ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                                   ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                                   ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                                   ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                                   ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                                   ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                                   ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                                   ; Untyped               ;
; CLK1_DIVIDE_BY                ; 2                                   ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 3125                                ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                                   ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                                   ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                                   ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                                   ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                                   ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                                   ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                                   ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                                   ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                                   ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                                   ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                                   ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                                   ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                                   ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                                   ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                                   ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                                   ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                                  ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                                  ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                                  ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                                  ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                                  ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                                  ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                                  ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                                  ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                                  ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                                  ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                 ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                 ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                               ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                              ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                              ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                              ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                                   ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                                   ; Untyped               ;
; DPA_DIVIDER                   ; 0                                   ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                                   ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                                   ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                                   ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                                   ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                                   ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                                   ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                                   ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                                   ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                                   ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                                   ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                                   ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                                   ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                                   ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                                   ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                                   ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                                   ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                                  ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                                  ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                                  ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                                  ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                                   ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                                   ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                   ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                   ; Untyped               ;
; VCO_MIN                       ; 0                                   ; Untyped               ;
; VCO_MAX                       ; 0                                   ; Untyped               ;
; VCO_CENTER                    ; 0                                   ; Untyped               ;
; PFD_MIN                       ; 0                                   ; Untyped               ;
; PFD_MAX                       ; 0                                   ; Untyped               ;
; M_INITIAL                     ; 0                                   ; Untyped               ;
; M                             ; 0                                   ; Untyped               ;
; N                             ; 1                                   ; Untyped               ;
; M2                            ; 1                                   ; Untyped               ;
; N2                            ; 1                                   ; Untyped               ;
; SS                            ; 1                                   ; Untyped               ;
; C0_HIGH                       ; 0                                   ; Untyped               ;
; C1_HIGH                       ; 0                                   ; Untyped               ;
; C2_HIGH                       ; 0                                   ; Untyped               ;
; C3_HIGH                       ; 0                                   ; Untyped               ;
; C4_HIGH                       ; 0                                   ; Untyped               ;
; C5_HIGH                       ; 0                                   ; Untyped               ;
; C6_HIGH                       ; 0                                   ; Untyped               ;
; C7_HIGH                       ; 0                                   ; Untyped               ;
; C8_HIGH                       ; 0                                   ; Untyped               ;
; C9_HIGH                       ; 0                                   ; Untyped               ;
; C0_LOW                        ; 0                                   ; Untyped               ;
; C1_LOW                        ; 0                                   ; Untyped               ;
; C2_LOW                        ; 0                                   ; Untyped               ;
; C3_LOW                        ; 0                                   ; Untyped               ;
; C4_LOW                        ; 0                                   ; Untyped               ;
; C5_LOW                        ; 0                                   ; Untyped               ;
; C6_LOW                        ; 0                                   ; Untyped               ;
; C7_LOW                        ; 0                                   ; Untyped               ;
; C8_LOW                        ; 0                                   ; Untyped               ;
; C9_LOW                        ; 0                                   ; Untyped               ;
; C0_INITIAL                    ; 0                                   ; Untyped               ;
; C1_INITIAL                    ; 0                                   ; Untyped               ;
; C2_INITIAL                    ; 0                                   ; Untyped               ;
; C3_INITIAL                    ; 0                                   ; Untyped               ;
; C4_INITIAL                    ; 0                                   ; Untyped               ;
; C5_INITIAL                    ; 0                                   ; Untyped               ;
; C6_INITIAL                    ; 0                                   ; Untyped               ;
; C7_INITIAL                    ; 0                                   ; Untyped               ;
; C8_INITIAL                    ; 0                                   ; Untyped               ;
; C9_INITIAL                    ; 0                                   ; Untyped               ;
; C0_MODE                       ; BYPASS                              ; Untyped               ;
; C1_MODE                       ; BYPASS                              ; Untyped               ;
; C2_MODE                       ; BYPASS                              ; Untyped               ;
; C3_MODE                       ; BYPASS                              ; Untyped               ;
; C4_MODE                       ; BYPASS                              ; Untyped               ;
; C5_MODE                       ; BYPASS                              ; Untyped               ;
; C6_MODE                       ; BYPASS                              ; Untyped               ;
; C7_MODE                       ; BYPASS                              ; Untyped               ;
; C8_MODE                       ; BYPASS                              ; Untyped               ;
; C9_MODE                       ; BYPASS                              ; Untyped               ;
; C0_PH                         ; 0                                   ; Untyped               ;
; C1_PH                         ; 0                                   ; Untyped               ;
; C2_PH                         ; 0                                   ; Untyped               ;
; C3_PH                         ; 0                                   ; Untyped               ;
; C4_PH                         ; 0                                   ; Untyped               ;
; C5_PH                         ; 0                                   ; Untyped               ;
; C6_PH                         ; 0                                   ; Untyped               ;
; C7_PH                         ; 0                                   ; Untyped               ;
; C8_PH                         ; 0                                   ; Untyped               ;
; C9_PH                         ; 0                                   ; Untyped               ;
; L0_HIGH                       ; 1                                   ; Untyped               ;
; L1_HIGH                       ; 1                                   ; Untyped               ;
; G0_HIGH                       ; 1                                   ; Untyped               ;
; G1_HIGH                       ; 1                                   ; Untyped               ;
; G2_HIGH                       ; 1                                   ; Untyped               ;
; G3_HIGH                       ; 1                                   ; Untyped               ;
; E0_HIGH                       ; 1                                   ; Untyped               ;
; E1_HIGH                       ; 1                                   ; Untyped               ;
; E2_HIGH                       ; 1                                   ; Untyped               ;
; E3_HIGH                       ; 1                                   ; Untyped               ;
; L0_LOW                        ; 1                                   ; Untyped               ;
; L1_LOW                        ; 1                                   ; Untyped               ;
; G0_LOW                        ; 1                                   ; Untyped               ;
; G1_LOW                        ; 1                                   ; Untyped               ;
; G2_LOW                        ; 1                                   ; Untyped               ;
; G3_LOW                        ; 1                                   ; Untyped               ;
; E0_LOW                        ; 1                                   ; Untyped               ;
; E1_LOW                        ; 1                                   ; Untyped               ;
; E2_LOW                        ; 1                                   ; Untyped               ;
; E3_LOW                        ; 1                                   ; Untyped               ;
; L0_INITIAL                    ; 1                                   ; Untyped               ;
; L1_INITIAL                    ; 1                                   ; Untyped               ;
; G0_INITIAL                    ; 1                                   ; Untyped               ;
; G1_INITIAL                    ; 1                                   ; Untyped               ;
; G2_INITIAL                    ; 1                                   ; Untyped               ;
; G3_INITIAL                    ; 1                                   ; Untyped               ;
; E0_INITIAL                    ; 1                                   ; Untyped               ;
; E1_INITIAL                    ; 1                                   ; Untyped               ;
; E2_INITIAL                    ; 1                                   ; Untyped               ;
; E3_INITIAL                    ; 1                                   ; Untyped               ;
; L0_MODE                       ; BYPASS                              ; Untyped               ;
; L1_MODE                       ; BYPASS                              ; Untyped               ;
; G0_MODE                       ; BYPASS                              ; Untyped               ;
; G1_MODE                       ; BYPASS                              ; Untyped               ;
; G2_MODE                       ; BYPASS                              ; Untyped               ;
; G3_MODE                       ; BYPASS                              ; Untyped               ;
; E0_MODE                       ; BYPASS                              ; Untyped               ;
; E1_MODE                       ; BYPASS                              ; Untyped               ;
; E2_MODE                       ; BYPASS                              ; Untyped               ;
; E3_MODE                       ; BYPASS                              ; Untyped               ;
; L0_PH                         ; 0                                   ; Untyped               ;
; L1_PH                         ; 0                                   ; Untyped               ;
; G0_PH                         ; 0                                   ; Untyped               ;
; G1_PH                         ; 0                                   ; Untyped               ;
; G2_PH                         ; 0                                   ; Untyped               ;
; G3_PH                         ; 0                                   ; Untyped               ;
; E0_PH                         ; 0                                   ; Untyped               ;
; E1_PH                         ; 0                                   ; Untyped               ;
; E2_PH                         ; 0                                   ; Untyped               ;
; E3_PH                         ; 0                                   ; Untyped               ;
; M_PH                          ; 0                                   ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                                 ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                                 ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                                 ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                                 ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                                 ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                                 ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                                 ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                                 ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                                 ; Untyped               ;
; CLK0_COUNTER                  ; G0                                  ; Untyped               ;
; CLK1_COUNTER                  ; G0                                  ; Untyped               ;
; CLK2_COUNTER                  ; G0                                  ; Untyped               ;
; CLK3_COUNTER                  ; G0                                  ; Untyped               ;
; CLK4_COUNTER                  ; G0                                  ; Untyped               ;
; CLK5_COUNTER                  ; G0                                  ; Untyped               ;
; CLK6_COUNTER                  ; E0                                  ; Untyped               ;
; CLK7_COUNTER                  ; E1                                  ; Untyped               ;
; CLK8_COUNTER                  ; E2                                  ; Untyped               ;
; CLK9_COUNTER                  ; E3                                  ; Untyped               ;
; L0_TIME_DELAY                 ; 0                                   ; Untyped               ;
; L1_TIME_DELAY                 ; 0                                   ; Untyped               ;
; G0_TIME_DELAY                 ; 0                                   ; Untyped               ;
; G1_TIME_DELAY                 ; 0                                   ; Untyped               ;
; G2_TIME_DELAY                 ; 0                                   ; Untyped               ;
; G3_TIME_DELAY                 ; 0                                   ; Untyped               ;
; E0_TIME_DELAY                 ; 0                                   ; Untyped               ;
; E1_TIME_DELAY                 ; 0                                   ; Untyped               ;
; E2_TIME_DELAY                 ; 0                                   ; Untyped               ;
; E3_TIME_DELAY                 ; 0                                   ; Untyped               ;
; M_TIME_DELAY                  ; 0                                   ; Untyped               ;
; N_TIME_DELAY                  ; 0                                   ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                                  ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                                  ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                                  ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                                  ; Untyped               ;
; ENABLE0_COUNTER               ; L0                                  ; Untyped               ;
; ENABLE1_COUNTER               ; L0                                  ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                                   ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                           ; Untyped               ;
; LOOP_FILTER_C                 ; 5                                   ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                                ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                                ; Untyped               ;
; VCO_POST_SCALE                ; 0                                   ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                   ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                   ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                   ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                          ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED                         ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED                         ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED                         ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED                         ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED                         ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED                         ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                   ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                   ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                   ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                   ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                         ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                         ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                         ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                         ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                         ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                         ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                           ; Untyped               ;
; PORT_CLK1                     ; PORT_USED                           ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED                         ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED                         ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED                         ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED                         ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED                         ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED                         ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED                         ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED                         ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED                         ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                         ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED                         ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                   ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                   ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                         ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                         ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED                         ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                           ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED                         ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED                         ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                         ; Untyped               ;
; PORT_ARESET                   ; PORT_USED                           ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED                         ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED                         ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED                         ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED                         ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED                         ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                   ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                   ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                           ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                         ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                   ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED                         ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED                         ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                         ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                         ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                         ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                   ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                   ; Untyped               ;
; M_TEST_SOURCE                 ; 5                                   ; Untyped               ;
; C0_TEST_SOURCE                ; 5                                   ; Untyped               ;
; C1_TEST_SOURCE                ; 5                                   ; Untyped               ;
; C2_TEST_SOURCE                ; 5                                   ; Untyped               ;
; C3_TEST_SOURCE                ; 5                                   ; Untyped               ;
; C4_TEST_SOURCE                ; 5                                   ; Untyped               ;
; C5_TEST_SOURCE                ; 5                                   ; Untyped               ;
; C6_TEST_SOURCE                ; 5                                   ; Untyped               ;
; C7_TEST_SOURCE                ; 5                                   ; Untyped               ;
; C8_TEST_SOURCE                ; 5                                   ; Untyped               ;
; C9_TEST_SOURCE                ; 5                                   ; Untyped               ;
; CBXI_PARAMETER                ; NOTHING                             ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                                   ; Untyped               ;
; WIDTH_CLOCK                   ; 6                                   ; Untyped               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                   ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                 ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone II                          ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                              ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                 ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                                  ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                                 ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                                  ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                 ; IGNORE_CASCADE        ;
+-------------------------------+-------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oscillator:osc0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; sr_size        ; 6     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; quater_sin.mif       ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_vlc1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:iic0 ;
+----------------+----------+-------------------------------------+
; Parameter Name ; Value    ; Type                                ;
+----------------+----------+-------------------------------------+
; CLK_Freq       ; 25000000 ; Signed Integer                      ;
; I2C_Freq       ; 20000    ; Signed Integer                      ;
; LUT_SIZE       ; 50       ; Signed Integer                      ;
; Dummy_DATA     ; 0        ; Signed Integer                      ;
; SET_LIN_L      ; 1        ; Signed Integer                      ;
; SET_LIN_R      ; 2        ; Signed Integer                      ;
; SET_HEAD_L     ; 3        ; Signed Integer                      ;
; SET_HEAD_R     ; 4        ; Signed Integer                      ;
; A_PATH_CTRL    ; 5        ; Signed Integer                      ;
; D_PATH_CTRL    ; 6        ; Signed Integer                      ;
; POWER_ON       ; 7        ; Signed Integer                      ;
; SET_FORMAT     ; 8        ; Signed Integer                      ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                      ;
; SET_ACTIVE     ; 10       ; Signed Integer                      ;
+----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adio_codec:ad0 ;
+-----------------+----------+--------------------------------+
; Parameter Name  ; Value    ; Type                           ;
+-----------------+----------+--------------------------------+
; REF_CLK         ; 18432000 ; Signed Integer                 ;
; SAMPLE_RATE     ; 48000    ; Signed Integer                 ;
; DATA_WIDTH      ; 16       ; Signed Integer                 ;
; CHANNEL_NUM     ; 2        ; Signed Integer                 ;
; SIN_SAMPLE_DATA ; 48       ; Signed Integer                 ;
; SIN_SANPLE      ; 0        ; Signed Integer                 ;
+-----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; pll_50i_18_4o_25o:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                               ;
; Entity Instance                           ; oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 16                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                          ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adio_codec:ad0"                                                                                                                                                                          ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iRST_N      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iRST_N[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; key1_on     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; key2_on     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; key3_on     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; key4_on     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; iSrc_Select ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; sound1      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; sound2      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; sound3      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; sound4      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; instru      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "voltage_control:comb_5"                                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; gate     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; gate[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:iic0|I2C_Controller:u0"                                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:iic0"                                                                                                                           ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iRST_N ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "oscillator:osc0|sine_approx:SA0|quater_sine:QS0"                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "oscillator:osc0"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dv   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_50i_18_4o_25o:pll0"                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; areset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; areset[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Apr 29 17:08:17 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off synth -c synth
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file pll_50i_18_4o_25o.v
    Info (12023): Found entity 1: pll_50i_18_4o_25o
Info (12021): Found 1 design units, including 1 entities, in source file adio_codec.v
    Info (12023): Found entity 1: adio_codec
Info (12021): Found 1 design units, including 1 entities, in source file pll_50_100o.v
    Info (12023): Found entity 1: pll_50_100o
Info (12021): Found 1 design units, including 1 entities, in source file sine.v
    Info (12023): Found entity 1: sine
Info (12021): Found 1 design units, including 1 entities, in source file sine_approx.v
    Info (12023): Found entity 1: sine_approx
Info (12021): Found 1 design units, including 1 entities, in source file synth.v
    Info (12023): Found entity 1: synth
Info (12021): Found 1 design units, including 1 entities, in source file oscillator.v
    Info (12023): Found entity 1: oscillator
Info (12021): Found 1 design units, including 1 entities, in source file pac.v
    Info (12023): Found entity 1: pac
Info (12021): Found 0 design units, including 0 entities, in source file constants.v
Info (12021): Found 1 design units, including 1 entities, in source file arpeggio.v
    Info (12023): Found entity 1: arpeggio
Info (12021): Found 1 design units, including 1 entities, in source file quater_sine.v
    Info (12023): Found entity 1: quater_sine
Info (12021): Found 1 design units, including 1 entities, in source file voltage_control.v
    Info (12023): Found entity 1: voltage_control
Info (12021): Found 1 design units, including 1 entities, in source file midi_if.v
    Info (12023): Found entity 1: midi_if
Info (12021): Found 1 design units, including 1 entities, in source file midi_model.v
    Info (12023): Found entity 1: midi_model
Info (12021): Found 1 design units, including 1 entities, in source file synth_tb.v
    Info (12023): Found entity 1: synth_tb
Warning (10236): Verilog HDL Implicit Net warning at synth_tb.v(27): created implicit net for "clk"
Critical Warning (10846): Verilog HDL Instantiation warning at synth.v(28): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at synth.v(56): instance has no name
Info (12127): Elaborating entity "synth" for the top level hierarchy
Info (12128): Elaborating entity "pll_50i_18_4o_25o" for hierarchy "pll_50i_18_4o_25o:pll0"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_50i_18_4o_25o:pll0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_50i_18_4o_25o:pll0|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_50i_18_4o_25o:pll0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "3125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1152"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_50i_18_4o_25o"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "arpeggio" for hierarchy "arpeggio:comb_3"
Warning (10230): Verilog HDL assignment warning at arpeggio.v(9): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at arpeggio.v(18): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "oscillator" for hierarchy "oscillator:osc0"
Warning (10858): Verilog HDL warning at oscillator.v(103): object v_internal used but never assigned
Warning (10030): Net "v_internal" at oscillator.v(103) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "pac" for hierarchy "oscillator:osc0|pac:PAC0"
Warning (10230): Verilog HDL assignment warning at pac.v(23): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at pac.v(31): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "sine_approx" for hierarchy "oscillator:osc0|sine_approx:SA0"
Warning (10036): Verilog HDL or VHDL warning at sine_approx.v(26): object "angle_d5" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at sine_approx.v(23): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sine_approx.v(51): truncated value with size 11 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at sine_approx.v(56): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "quater_sine" for hierarchy "oscillator:osc0|sine_approx:SA0|quater_sine:QS0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "quater_sin.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf
    Info (12023): Found entity 1: altsyncram_vlc1
Info (12128): Elaborating entity "altsyncram_vlc1" for hierarchy "oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component|altsyncram_vlc1:auto_generated"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:iic0"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(53): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(101): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:iic0|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "voltage_control" for hierarchy "voltage_control:comb_5"
Warning (10230): Verilog HDL assignment warning at voltage_control.v(5): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "adio_codec" for hierarchy "adio_codec:ad0"
Warning (10858): Verilog HDL warning at adio_codec.v(128): object music1_ramp used but never assigned
Warning (10858): Verilog HDL warning at adio_codec.v(129): object music2_ramp used but never assigned
Warning (10858): Verilog HDL warning at adio_codec.v(130): object music1_sin used but never assigned
Warning (10858): Verilog HDL warning at adio_codec.v(131): object music2_sin used but never assigned
Warning (10858): Verilog HDL warning at adio_codec.v(132): object music3_ramp used but never assigned
Warning (10858): Verilog HDL warning at adio_codec.v(133): object music4_ramp used but never assigned
Warning (10858): Verilog HDL warning at adio_codec.v(134): object music3_sin used but never assigned
Warning (10858): Verilog HDL warning at adio_codec.v(135): object music4_sin used but never assigned
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(140): object "sound_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(191): object "ramp1_ramp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(192): object "ramp2_ramp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(193): object "ramp3_ramp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(194): object "ramp4_ramp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(195): object "ramp1_sin" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(196): object "ramp2_sin" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(197): object "ramp3_sin" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adio_codec.v(198): object "ramp4_sin" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at adio_codec.v(65): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(90): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(98): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(106): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(119): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(146): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(191): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(192): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(193): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(194): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(195): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(196): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(197): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at adio_codec.v(198): truncated value with size 32 to match size of target (6)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component|altsyncram_vlc1:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component|altsyncram_vlc1:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component|altsyncram_vlc1:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component|altsyncram_vlc1:auto_generated|q_a[15]"
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "sda" to the node "sda"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "scl" is stuck at VCC
Info (17049): 32 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 185 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 5 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 165 logic cells
    Info (21064): Implemented 12 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 462 megabytes
    Info: Processing ended: Wed Apr 29 17:08:20 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


