

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Sat Jun  3 12:09:09 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_3b_16x16
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4106|  4106|  4107|  4107|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L_col   |  4104|  4104|        25|         16|          1|   256|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    422|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    505|
|Register         |        -|      -|     929|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     929|    927|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matmul_hw_mul_32sbkb_U1  |matmul_hw_mul_32sbkb  |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      4|  0|   0|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_563_p2                  |     +    |      0|  0|  32|          32|          32|
    |grp_fu_569_p2                  |     +    |      0|  0|  16|          32|          32|
    |grp_fu_579_p2                  |     +    |      0|  0|  16|          32|          32|
    |i_1_fu_601_p2                  |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_595_p2  |     +    |      0|  0|   9|           9|           1|
    |j_1_fu_1031_p2                 |     +    |      0|  0|   5|           5|           1|
    |tmp1_fu_1025_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp5_fu_1019_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp8_fu_1036_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp_1_s_fu_1042_p2             |     +    |      0|  0|  16|          32|          32|
    |tmp_34_fu_664_p2               |     +    |      0|  0|   6|           6|           5|
    |tmp_36_fu_714_p2               |     +    |      0|  0|   7|           7|           6|
    |tmp_38_fu_761_p2               |     +    |      0|  0|   7|           7|           7|
    |tmp_40_fu_810_p2               |     +    |      0|  0|   8|           8|           7|
    |tmp_42_fu_857_p2               |     +    |      0|  0|   8|           8|           8|
    |tmp_44_fu_903_p2               |     +    |      0|  0|   8|           8|           8|
    |tmp_47_fu_1002_p2              |     +    |      0|  0|   9|           9|           8|
    |tmp_48_fu_1013_p2              |     +    |      0|  0|  10|          10|          10|
    |exitcond_flatten_fu_589_p2     |   icmp   |      0|  0|   4|           9|          10|
    |exitcond_fu_607_p2             |   icmp   |      0|  0|   3|           5|           6|
    |tmp_10_fu_725_p2               |    or    |      0|  0|  13|           9|           3|
    |tmp_12_fu_747_p2               |    or    |      0|  0|  13|           9|           3|
    |tmp_14_fu_771_p2               |    or    |      0|  0|  13|           9|           3|
    |tmp_16_fu_793_p2               |    or    |      0|  0|  13|           9|           3|
    |tmp_18_fu_821_p2               |    or    |      0|  0|  13|           9|           4|
    |tmp_20_fu_843_p2               |    or    |      0|  0|  13|           9|           4|
    |tmp_22_fu_867_p2               |    or    |      0|  0|  13|           9|           4|
    |tmp_24_fu_889_p2               |    or    |      0|  0|  13|           9|           4|
    |tmp_26_fu_913_p2               |    or    |      0|  0|  13|           9|           4|
    |tmp_28_fu_935_p2               |    or    |      0|  0|  13|           9|           4|
    |tmp_30_fu_957_p2               |    or    |      0|  0|  13|           9|           4|
    |tmp_32_fu_982_p2               |    or    |      0|  0|  13|           9|           4|
    |tmp_4_fu_647_p2                |    or    |      0|  0|  13|           9|           1|
    |tmp_7_fu_675_p2                |    or    |      0|  0|  13|           9|           2|
    |tmp_9_fu_697_p2                |    or    |      0|  0|  13|           9|           2|
    |j_mid2_fu_613_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_mid2_v_fu_621_p3           |  select  |      0|  0|   5|           1|           5|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 422|         457|         357|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |a_Addr_A_orig                 |  160|         17|   32|        544|
    |ap_NS_fsm                     |   15|         19|    1|         19|
    |b_Addr_A_orig                 |  160|         17|   32|        544|
    |c_WEN_A                       |    4|          2|    4|          8|
    |grp_fu_439_p0                 |   64|         11|   32|        352|
    |grp_fu_439_p1                 |   64|         11|   32|        352|
    |i_phi_fu_421_p4               |    5|          2|    5|         10|
    |i_reg_417                     |    5|          2|    5|         10|
    |indvar_flatten_phi_fu_410_p4  |    9|          2|    9|         18|
    |indvar_flatten_reg_406        |    9|          2|    9|         18|
    |j_phi_fu_432_p4               |    5|          2|    5|         10|
    |j_reg_428                     |    5|          2|    5|         10|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  505|         89|  171|       1895|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |a_load_12_reg_1258                                   |  32|   0|   32|          0|
    |a_load_13_reg_1278                                   |  32|   0|   32|          0|
    |a_load_14_reg_1303                                   |  32|   0|   32|          0|
    |a_load_15_reg_1323                                   |  32|   0|   32|          0|
    |ap_CS_fsm                                            |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1051  |   1|   0|    1|          0|
    |b_load_12_reg_1263                                   |  32|   0|   32|          0|
    |b_load_13_reg_1283                                   |  32|   0|   32|          0|
    |b_load_14_reg_1308                                   |  32|   0|   32|          0|
    |b_load_15_reg_1328                                   |  32|   0|   32|          0|
    |exitcond_flatten_reg_1051                            |   1|   0|    1|          0|
    |i_reg_417                                            |   5|   0|    5|          0|
    |indvar_flatten_next_reg_1055                         |   9|   0|    9|          0|
    |indvar_flatten_reg_406                               |   9|   0|    9|          0|
    |j_1_reg_1318                                         |   5|   0|    5|          0|
    |j_mid2_reg_1060                                      |   5|   0|    5|          0|
    |j_reg_428                                            |   5|   0|    5|          0|
    |reg_495                                              |  32|   0|   32|          0|
    |reg_500                                              |  32|   0|   32|          0|
    |reg_505                                              |  32|   0|   32|          0|
    |reg_510                                              |  32|   0|   32|          0|
    |reg_515                                              |  32|   0|   32|          0|
    |reg_520                                              |  32|   0|   32|          0|
    |reg_525                                              |  32|   0|   32|          0|
    |reg_530                                              |  32|   0|   32|          0|
    |reg_535                                              |  32|   0|   32|          0|
    |reg_540                                              |  32|   0|   32|          0|
    |reg_545                                              |  32|   0|   32|          0|
    |reg_550                                              |  32|   0|   32|          0|
    |reg_555                                              |  32|   0|   32|          0|
    |reg_559                                              |  32|   0|   32|          0|
    |reg_575                                              |  32|   0|   32|          0|
    |reg_585                                              |  32|   0|   32|          0|
    |tmp1_reg_1313                                        |  32|   0|   32|          0|
    |tmp_1_s_reg_1333                                     |  32|   0|   32|          0|
    |tmp_2_cast4_cast_reg_1137                            |   5|   0|    7|          2|
    |tmp_2_cast4_reg_1187                                 |   5|   0|    8|          3|
    |tmp_38_reg_1162                                      |   7|   0|    7|          0|
    |tmp_48_reg_1298                                      |  10|   0|   10|          0|
    |tmp_mid2_v_reg_1077                                  |   5|   0|    5|          0|
    |tmp_reg_1082                                         |   5|   0|    9|          4|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 929|   0|  938|          9|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_Addr_A  | out |   32|    bram    |       a      |     array    |
|a_EN_A    | out |    1|    bram    |       a      |     array    |
|a_WEN_A   | out |    4|    bram    |       a      |     array    |
|a_Din_A   | out |   32|    bram    |       a      |     array    |
|a_Dout_A  |  in |   32|    bram    |       a      |     array    |
|a_Clk_A   | out |    1|    bram    |       a      |     array    |
|a_Rst_A   | out |    1|    bram    |       a      |     array    |
|b_Addr_A  | out |   32|    bram    |       b      |     array    |
|b_EN_A    | out |    1|    bram    |       b      |     array    |
|b_WEN_A   | out |    4|    bram    |       b      |     array    |
|b_Din_A   | out |   32|    bram    |       b      |     array    |
|b_Dout_A  |  in |   32|    bram    |       b      |     array    |
|b_Clk_A   | out |    1|    bram    |       b      |     array    |
|b_Rst_A   | out |    1|    bram    |       b      |     array    |
|c_Addr_A  | out |   32|    bram    |       c      |     array    |
|c_EN_A    | out |    1|    bram    |       c      |     array    |
|c_WEN_A   | out |    4|    bram    |       c      |     array    |
|c_Din_A   | out |   32|    bram    |       c      |     array    |
|c_Dout_A  |  in |   32|    bram    |       c      |     array    |
|c_Clk_A   | out |    1|    bram    |       c      |     array    |
|c_Rst_A   | out |    1|    bram    |       c      |     array    |
+----------+-----+-----+------------+--------------+--------------+

