/* Generated by Yosys 0.41+24 (git sha1 165791769, g++ 9.4.0-1ubuntu1~20.04.2 -fPIC -Os) */

module mac_6(\a[0] , \a[1] , \a[2] , \a[3] , \a[4] , \a[5] , \b[0] , \b[1] , \b[2] , \b[3] , \b[4] , \b[5] , \c[0] , \c[1] , \c[2] , \c[3] , \c[4] , \c[5] , \out[0] , \out[1] , \out[2] 
, \out[3] , \out[4] , \out[5] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  input \a[0] ;
  wire \a[0] ;
  input \a[1] ;
  wire \a[1] ;
  input \a[2] ;
  wire \a[2] ;
  input \a[3] ;
  wire \a[3] ;
  input \a[4] ;
  wire \a[4] ;
  input \a[5] ;
  wire \a[5] ;
  input \b[0] ;
  wire \b[0] ;
  input \b[1] ;
  wire \b[1] ;
  input \b[2] ;
  wire \b[2] ;
  input \b[3] ;
  wire \b[3] ;
  input \b[4] ;
  wire \b[4] ;
  input \b[5] ;
  wire \b[5] ;
  input \c[0] ;
  wire \c[0] ;
  input \c[1] ;
  wire \c[1] ;
  input \c[2] ;
  wire \c[2] ;
  input \c[3] ;
  wire \c[3] ;
  input \c[4] ;
  wire \c[4] ;
  input \c[5] ;
  wire \c[5] ;
  output \out[0] ;
  wire \out[0] ;
  output \out[1] ;
  wire \out[1] ;
  output \out[2] ;
  wire \out[2] ;
  output \out[3] ;
  wire \out[3] ;
  output \out[4] ;
  wire \out[4] ;
  output \out[5] ;
  wire \out[5] ;
  assign \out[1]  = 8'h96 >> { _00_, _01_, \c[1]  };
  assign _06_ = 8'h71 >> { _02_, _03_, \c[2]  };
  assign _07_ = 16'h9669 >> { _08_, _09_, _11_, _13_ };
  assign _08_ = 8'h28 >> { \b[2] , _05_, _04_ };
  assign _09_ = 16'h1555 >> { \b[2] , _05_, \a[0] , _10_ };
  assign _10_ = 16'h8000 >> { \b[1] , \a[1] , \a[2] , \b[0]  };
  assign _11_ = 8'h6a >> { \a[1] , \b[2] , _12_ };
  assign _12_ = 16'h7888 >> { \b[1] , \a[2] , \a[3] , \b[0]  };
  assign _13_ = 4'h8 >> { \a[0] , \b[3]  };
  assign \out[4]  = 8'h69 >> { _14_, _15_, \c[4]  };
  assign _14_ = 8'h71 >> { _06_, _07_, \c[3]  };
  assign _00_ = 8'h80 >> { \a[0] , \b[0] , \c[0]  };
  assign _15_ = 8'h69 >> { _16_, _17_, _18_ };
  assign _16_ = 16'h2882 >> { _09_, _11_, _13_, _08_ };
  assign _17_ = 8'h71 >> { _09_, _11_, _13_ };
  assign _18_ = 8'h69 >> { _19_, _21_, _23_ };
  assign _19_ = 16'h1555 >> { \b[2] , _12_, \a[1] , _20_ };
  assign _20_ = 16'h8000 >> { \b[1] , \a[2] , \a[3] , \b[0]  };
  assign _21_ = 8'h6a >> { \a[2] , \b[2] , _22_ };
  assign _22_ = 16'h7888 >> { \b[1] , \a[3] , \a[4] , \b[0]  };
  assign _23_ = 16'h7888 >> { \a[0] , \b[4] , \a[1] , \b[3]  };
  assign \out[5]  = 16'h6a56 >> { _14_, _15_, \c[4] , _33_ };
  assign _01_ = 16'h7888 >> { \a[0] , \b[1] , \a[1] , \b[0]  };
  assign _24_ = 16'h6a56 >> { _19_, _21_, _23_, _25_ };
  assign _25_ = 16'h6999 >> { \a[0] , \b[5] , _26_, _29_ };
  assign _26_ = 16'h6999 >> { \a[3] , \b[2] , _27_, _28_ };
  assign _27_ = 16'h8777 >> { \a[1] , \b[4] , \a[2] , \b[3]  };
  assign _28_ = 16'h8777 >> { \b[1] , \a[4] , \b[0] , \a[5]  };
  assign _29_ = 16'h1555 >> { \b[2] , _22_, \a[2] , _30_ };
  assign _30_ = 16'h8000 >> { \b[1] , \a[3] , \a[4] , \b[0]  };
  assign _31_ = 8'h80 >> { _13_, \a[1] , \b[4]  };
  assign \out[0]  = 8'h6a >> { \a[0] , \b[0] , \c[0]  };
  assign _32_ = 16'h9a59 >> { _16_, _17_, _18_, _31_ };
  assign \out[2]  = 8'h69 >> { _02_, _03_, \c[2]  };
  assign _33_ = 8'h96 >> { \c[5] , _32_, _24_ };
  assign _02_ = 8'h17 >> { _00_, _01_, \c[1]  };
  assign _03_ = 16'h9666 >> { \a[0] , \b[2] , _04_, _05_ };
  assign _04_ = 16'h8000 >> { \a[0] , \b[1] , \a[1] , \b[0]  };
  assign _05_ = 16'h7888 >> { \b[1] , \a[1] , \a[2] , \b[0]  };
  assign \out[3]  = 8'h69 >> { _06_, _07_, \c[3]  };
  assign _34_ = 1'h0;
  assign _35_ = 1'h1;
  assign _36_ = 1'hx;
endmodule
