* TechReport
BLOCK: ARRAY_CMP
METAL_FILL_POLYGON_HANDLING: FLOATING
CASE_SENSITIVE: YES
HIERARCHICAL_SEPARATOR: /
CALIBRE_RUNSET: DFM_LVS_RC_CALIBRE_N28HP_1p9m_ALRDL_CCI.v1.0_3o
CALIBRE_QUERY_FILE: query_cmd
TCAD_GRD_FILE: cln28hpc+_1p09m+ut-alrdl_6x2z_typical.nxtgrd
MAPPING_FILE: starrcxt_mapping_1p9m
EXTRACTION: RC
MODE: 400
REDUCTION: YES
COUPLE_TO_GROUND: NO
EXTRACT_VIA_CAPS: YES
IGNORE_CAPACITANCE: ALL RETAIN_GATE_DIFFUSION_COUPLING
DENSITY_BASED_THICKNESS: YES
DENSITY_OUTSIDE_BLOCK: 0.5
TRANSLATE_FLOATING_AS_FILL: YES
REMOVE_FLOATING_NETS: YES
REMOVE_DANGLING_NETS: YES
POWER_NETS: VDD VSS
SKIP_CELLS: !*
TRANSLATE_RETAIN_BULK_LAYERS: YES
NETLIST_FORMAT: SPF
NETLIST_PASSIVE_PARAMS: YES
LPE_PARAM: _ccoflag NORC 1 C 0 R 1 RC 0
LPE_PARAM: _rcoflag NORC 1 C 1 R 0 RC 0
LPE_PARAM: _rgflag NORC 1 C 1 R 0 RC 0
LPE_PARAM: capflag NORC 1 C 0 R 1 RC 0
LPE_DEVICES: capflag mimcap_sin
LPE_DEVICES: _ccoflag nch_15_mac nch_15od18_mac nch_18_mac nch_18ud12_mac nch_18ud15_mac nch_25_mac nch_25od33_mac nch_25ud18_mac nch_33_mac nch_avt_mac nch_chvt_mac nch_edc_mac nch_ehvt_mac nch_elvt_mac nch_hg_mac nch_hguhvt_mac nch_hia15_mac nch_hia18_mac nch_hia25_mac nch_hia_mac nch_hlqrpsr nch_hlrpsr nch_hlsvtrpsr nch_hltrpsr nch_hvt_mac nch_hvtllrpsr nch_hvtrpsr nch_io_lvt_mac nch_llrpsr nch_lvt18ud12_mac nch_lvt_mac nch_lvtrpsr nch_mac nch_mlvt_mac nch_na15_mac nch_na18_mac nch_na18ud15_mac nch_na25_mac nch_na25od33_mac nch_na25ud18_mac nch_na33_mac nch_na_mac nch_qrpsr nch_rom nch_rpsr nch_svt_sp_mac nch_svtllrpsr nch_svtrpsr nch_uhvt_mac nch_ullrpsr nch_ulvt_mac nch_zvt_mac nchpd_dpsr nchpd_hldpsr nchpd_hlsr nchpd_hltsr nchpd_hvtsr nchpd_iosr_mac nchpd_lldpsr nchpd_llsr nchpd_sr nchpd_tgosr nchpd_ulldpsr nchpd_ullsr nchpg_dpsr nchpg_hldpsr nchpg_hlsr nchpg_hltsr nchpg_hvtsr nchpg_iosr_mac nchpg_lldpsr nchpg_llsr nchpg_sr nchpg_tgosr nchpg_ulldpsr nchpg_ullsr nchrpd_sr pch_15_mac pch_15od18_mac pch_18_mac pch_18ud12_mac pch_18ud15_mac pch_25_mac pch_25od33_mac pch_25ud18_mac pch_33_mac pch_alvt_mac pch_ehvt_mac pch_elvt_mac pch_hg_mac pch_hguhvt_mac pch_hvt_mac pch_lvt_mac pch_mac pch_mlvt_mac pch_svt_sp_mac pch_uhvt_mac pch_ulvt_mac pchpu_2psr pchpu_dpsr pchpu_hldpsr pchpu_hlsr pchpu_hltsr pchpu_hvtsr pchpu_iosr_mac pchpu_lldpsr pchpu_llsr pchpu_sr pchpu_tgosr pchpu_ulldpsr pchpu_ullsr nch_hv18_mac nch_udm18_mac nch_udm18ud15_mac nch_udm_mac pch_hv18_mac pch_udm18_mac pch_udm18ud15_mac pch_udm_mac
LPE_DEVICES: _rcoflag nch_15_mac nch_15od18_mac nch_18_mac nch_18ud12_mac nch_18ud15_mac nch_25_mac nch_25od33_mac nch_25ud18_mac nch_33_mac nch_avt_mac nch_chvt_mac nch_edc_mac nch_ehvt_mac nch_elvt_mac nch_hg_mac nch_hguhvt_mac nch_hia15_mac nch_hia18_mac nch_hia25_mac nch_hia_mac nch_hlqrpsr nch_hlrpsr nch_hlsvtrpsr nch_hltrpsr nch_hvt_mac nch_hvtllrpsr nch_hvtrpsr nch_io_lvt_mac nch_llrpsr nch_lvt18ud12_mac nch_lvt_mac nch_lvtrpsr nch_mac nch_mlvt_mac nch_na15_mac nch_na18_mac nch_na18ud15_mac nch_na25_mac nch_na25od33_mac nch_na25ud18_mac nch_na33_mac nch_na_mac nch_qrpsr nch_rom nch_rpsr nch_svt_sp_mac nch_svtllrpsr nch_svtrpsr nch_uhvt_mac nch_ullrpsr nch_ulvt_mac nch_zvt_mac nchpd_dpsr nchpd_hldpsr nchpd_hlsr nchpd_hltsr nchpd_hvtsr nchpd_iosr_mac nchpd_lldpsr nchpd_llsr nchpd_sr nchpd_tgosr nchpd_ulldpsr nchpd_ullsr nchpg_dpsr nchpg_hldpsr nchpg_hlsr nchpg_hltsr nchpg_hvtsr nchpg_iosr_mac nchpg_lldpsr nchpg_llsr nchpg_sr nchpg_tgosr nchpg_ulldpsr nchpg_ullsr nchrpd_sr pch_15_mac pch_15od18_mac pch_18_mac pch_18ud12_mac pch_18ud15_mac pch_25_mac pch_25od33_mac pch_25ud18_mac pch_33_mac pch_alvt_mac pch_ehvt_mac pch_elvt_mac pch_hg_mac pch_hguhvt_mac pch_hvt_mac pch_lvt_mac pch_mac pch_mlvt_mac pch_svt_sp_mac pch_uhvt_mac pch_ulvt_mac pchpu_2psr pchpu_dpsr pchpu_hldpsr pchpu_hlsr pchpu_hltsr pchpu_hvtsr pchpu_iosr_mac pchpu_lldpsr pchpu_llsr pchpu_sr pchpu_tgosr pchpu_ulldpsr pchpu_ullsr nch_hv18_mac nch_udm18_mac nch_udm18ud15_mac nch_udm_mac pch_hv18_mac pch_udm18_mac pch_udm18ud15_mac pch_udm_mac
LPE_DEVICES: _rgflag nch_15_mac nch_15od18_mac nch_18_mac nch_18ud12_mac nch_18ud15_mac nch_25_mac nch_25od33_mac nch_25ud18_mac nch_33_mac nch_avt_mac nch_chvt_mac nch_edc_mac nch_ehvt_mac nch_elvt_mac nch_hg_mac nch_hguhvt_mac nch_hia15_mac nch_hia18_mac nch_hia25_mac nch_hia_mac nch_hlqrpsr nch_hlrpsr nch_hlsvtrpsr nch_hltrpsr nch_hvt_mac nch_hvtllrpsr nch_hvtrpsr nch_io_lvt_mac nch_llrpsr nch_lvt18ud12_mac nch_lvt_mac nch_lvtrpsr nch_mac nch_mlvt_mac nch_na15_mac nch_na18_mac nch_na18ud15_mac nch_na25_mac nch_na25od33_mac nch_na25ud18_mac nch_na33_mac nch_na_mac nch_qrpsr nch_rom nch_rpsr nch_svt_sp_mac nch_svtllrpsr nch_svtrpsr nch_uhvt_mac nch_ullrpsr nch_ulvt_mac nch_zvt_mac nchpd_dpsr nchpd_hldpsr nchpd_hlsr nchpd_hltsr nchpd_hvtsr nchpd_iosr_mac nchpd_lldpsr nchpd_llsr nchpd_sr nchpd_tgosr nchpd_ulldpsr nchpd_ullsr nchpg_dpsr nchpg_hldpsr nchpg_hlsr nchpg_hltsr nchpg_hvtsr nchpg_iosr_mac nchpg_lldpsr nchpg_llsr nchpg_sr nchpg_tgosr nchpg_ulldpsr nchpg_ullsr nchrpd_sr pch_15_mac pch_15od18_mac pch_18_mac pch_18ud12_mac pch_18ud15_mac pch_25_mac pch_25od33_mac pch_25ud18_mac pch_33_mac pch_alvt_mac pch_ehvt_mac pch_elvt_mac pch_hg_mac pch_hguhvt_mac pch_hvt_mac pch_lvt_mac pch_mac pch_mlvt_mac pch_svt_sp_mac pch_uhvt_mac pch_ulvt_mac pchpu_2psr pchpu_dpsr pchpu_hldpsr pchpu_hlsr pchpu_hltsr pchpu_hvtsr pchpu_iosr_mac pchpu_lldpsr pchpu_llsr pchpu_sr pchpu_tgosr pchpu_ulldpsr pchpu_ullsr nch_hv18_mac nch_udm18_mac nch_udm18ud15_mac nch_udm_mac pch_hv18_mac pch_udm18_mac pch_udm18ud15_mac pch_udm_mac
LPE_FLAGS_SETTING: EXTRACTION
COUPLING_REPORT_FILE: cc.rep
XREF: YES
CELL_TYPE: SCHEMATIC
NET_TYPE: SCHEMATIC
XREF_USE_LAYOUT_DEVICE_NAME: YES

