inv_1xT I23_3_ ( W0[3], net053[0]);
inv_1xT I23_2_ ( W0[2], net053[1]);
inv_1xT I23_1_ ( W0[1], net053[2]);
inv_1xT I23_0_ ( W0[0], net053[3]);
inv_1xT I21_3_ ( W1[3], net054[0]);
inv_1xT I21_2_ ( W1[2], net054[1]);
inv_1xT I21_1_ ( W1[1], net054[2]);
inv_1xT I21_0_ ( W1[0], net054[3]);
inv_1xT I14 ( Ack, net015);
inv_1xT I17_3_ ( B0[3], net043[0]);
inv_1xT I17_2_ ( B0[2], net043[1]);
inv_1xT I17_1_ ( B0[1], net043[2]);
inv_1xT I17_0_ ( B0[0], net043[3]);
inv_1xT I20_3_ ( B1[3], net044[0]);
inv_1xT I20_2_ ( B1[2], net044[1]);
inv_1xT I20_1_ ( B1[1], net044[2]);
inv_1xT I20_0_ ( B1[0], net044[3]);
inv_1xT I2_3_ ( net25[0], W2_1of4[3]);
inv_1xT I2_2_ ( net25[1], W2_1of4[2]);
inv_1xT I2_1_ ( net25[2], W2_1of4[1]);
inv_1xT I2_0_ ( net25[3], W2_1of4[0]);
inv_1xT I11_3_ ( R1_1of4[3], net28[0]);
inv_1xT I11_2_ ( R1_1of4[2], net28[1]);
inv_1xT I11_1_ ( R1_1of4[1], net28[2]);
inv_1xT I11_0_ ( R1_1of4[0], net28[3]);
inv_1xT I15 ( Go, net023);
inv_1xT I9 ( net22, ValAddr);
inv_1xT I10_1_ ( net34[0], RW[1]);
inv_1xT I10_0_ ( net34[1], RW[0]);
inv_1xT I12_3_ ( R2_1of4[3], net27[0]);
inv_1xT I12_2_ ( R2_1of4[2], net27[1]);
inv_1xT I12_1_ ( R2_1of4[1], net27[2]);
inv_1xT I12_0_ ( R2_1of4[0], net27[3]);
inv_1xT I1_3_ ( net26[0], W1_1of4[3]);
inv_1xT I1_2_ ( net26[1], W1_1of4[2]);
inv_1xT I1_1_ ( net26[2], W1_1of4[1]);
inv_1xT I1_0_ ( net26[3], W1_1of4[0]);

endmodule
