<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>MVAU_hls_0</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.217</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>129</Best-caseLatency>
            <Average-caseLatency>129</Average-caseLatency>
            <Worst-caseLatency>129</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.290 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.290 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.290 us</Worst-caseRealTimeLatency>
            <Interval-min>130</Interval-min>
            <Interval-max>130</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>16</DSP>
            <FF>253</FF>
            <LUT>5768</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>MVAU_hls_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>MVAU_hls_0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in0_V_TDATA</name>
            <Object>in0_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in0_V_TVALID</name>
            <Object>in0_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in0_V_TREADY</name>
            <Object>in0_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_V_TDATA</name>
            <Object>out_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_V_TVALID</name>
            <Object>out_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_V_TREADY</name>
            <Object>out_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>MVAU_hls_0</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_Matrix_Vector_Activate_Batch_fu_28</InstName>
                    <ModuleName>Matrix_Vector_Activate_Batch</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>28</ID>
                    <BindInstances>i_2_fu_1016_p2 mul_8s_4s_12_1_1_U9 mac_muladd_8s_4s_13s_13_4_1_U145 mac_muladd_8s_4s_12s_13_4_1_U137 mac_muladd_8s_4s_12s_13_4_1_U137 mac_muladd_8s_4s_13s_13_4_1_U145 mul_8s_4s_12_1_1_U10 mac_muladd_8s_4s_13s_13_4_1_U146 mac_muladd_8s_4s_12s_13_4_1_U138 mac_muladd_8s_4s_12s_13_4_1_U138 mac_muladd_8s_4s_13s_13_4_1_U146 mul_8s_4s_12_1_1_U11 mac_muladd_8s_4s_13s_13_4_1_U147 mac_muladd_8s_4s_12s_13_4_1_U139 mac_muladd_8s_4s_12s_13_4_1_U139 mac_muladd_8s_4s_13s_13_4_1_U147 mul_8s_4s_12_1_1_U12 mac_muladd_8s_4s_13s_13_4_1_U148 mac_muladd_8s_4s_12s_13_4_1_U140 mac_muladd_8s_4s_12s_13_4_1_U140 mac_muladd_8s_4s_13s_13_4_1_U148 mul_8s_4s_12_1_1_U13 mac_muladd_8s_4s_13s_13_4_1_U149 mac_muladd_8s_4s_12s_13_4_1_U141 mac_muladd_8s_4s_12s_13_4_1_U141 mac_muladd_8s_4s_13s_13_4_1_U149 mul_8s_4s_12_1_1_U14 mac_muladd_8s_4s_13s_13_4_1_U150 mac_muladd_8s_4s_12s_13_4_1_U142 mac_muladd_8s_4s_12s_13_4_1_U142 mac_muladd_8s_4s_13s_13_4_1_U150 mul_8s_4s_12_1_1_U15 mac_muladd_8s_4s_13s_13_4_1_U151 mac_muladd_8s_4s_12s_13_4_1_U143 mac_muladd_8s_4s_12s_13_4_1_U143 mac_muladd_8s_4s_13s_13_4_1_U151 mul_8s_4s_12_1_1_U16 mac_muladd_8s_4s_13s_13_4_1_U152 mac_muladd_8s_4s_12s_13_4_1_U144 mac_muladd_8s_4s_12s_13_4_1_U144 mac_muladd_8s_4s_13s_13_4_1_U152 tile_1_fu_1441_p2 add_ln840_18_fu_2029_p2 add_ln840_19_fu_2039_p2 add_ln840_22_fu_2065_p2 add_ln840_23_fu_2075_p2 add_ln840_24_fu_2085_p2 add_ln840_25_fu_2095_p2 add_ln840_26_fu_2105_p2 add_ln840_27_fu_2115_p2 add_ln840_32_fu_2573_p2 add_ln840_33_fu_2583_p2 add_ln840_36_fu_2609_p2 add_ln840_37_fu_2619_p2 add_ln840_38_fu_2629_p2 add_ln840_39_fu_2639_p2 add_ln840_40_fu_2649_p2 add_ln840_41_fu_2659_p2 add_ln840_46_fu_3117_p2 add_ln840_47_fu_3127_p2 add_ln840_50_fu_3153_p2 add_ln840_51_fu_3163_p2 add_ln840_52_fu_3173_p2 add_ln840_53_fu_3183_p2 add_ln840_54_fu_3193_p2 add_ln840_55_fu_3203_p2 add_ln840_60_fu_3661_p2 add_ln840_61_fu_3671_p2 add_ln840_64_fu_3697_p2 add_ln840_65_fu_3707_p2 add_ln840_66_fu_3717_p2 add_ln840_67_fu_3727_p2 add_ln840_68_fu_3737_p2 add_ln840_69_fu_3747_p2 add_ln840_74_fu_4205_p2 add_ln840_75_fu_4215_p2 add_ln840_78_fu_4241_p2 add_ln840_79_fu_4251_p2 add_ln840_80_fu_4261_p2 add_ln840_81_fu_4271_p2 add_ln840_82_fu_4281_p2 add_ln840_83_fu_4291_p2 add_ln840_88_fu_4749_p2 add_ln840_89_fu_4759_p2 add_ln840_92_fu_4785_p2 add_ln840_93_fu_4795_p2 add_ln840_94_fu_4805_p2 add_ln840_95_fu_4815_p2 add_ln840_96_fu_4825_p2 add_ln840_97_fu_4835_p2 add_ln840_102_fu_5293_p2 add_ln840_103_fu_5303_p2 add_ln840_106_fu_5329_p2 add_ln840_107_fu_5339_p2 add_ln840_108_fu_5349_p2 add_ln840_109_fu_5359_p2 add_ln840_110_fu_5369_p2 add_ln840_111_fu_5379_p2 add_ln840_116_fu_5837_p2 add_ln840_117_fu_5847_p2 add_ln840_120_fu_5873_p2 add_ln840_121_fu_5883_p2 add_ln840_122_fu_5893_p2 add_ln840_123_fu_5903_p2 add_ln840_124_fu_5913_p2 add_ln840_125_fu_5923_p2 nf_fu_1037_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Matrix_Vector_Activate_Batch</Name>
            <Loops>
                <VITIS_LOOP_123_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>126</Best-caseLatency>
                    <Average-caseLatency>126</Average-caseLatency>
                    <Worst-caseLatency>126</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>126</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_123_1>
                        <Name>VITIS_LOOP_123_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>120</TripCount>
                        <Latency>124</Latency>
                        <AbsoluteTimeLatency>1.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes(flp)</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_123_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>248</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5731</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_1016_p2" SOURCE="/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:123" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_4s_12_1_1_U9" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_13s_13_4_1_U145" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_12s_13_4_1_U137" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_12s_13_4_1_U137" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_13s_13_4_1_U145" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="accu_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_4s_12_1_1_U10" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_13s_13_4_1_U146" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_12s_13_4_1_U138" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_12s_13_4_1_U138" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_13s_13_4_1_U146" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="accu_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_4s_12_1_1_U11" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_13s_13_4_1_U147" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_12s_13_4_1_U139" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_12s_13_4_1_U139" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_13s_13_4_1_U147" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="accu_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_4s_12_1_1_U12" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_13s_13_4_1_U148" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_12s_13_4_1_U140" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_12s_13_4_1_U140" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_13s_13_4_1_U148" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="accu_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_4s_12_1_1_U13" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_13s_13_4_1_U149" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_12s_13_4_1_U141" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_12s_13_4_1_U141" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_13s_13_4_1_U149" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="accu_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_4s_12_1_1_U14" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_13s_13_4_1_U150" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_12s_13_4_1_U142" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_12s_13_4_1_U142" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_13s_13_4_1_U150" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="accu_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_4s_12_1_1_U15" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_13s_13_4_1_U151" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_12s_13_4_1_U143" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_12s_13_4_1_U143" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_13s_13_4_1_U151" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="accu_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_4s_12_1_1_U16" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_13s_13_4_1_U152" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4s_12s_13_4_1_U144" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_12s_13_4_1_U144" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4s_13s_13_4_1_U152" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="accu_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="tile_1_fu_1441_p2" SOURCE="/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:160" URAM="0" VARIABLE="tile_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_18_fu_2029_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_19_fu_2039_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_22_fu_2065_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_23_fu_2075_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_24_fu_2085_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_25_fu_2095_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_26_fu_2105_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_27_fu_2115_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_32_fu_2573_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_33_fu_2583_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_36_fu_2609_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_37_fu_2619_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_38_fu_2629_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_39_fu_2639_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_40_fu_2649_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_41_fu_2659_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_46_fu_3117_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_47_fu_3127_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_50_fu_3153_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_51_fu_3163_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_52_fu_3173_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_53_fu_3183_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_54_fu_3193_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_55_fu_3203_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_60_fu_3661_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_61_fu_3671_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_64_fu_3697_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_65_fu_3707_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_66_fu_3717_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_67_fu_3727_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_68_fu_3737_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_69_fu_3747_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_74_fu_4205_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_75_fu_4215_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_78_fu_4241_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_79_fu_4251_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_80_fu_4261_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_81_fu_4271_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_82_fu_4281_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_83_fu_4291_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_88_fu_4749_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_89_fu_4759_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_92_fu_4785_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_93_fu_4795_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_94_fu_4805_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_95_fu_4815_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_96_fu_4825_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_97_fu_4835_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_102_fu_5293_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_103_fu_5303_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_106_fu_5329_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_107_fu_5339_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_108_fu_5349_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_109_fu_5359_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_110_fu_5369_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_111_fu_5379_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_116_fu_5837_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_117_fu_5847_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_120_fu_5873_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_121_fu_5883_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_122_fu_5893_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_123_fu_5903_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_124_fu_5913_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_125_fu_5923_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1" OPTYPE="add" PRAGMA="" RTLNAME="nf_fu_1037_p2" SOURCE="/home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:174" URAM="0" VARIABLE="nf"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MVAU_hls_0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>129</Best-caseLatency>
                    <Average-caseLatency>129</Average-caseLatency>
                    <Worst-caseLatency>129</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>253</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5768</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile pipeline_style="flp"/>
        <config_rtl deadlock_detection="none"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in0_V" index="0" direction="in" srcType="stream&lt;ap_uint&lt;24&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="in0_V" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_V" index="1" direction="out" srcType="stream&lt;ap_uint&lt;32&gt;, 0&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="out_V" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">in0_V:out_V</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in0_V" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="24" portPrefix="in0_V_">
            <ports>
                <port>in0_V_TDATA</port>
                <port>in0_V_TREADY</port>
                <port>in0_V_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="in0_V"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_V" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="out_V_">
            <ports>
                <port>out_V_TDATA</port>
                <port>out_V_TREADY</port>
                <port>out_V_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="out_V"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="in0_V">both, 24, 1, 1, , , , , , , </column>
                    <column name="out_V">both, 32, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_none, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in0_V">in, stream&lt;ap_uint&lt;24&gt; 0&gt;&amp;</column>
                    <column name="out_V">out, stream&lt;ap_uint&lt;32&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in0_V">in0_V, interface, , </column>
                    <column name="out_V">out_V, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:145" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:163" status="valid" parentFunction="activate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:180" status="valid" parentFunction="thresholdactivation&lt;ta, compare&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:185" status="valid" parentFunction="activate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:208" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:214" status="valid" parentFunction="activate" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:217" status="valid" parentFunction="activate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:247" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:252" status="valid" parentFunction="activate" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:296" status="valid" parentFunction="thresholding_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:302" status="valid" parentFunction="thresholding_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:352" status="valid" parentFunction="thresholding_stream_batch" variable="internal_thr.m_thresholds" isDirective="0" options="variable=internal_thr.m_thresholds complete dim=0"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:358" status="valid" parentFunction="thresholding_stream_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:371" status="valid" parentFunction="thresholding_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/activations.hpp:376" status="valid" parentFunction="thresholding_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/convlayer.h:113" status="valid" parentFunction="convlayer_batch" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/convlayer.h:198" status="valid" parentFunction="convlayer_batch_tmr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/convlayer.h:284" status="valid" parentFunction="convlayer_batch_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/dma.h:141" status="valid" parentFunction="mem2stream" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/dma.h:154" status="valid" parentFunction="stream2mem" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/dma.h:224" status="valid" parentFunction="genparamstream" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:62" status="valid" parentFunction="xnormul" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:67" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:72" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:80" status="valid" parentFunction="binary" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:89" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:97" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:102" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:116" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:122" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:138" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:143" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:147" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:151" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:155" status="valid" parentFunction="operator const type-parameter-1-0 &amp;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:163" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:168" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:173" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:204" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:207" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:211" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:215" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:220" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:224" status="valid" parentFunction="operator const type-parameter-1-0 &amp;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:232" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:237" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:242" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:261" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:264" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:267" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:271" status="valid" parentFunction="operator const type-parameter-1-0 &amp;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:275" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:279" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:284" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:292" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:297" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/interpret.hpp:302" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mac.hpp:89" status="valid" parentFunction="mul" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mac.hpp:114" status="valid" parentFunction="mul" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mac.hpp:116" status="valid" parentFunction="mul" variable="res" isDirective="0" options="variable=res op=mul impl=fabric"/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mac.hpp:140" status="valid" parentFunction="mul" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mac.hpp:142" status="valid" parentFunction="mul" variable="res" isDirective="0" options="variable=res op=mul impl=dsp"/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mac.hpp:165" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mac.hpp:168" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mac.hpp:192" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mac.hpp:195" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mac.hpp:202" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:74" status="valid" parentFunction="streamingmaxpool" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:83" status="valid" parentFunction="streamingmaxpool" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:91" status="valid" parentFunction="streamingmaxpool" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:146" status="valid" parentFunction="streamingmaxpool_precision" variable="buf" isDirective="0" options="variable=buf complete dim=2"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:149" status="valid" parentFunction="streamingmaxpool_precision" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:159" status="valid" parentFunction="streamingmaxpool_precision" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:162" status="valid" parentFunction="streamingmaxpool_precision" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:176" status="valid" parentFunction="streamingmaxpool_precision" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:210" status="valid" parentFunction="streamingmaxpool_precision_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:255" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="buf" isDirective="0" options="variable=buf complete dim=2"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:258" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:260" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:272" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:275" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:288" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:290" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:302" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:331" status="valid" parentFunction="streamingmaxpool_precision_batch_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:370" status="valid" parentFunction="relu_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:373" status="valid" parentFunction="relu_batch" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:415" status="valid" parentFunction="accpool_batch" variable="accumulators" isDirective="0" options="variable=accumulators type=RAM_2P impl=LUTRAM"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:421" status="valid" parentFunction="accpool_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:425" status="valid" parentFunction="accpool_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:477" status="valid" parentFunction="labelselect_batch" variable="topval" isDirective="0" options="variable=topval complete dim=1"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:479" status="valid" parentFunction="labelselect_batch" variable="toplabels" isDirective="0" options="variable=toplabels complete dim=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:484" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:489" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:492" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:501" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:508" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:570" status="valid" parentFunction="pool_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:576" status="valid" parentFunction="pool_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:583" status="valid" parentFunction="pool_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:590" status="valid" parentFunction="pool_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/maxpool.h:599" status="valid" parentFunction="pool_batch" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mmv.hpp:53" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:110" status="valid" parentFunction="matrix_vector_activate_batch" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=0"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:114" status="valid" parentFunction="matrix_vector_activate_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:124" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:140" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:142" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:151" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:165" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:167" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:232" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:235" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:238" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="w.m_weights" isDirective="0" options="variable=w.m_weights complete dim=0"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:250" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:267" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:274" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:281" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/mvau.hpp:294" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:74" status="valid" parentFunction="memory_resource" variable="inputBuf" isDirective="0" options="variable=inputBuf type=RAM_2P"/>
        <Pragma type="bind_storage" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:95" status="valid" parentFunction="memory_resource" variable="inputBuf" isDirective="0" options="variable=inputBuf type=RAM_S2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:116" status="valid" parentFunction="memory_resource" variable="inputBuf" isDirective="0" options="variable=inputBuf type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:137" status="valid" parentFunction="memory_resource" variable="inputBuf" isDirective="0" options="variable=inputBuf type=RAM_S2P impl=LUTRAM"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:177" status="valid" parentFunction="convolutioninputgenerator" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:192" status="valid" parentFunction="convolutioninputgenerator" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:243" status="valid" parentFunction="convolutioninputgenerator" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:244" status="valid" parentFunction="convolutioninputgenerator" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:254" status="valid" parentFunction="convolutioninputgenerator" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:308" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:309" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:310" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:311" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=2"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:326" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:333" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:359" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:392" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:394" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:395" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:406" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:466" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:467" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:468" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:476" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:479" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:544" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:545" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:554" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:610" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:611" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:612" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:613" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=2"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:628" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:631" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:638" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:672" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:705" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:716" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:767" status="valid" parentFunction="convolutioninputgenerator_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:782" status="valid" parentFunction="convolutioninputgenerator_dws" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:833" status="valid" parentFunction="convolutioninputgenerator_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:834" status="valid" parentFunction="convolutioninputgenerator_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:844" status="valid" parentFunction="convolutioninputgenerator_dws" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:903" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:904" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:905" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:915" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:917" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:983" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:984" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:993" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1048" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1049" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1050" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1051" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=2"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1066" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1073" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1099" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1132" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1134" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1135" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1146" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="performance" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1191" status="valid" parentFunction="convolutioninputgenerator_2d_kernel1" variable="" isDirective="0" options="target_ti=IFMDim*IFMDim*IFMChannels/SIMD"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1198" status="valid" parentFunction="convolutioninputgenerator_2d_kernel1" variable="" isDirective="0" options="style=flp II=IFMChannels/SIMD"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1245" status="valid" parentFunction="convolutioninputgenerator_1d_kernel1" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1300" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1315" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1366" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1367" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1377" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1434" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1449" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1500" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1501" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1511" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1575" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1590" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1642" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1643" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1653" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1710" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="inputBuf" isDirective="0" options="variable=inputBuf complete"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1718" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1739" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1760" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1761" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1768" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1824" status="valid" parentFunction="convolutioninputgenerator_1d_dws_naive" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1908" status="valid" parentFunction="convolutioninputgenerator_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:1984" status="valid" parentFunction="convolutioninputgenerator_1d_dws" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/slidingwindow.h:2063" status="valid" parentFunction="convolutioninputgenerator_1d_dws_stride" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:77" status="valid" parentFunction="streamlimiter" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:160" status="valid" parentFunction="sameresize" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:234" status="valid" parentFunction="streamingcast" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:280" status="valid" parentFunction="fmpadding_nonsquare" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:374" status="valid" parentFunction="fmpadding" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:457" status="valid" parentFunction="fmpadding_pixel_nonsquare" variable="" isDirective="0" options="II=1 style=flp"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:527" status="valid" parentFunction="streamingdatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:547" status="valid" parentFunction="streamingdatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:558" status="valid" parentFunction="streamingdatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:667" status="valid" parentFunction="duplicatestreams" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:725" status="valid" parentFunction="addstreams" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:730" status="valid" parentFunction="addstreams" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:799" status="valid" parentFunction="addstreamslayer_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:846" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:853" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:869" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:875" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:887" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:891" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:927" status="valid" parentFunction="flattenmultichandata" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:931" status="valid" parentFunction="flattenmultichandata" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:958" status="valid" parentFunction="packmultichandata" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:962" status="valid" parentFunction="packmultichandata" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:1051" status="valid" parentFunction="qdma2stream_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/streamtools.h:1074" status="valid" parentFunction="stream2qdma_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/tmrcheck.hpp:82" status="valid" parentFunction="tmrcheck" variable="red_ch_index" isDirective="0" options="variable=red_ch_index complete dim=0"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/tmrcheck.hpp:91" status="valid" parentFunction="tmrcheck" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/tmrcheck.hpp:99" status="valid" parentFunction="tmrcheck" variable="numerrors" isDirective="0" options="variable=numerrors complete dim=0"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/tmrcheck.hpp:103" status="valid" parentFunction="tmrcheck" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/tmrcheck.hpp:129" status="valid" parentFunction="tmrcheck" variable="compute" isDirective="0" options="variable=compute complete dim=0"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/tmrcheck.hpp:132" status="valid" parentFunction="tmrcheck" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/upsample.hpp:86" status="valid" parentFunction="upsamplenearestneighbour" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/upsample.hpp:175" status="valid" parentFunction="upsamplenearestneighbour_1d" variable="" isDirective="0" options="II=1 style=flp"/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/vvau.hpp:101" status="valid" parentFunction="vector_vector_activate_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/vvau.hpp:110" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/vvau.hpp:117" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/vvau.hpp:126" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/vvau.hpp:147" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/vvau.hpp:149" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/vvau.hpp:216" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="pipeline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/vvau.hpp:226" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/vvau.hpp:233" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../home/changhong/prj/finn/deps/finn-hlslib/vvau.hpp:242" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="w.m_weights" isDirective="0" options="variable=w.m_weights complete dim=0"/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/vvau.hpp:244" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/vvau.hpp:249" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/vvau.hpp:270" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/vvau.hpp:272" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/weights.hpp:83" status="valid" parentFunction="tileindex" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/weights.hpp:88" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/weights.hpp:95" status="valid" parentFunction="weights" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/weights.hpp:127" status="valid" parentFunction="tileindex" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/weights.hpp:132" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/weights.hpp:135" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/weights.hpp:145" status="valid" parentFunction="weights" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../home/changhong/prj/finn/deps/finn-hlslib/weights.hpp:157" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../home/changhong/prj/finn/deps/finn-hlslib/weights.hpp:160" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="top_MVAU_hls_0.cpp:27" status="valid" parentFunction="mvau_hls_0" variable="in0_V" isDirective="0" options="axis port=in0_V"/>
        <Pragma type="interface" location="top_MVAU_hls_0.cpp:28" status="valid" parentFunction="mvau_hls_0" variable="out_V" isDirective="0" options="axis port=out_V"/>
        <Pragma type="interface" location="top_MVAU_hls_0.cpp:29" status="valid" parentFunction="mvau_hls_0" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="array_partition" location="top_MVAU_hls_0.cpp:31" status="valid" parentFunction="mvau_hls_0" variable="weights.m_weights" isDirective="0" options="variable=weights.m_weights complete dim=1"/>
        <Pragma type="array_partition" location="top_MVAU_hls_0.cpp:32" status="valid" parentFunction="mvau_hls_0" variable="threshs.m_thresholds" isDirective="0" options="variable=threshs.m_thresholds complete dim=1"/>
        <Pragma type="array_partition" location="top_MVAU_hls_0.cpp:33" status="valid" parentFunction="mvau_hls_0" variable="threshs.m_thresholds" isDirective="0" options="variable=threshs.m_thresholds complete dim=3"/>
    </PragmaReport>
</profile>

