*.hi
*.o
*.dyn_hi
*.dyn_o
vhdl
verilog