INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/amrut/Documents/vivado/mux8x1/mux8x1.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
ERROR: [VRFC 10-1243] port i must not be declared to be an array [C:/Users/amrut/Documents/vivado/mux8x1/mux8x1.srcs/sources_1/new/mux1.v:24]
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/amrut/Documents/vivado/mux8x1/mux8x1.srcs/sources_1/new/mux1.v:29]
ERROR: [VRFC 10-2787] module mux1 ignored due to previous errors [C:/Users/amrut/Documents/vivado/mux8x1/mux8x1.srcs/sources_1/new/mux1.v:23]
