{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 20:12:03 2018 " "Info: Processing started: Tue Jan 02 20:12:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KZQ -c KZQ --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KZQ -c KZQ --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MADD\[0\]\$latch " "Warning: Node \"MADD\[0\]\$latch\" is a latch" {  } { { "KZQ.vhd" "" { Text "E:/Quartus_two/cpu/¿ØÖÆÆ÷/KZQ.vhd" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MADD\[1\]\$latch " "Warning: Node \"MADD\[1\]\$latch\" is a latch" {  } { { "KZQ.vhd" "" { Text "E:/Quartus_two/cpu/¿ØÖÆÆ÷/KZQ.vhd" 23 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "NOT1 FBUS 13.519 ns Longest " "Info: Longest tpd from source pin \"NOT1\" to destination pin \"FBUS\" is 13.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns NOT1 1 PIN PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'NOT1'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOT1 } "NODE_NAME" } } { "KZQ.vhd" "" { Text "E:/Quartus_two/cpu/¿ØÖÆÆ÷/KZQ.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.704 ns) + CELL(0.150 ns) 6.696 ns M~1 2 COMB LCCOMB_X13_Y3_N0 2 " "Info: 2: + IC(5.704 ns) + CELL(0.150 ns) = 6.696 ns; Loc. = LCCOMB_X13_Y3_N0; Fanout = 2; COMB Node = 'M~1'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.854 ns" { NOT1 M~1 } "NODE_NAME" } } { "KZQ.vhd" "" { Text "E:/Quartus_two/cpu/¿ØÖÆÆ÷/KZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.438 ns) 8.580 ns FBUS~10 3 COMB LCCOMB_X27_Y4_N0 1 " "Info: 3: + IC(1.446 ns) + CELL(0.438 ns) = 8.580 ns; Loc. = LCCOMB_X27_Y4_N0; Fanout = 1; COMB Node = 'FBUS~10'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { M~1 FBUS~10 } "NODE_NAME" } } { "KZQ.vhd" "" { Text "E:/Quartus_two/cpu/¿ØÖÆÆ÷/KZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.297 ns) + CELL(2.642 ns) 13.519 ns FBUS 4 PIN PIN_7 0 " "Info: 4: + IC(2.297 ns) + CELL(2.642 ns) = 13.519 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'FBUS'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.939 ns" { FBUS~10 FBUS } "NODE_NAME" } } { "KZQ.vhd" "" { Text "E:/Quartus_two/cpu/¿ØÖÆÆ÷/KZQ.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.072 ns ( 30.12 % ) " "Info: Total cell delay = 4.072 ns ( 30.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.447 ns ( 69.88 % ) " "Info: Total interconnect delay = 9.447 ns ( 69.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.519 ns" { NOT1 M~1 FBUS~10 FBUS } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "13.519 ns" { NOT1 {} NOT1~combout {} M~1 {} FBUS~10 {} FBUS {} } { 0.000ns 0.000ns 5.704ns 1.446ns 2.297ns } { 0.000ns 0.842ns 0.150ns 0.438ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 20:12:03 2018 " "Info: Processing ended: Tue Jan 02 20:12:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
