
// ECE6370
// Author: Sohail Shareef 5985
//testbench for counter
`timescale 1ns/100ps
module testb_counter();
 reg pulse, clk, rst;

wire count;
 
counter cntr(pulse,clk,rst,count);

always 
 begin
  clk <= 0;
  #10;
  clk <= 1;
  #10;
 end // Note: Procedure repeats
// Vector Procedure
 initial 
  begin
#3 rst=1;
#40 pulse =0;
#40 pulse =1;
#20 rst=0;
#40 pulse =0;
#40 pulse =1;
#40 rst =1;
#40 rst =0;
#70 rst=1;


end
endmodule