/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   /home/thongp/zephyrproject/zephyr/samples/subsys/ipc/zephyr-application/micro_speech_openamp/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /memory@92400000
 *   4   /memory@92c00000
 *   5   /memory@942f0000
 *   6   /mclk
 *   7   /soc
 *   8   /cpus
 *   9   /cpus/cpu@0
 *   10  /cpus/cpu@0/interrupt-controller@0
 *   11  /soc/interrupt-controller@30a80000
 *   12  /soc/interrupt-controller@30a80000/interrupt-controller@1
 *   13  /soc/dma@30e00000
 *   14  /soc/iomuxc@30330000
 *   15  /soc/iomuxc@30330000/IOMUXC_SAI3_MCLK_SAI_MCLK_SAI3_MCLK
 *   16  /soc/iomuxc@30330000/IOMUXC_SAI3_RXD_SAI_RX_DATA_SAI3_RX_DATA0
 *   17  /soc/iomuxc@30330000/IOMUXC_SAI3_TXC_SAI_TX_BCLK_SAI3_TX_BCLK
 *   18  /soc/iomuxc@30330000/IOMUXC_SAI3_TXD_SAI_TX_DATA_SAI3_TX_DATA0
 *   19  /soc/iomuxc@30330000/IOMUXC_SAI3_TXFS_SAI_TX_SYNC_SAI3_TX_SYNC
 *   20  /soc/iomuxc@30330000/IOMUXC_I2C3_SCL_I2C_SCL_I2C3_SCL
 *   21  /soc/iomuxc@30330000/IOMUXC_I2C3_SDA_I2C_SDA_I2C3_SDA
 *   22  /soc/iomuxc@30330000/IOMUXC_SAI1_RXD0_GPIO_IO_GPIO4_IO2
 *   23  /soc/iomuxc@30330000/IOMUXC_SAI1_RXD2_ENET_MDC_ENET1_MDC
 *   24  /soc/iomuxc@30330000/IOMUXC_SAI1_RXD3_ENET_MDIO_ENET1_MDIO
 *   25  /soc/iomuxc@30330000/IOMUXC_SAI1_RXD4_ENET_RGMII_RD_ENET1_RGMII_RD0
 *   26  /soc/iomuxc@30330000/IOMUXC_SAI1_RXD5_ENET_RGMII_RD_ENET1_RGMII_RD1
 *   27  /soc/iomuxc@30330000/IOMUXC_SAI1_RXD6_ENET_RGMII_RD_ENET1_RGMII_RD2
 *   28  /soc/iomuxc@30330000/IOMUXC_SAI1_RXD7_ENET_RGMII_RD_ENET1_RGMII_RD3
 *   29  /soc/iomuxc@30330000/IOMUXC_SAI1_TXC_ENET_RGMII_RXC_ENET1_RGMII_RXC
 *   30  /soc/iomuxc@30330000/IOMUXC_SAI1_TXD0_ENET_RGMII_TD_ENET1_RGMII_TD0
 *   31  /soc/iomuxc@30330000/IOMUXC_SAI1_TXD1_ENET_RGMII_TD_ENET1_RGMII_TD1
 *   32  /soc/iomuxc@30330000/IOMUXC_SAI1_TXD2_ENET_RGMII_TD_ENET1_RGMII_TD2
 *   33  /soc/iomuxc@30330000/IOMUXC_SAI1_TXD3_ENET_RGMII_TD_ENET1_RGMII_TD3
 *   34  /soc/iomuxc@30330000/IOMUXC_SAI1_TXD4_ENET_RGMII_TX_CTL_ENET1_RGMII_TX_CTL
 *   35  /soc/iomuxc@30330000/IOMUXC_SAI1_TXD5_ENET_RGMII_TXC_ENET1_RGMII_TXC
 *   36  /soc/iomuxc@30330000/IOMUXC_SAI1_TXFS_ENET_RGMII_RX_CTL_ENET1_RGMII_RX_CTL
 *   37  /soc/iomuxc@30330000/IOMUXC_SAI5_RXC_PDM_CLK_PDM_CLK
 *   38  /soc/iomuxc@30330000/IOMUXC_SAI5_RXD0_PDM_BIT_STREAM_PDM_BIT_STREAM0
 *   39  /soc/iomuxc@30330000/IOMUXC_SAI5_RXD1_PDM_BIT_STREAM_PDM_BIT_STREAM1
 *   40  /soc/iomuxc@30330000/IOMUXC_SAI5_RXD2_PDM_BIT_STREAM_PDM_BIT_STREAM2
 *   41  /soc/iomuxc@30330000/IOMUXC_SAI5_RXD3_PDM_BIT_STREAM_PDM_BIT_STREAM3
 *   42  /soc/iomuxc@30330000/IOMUXC_UART2_RXD_UART_RX_UART2_RX
 *   43  /soc/iomuxc@30330000/IOMUXC_UART2_TXD_UART_TX_UART2_TX
 *   44  /soc/iomuxc@30330000/IOMUXC_UART4_RXD_UART_RX_UART4_RX
 *   45  /soc/iomuxc@30330000/IOMUXC_UART4_TXD_UART_TX_UART4_TX
 *   46  /soc/iomuxc@30330000/pinctrl
 *   47  /soc/iomuxc@30330000/pinctrl/sai3_default
 *   48  /soc/dai@30c30000
 *   49  /soc/mailbox@30e70000
 *   50  /soc/iomuxc@30330000/pinctrl/pdm_default
 *   51  /soc/micfil@30ca0000
 *   52  /soc/ccm@30380000
 *   53  /soc/interrupt-controller@30a80000/interrupt-controller@0
 *   54  /soc/iomuxc@30330000/pinctrl/uart4_default
 *   55  /soc/uart@30a60000
 *   56  /soc/interrupt-controller@30a80000/interrupt-controller@2
 *   57  /soc/iomuxc@30330000/pinctrl/pdm_default/group0
 *   58  /soc/iomuxc@30330000/pinctrl/pinmux_enet
 *   59  /soc/iomuxc@30330000/pinctrl/pinmux_enet/group0
 *   60  /soc/iomuxc@30330000/pinctrl/pinmux_enet/group1
 *   61  /soc/iomuxc@30330000/pinctrl/pinmux_enet/group2
 *   62  /soc/iomuxc@30330000/pinctrl/pinmux_i2c3
 *   63  /soc/iomuxc@30330000/pinctrl/pinmux_i2c3/group0
 *   64  /soc/iomuxc@30330000/pinctrl/pinmux_mdio
 *   65  /soc/iomuxc@30330000/pinctrl/pinmux_mdio/group0
 *   66  /soc/iomuxc@30330000/pinctrl/sai3_default/group0
 *   67  /soc/iomuxc@30330000/pinctrl/uart2_default
 *   68  /soc/iomuxc@30330000/pinctrl/uart2_default/group0
 *   69  /soc/iomuxc@30330000/pinctrl/uart4_default/group0
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FULL_NAME_UNQUOTED /
#define DT_N_FULL_NAME_TOKEN _
#define DT_N_FULL_NAME_UPPER_TOKEN _

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_FOREACH_ANCESTOR(fn) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 8
#define DT_N_CHILD_NUM_STATUS_OKAY 8
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_92400000) fn(DT_N_S_memory_92c00000) fn(DT_N_S_mclk) fn(DT_N_S_memory_942f0000)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_92400000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_92c00000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_942f0000)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_92400000, __VA_ARGS__) fn(DT_N_S_memory_92c00000, __VA_ARGS__) fn(DT_N_S_mclk, __VA_ARGS__) fn(DT_N_S_memory_942f0000, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_92400000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_92c00000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_942f0000, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_memory_92400000) fn(DT_N_S_memory_92c00000) fn(DT_N_S_mclk) fn(DT_N_S_memory_942f0000)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_92400000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_92c00000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_942f0000)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_memory_92400000, __VA_ARGS__) fn(DT_N_S_memory_92c00000, __VA_ARGS__) fn(DT_N_S_mclk, __VA_ARGS__) fn(DT_N_S_memory_942f0000, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_92400000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_92c00000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_mclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_942f0000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_HASH il7asoJjJEMhngUeSt4tHVu8Zxx4EFG_FDeJfL3_oPE

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /memory@92400000 */ \
	4, /* /memory@92c00000 */ \
	5, /* /memory@942f0000 */ \
	6, /* /mclk */ \
	7, /* /soc */ \
	8, /* /cpus */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_nxp DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_nxp 1
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"nxp"}
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_0 "nxp"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED nxp
#define DT_N_P_compatible_IDX_0_STRING_TOKEN nxp
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"
#define DT_N_S_aliases_FULL_NAME_UNQUOTED aliases
#define DT_N_S_aliases_FULL_NAME_TOKEN aliases
#define DT_N_S_aliases_FULL_NAME_UPPER_TOKEN ALIASES

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_aliases_HASH QavYY6yplHKhLPRKsRzaLCGlR0CWZ0JUNJakcBCfDXA

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"
#define DT_N_S_chosen_FULL_NAME_UNQUOTED chosen
#define DT_N_S_chosen_FULL_NAME_TOKEN chosen
#define DT_N_S_chosen_FULL_NAME_UPPER_TOKEN CHOSEN

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_chosen_HASH qNExeeLInzqaWpm1KroyYDk4lRIxVO2ig78mq_hOnA8

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2
#define DT_N_S_chosen_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /memory@92400000
 *
 * Node identifier: DT_N_S_memory_92400000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_92400000_PATH "/memory@92400000"

/* Node's name with unit-address: */
#define DT_N_S_memory_92400000_FULL_NAME "memory@92400000"
#define DT_N_S_memory_92400000_FULL_NAME_UNQUOTED memory@92400000
#define DT_N_S_memory_92400000_FULL_NAME_TOKEN memory_92400000
#define DT_N_S_memory_92400000_FULL_NAME_UPPER_TOKEN MEMORY_92400000

/* Node parent (/) identifier: */
#define DT_N_S_memory_92400000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_92400000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_memory_92400000_NODELABEL_NUM 1
#define DT_N_S_memory_92400000_FOREACH_NODELABEL(fn) fn(sram0)
#define DT_N_S_memory_92400000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram0, __VA_ARGS__)
#define DT_N_S_memory_92400000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_92400000_CHILD_NUM 0
#define DT_N_S_memory_92400000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_memory_92400000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_92400000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_92400000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_92400000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_92400000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_92400000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_92400000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_92400000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_memory_92400000_HASH BiSi7KeE12VqaYCnDp0hpNQz4_Th5B84d9IHD4uF6UM

/* Node's dependency ordinal: */
#define DT_N_S_memory_92400000_ORD 3
#define DT_N_S_memory_92400000_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_92400000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_92400000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_92400000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_memory_92400000
#define DT_N_NODELABEL_sram0  DT_N_S_memory_92400000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_92400000_REG_NUM 1
#define DT_N_S_memory_92400000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_92400000_REG_IDX_0_VAL_ADDRESS 2453667840 /* 0x92400000 */
#define DT_N_S_memory_92400000_REG_IDX_0_VAL_SIZE 524288 /* 0x80000 */
#define DT_N_S_memory_92400000_RANGES_NUM 0
#define DT_N_S_memory_92400000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_92400000_IRQ_NUM 0
#define DT_N_S_memory_92400000_IRQ_LEVEL 0
#define DT_N_S_memory_92400000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_92400000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_92400000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_92400000_P_reg {2453667840 /* 0x92400000 */, 524288 /* 0x80000 */}
#define DT_N_S_memory_92400000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_92400000_P_reg_IDX_0 2453667840
#define DT_N_S_memory_92400000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_92400000_P_reg_IDX_1 524288
#define DT_N_S_memory_92400000_P_reg_EXISTS 1
#define DT_N_S_memory_92400000_P_compatible {"mmio-sram"}
#define DT_N_S_memory_92400000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_92400000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_92400000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_92400000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_memory_92400000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_92400000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_92400000, compatible, 0)
#define DT_N_S_memory_92400000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_92400000, compatible, 0)
#define DT_N_S_memory_92400000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_92400000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_92400000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_92400000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_92400000_P_compatible_LEN 1
#define DT_N_S_memory_92400000_P_compatible_EXISTS 1
#define DT_N_S_memory_92400000_P_zephyr_deferred_init 0
#define DT_N_S_memory_92400000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_memory_92400000_P_wakeup_source 0
#define DT_N_S_memory_92400000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_92400000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_92400000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@92c00000
 *
 * Node identifier: DT_N_S_memory_92c00000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_92c00000_PATH "/memory@92c00000"

/* Node's name with unit-address: */
#define DT_N_S_memory_92c00000_FULL_NAME "memory@92c00000"
#define DT_N_S_memory_92c00000_FULL_NAME_UNQUOTED memory@92c00000
#define DT_N_S_memory_92c00000_FULL_NAME_TOKEN memory_92c00000
#define DT_N_S_memory_92c00000_FULL_NAME_UPPER_TOKEN MEMORY_92C00000

/* Node parent (/) identifier: */
#define DT_N_S_memory_92c00000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_92c00000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_memory_92c00000_NODELABEL_NUM 1
#define DT_N_S_memory_92c00000_FOREACH_NODELABEL(fn) fn(sram1)
#define DT_N_S_memory_92c00000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram1, __VA_ARGS__)
#define DT_N_S_memory_92c00000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_92c00000_CHILD_NUM 0
#define DT_N_S_memory_92c00000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_memory_92c00000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_92c00000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_92c00000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_92c00000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_92c00000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_92c00000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_92c00000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_92c00000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_memory_92c00000_HASH waGwHQHw6E3tiowq_QUTDz6AKkhS5tsNZoMvHinTXn8

/* Node's dependency ordinal: */
#define DT_N_S_memory_92c00000_ORD 4
#define DT_N_S_memory_92c00000_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_92c00000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_92c00000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_92c00000_EXISTS 1
#define DT_N_INST_1_mmio_sram DT_N_S_memory_92c00000
#define DT_N_NODELABEL_sram1  DT_N_S_memory_92c00000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_92c00000_REG_NUM 1
#define DT_N_S_memory_92c00000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_92c00000_REG_IDX_0_VAL_ADDRESS 2462056448 /* 0x92c00000 */
#define DT_N_S_memory_92c00000_REG_IDX_0_VAL_SIZE 524288 /* 0x80000 */
#define DT_N_S_memory_92c00000_RANGES_NUM 0
#define DT_N_S_memory_92c00000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_92c00000_IRQ_NUM 0
#define DT_N_S_memory_92c00000_IRQ_LEVEL 0
#define DT_N_S_memory_92c00000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_92c00000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_92c00000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_92c00000_P_reg {2462056448 /* 0x92c00000 */, 524288 /* 0x80000 */}
#define DT_N_S_memory_92c00000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_92c00000_P_reg_IDX_0 2462056448
#define DT_N_S_memory_92c00000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_92c00000_P_reg_IDX_1 524288
#define DT_N_S_memory_92c00000_P_reg_EXISTS 1
#define DT_N_S_memory_92c00000_P_compatible {"mmio-sram"}
#define DT_N_S_memory_92c00000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_92c00000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_92c00000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_92c00000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_memory_92c00000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_92c00000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_92c00000, compatible, 0)
#define DT_N_S_memory_92c00000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_92c00000, compatible, 0)
#define DT_N_S_memory_92c00000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_92c00000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_92c00000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_92c00000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_92c00000_P_compatible_LEN 1
#define DT_N_S_memory_92c00000_P_compatible_EXISTS 1
#define DT_N_S_memory_92c00000_P_zephyr_deferred_init 0
#define DT_N_S_memory_92c00000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_memory_92c00000_P_wakeup_source 0
#define DT_N_S_memory_92c00000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_92c00000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_92c00000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@942f0000
 *
 * Node identifier: DT_N_S_memory_942f0000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_942f0000_PATH "/memory@942f0000"

/* Node's name with unit-address: */
#define DT_N_S_memory_942f0000_FULL_NAME "memory@942f0000"
#define DT_N_S_memory_942f0000_FULL_NAME_UNQUOTED memory@942f0000
#define DT_N_S_memory_942f0000_FULL_NAME_TOKEN memory_942f0000
#define DT_N_S_memory_942f0000_FULL_NAME_UPPER_TOKEN MEMORY_942F0000

/* Node parent (/) identifier: */
#define DT_N_S_memory_942f0000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_942f0000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_memory_942f0000_NODELABEL_NUM 1
#define DT_N_S_memory_942f0000_FOREACH_NODELABEL(fn) fn(dspsram3)
#define DT_N_S_memory_942f0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dspsram3, __VA_ARGS__)
#define DT_N_S_memory_942f0000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_942f0000_CHILD_NUM 0
#define DT_N_S_memory_942f0000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_memory_942f0000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_942f0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_942f0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_942f0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_942f0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_942f0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_942f0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_942f0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_memory_942f0000_HASH 7CSZ2KCYykLn_VZ0R76jYj6wan_q_clBEDoliU6R1E0

/* Node's dependency ordinal: */
#define DT_N_S_memory_942f0000_ORD 5
#define DT_N_S_memory_942f0000_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_942f0000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_942f0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_942f0000_EXISTS 1
#define DT_N_INST_2_mmio_sram   DT_N_S_memory_942f0000
#define DT_N_NODELABEL_dspsram3 DT_N_S_memory_942f0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_942f0000_REG_NUM 1
#define DT_N_S_memory_942f0000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_942f0000_REG_IDX_0_VAL_ADDRESS 2486108160 /* 0x942f0000 */
#define DT_N_S_memory_942f0000_REG_IDX_0_VAL_SIZE 1114112 /* 0x110000 */
#define DT_N_S_memory_942f0000_RANGES_NUM 0
#define DT_N_S_memory_942f0000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_942f0000_IRQ_NUM 0
#define DT_N_S_memory_942f0000_IRQ_LEVEL 0
#define DT_N_S_memory_942f0000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_942f0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_942f0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_942f0000_P_reg {2486108160 /* 0x942f0000 */, 1114112 /* 0x110000 */}
#define DT_N_S_memory_942f0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_942f0000_P_reg_IDX_0 2486108160
#define DT_N_S_memory_942f0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_942f0000_P_reg_IDX_1 1114112
#define DT_N_S_memory_942f0000_P_reg_EXISTS 1
#define DT_N_S_memory_942f0000_P_compatible {"mmio-sram"}
#define DT_N_S_memory_942f0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_942f0000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_942f0000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_942f0000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_memory_942f0000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_942f0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_942f0000, compatible, 0)
#define DT_N_S_memory_942f0000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_942f0000, compatible, 0)
#define DT_N_S_memory_942f0000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_942f0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_942f0000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_942f0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_942f0000_P_compatible_LEN 1
#define DT_N_S_memory_942f0000_P_compatible_EXISTS 1
#define DT_N_S_memory_942f0000_P_zephyr_deferred_init 0
#define DT_N_S_memory_942f0000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_memory_942f0000_P_wakeup_source 0
#define DT_N_S_memory_942f0000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_942f0000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_942f0000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /mclk
 *
 * Node identifier: DT_N_S_mclk
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_mclk_PATH "/mclk"

/* Node's name with unit-address: */
#define DT_N_S_mclk_FULL_NAME "mclk"
#define DT_N_S_mclk_FULL_NAME_UNQUOTED mclk
#define DT_N_S_mclk_FULL_NAME_TOKEN mclk
#define DT_N_S_mclk_FULL_NAME_UPPER_TOKEN MCLK

/* Node parent (/) identifier: */
#define DT_N_S_mclk_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_mclk_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_mclk_NODELABEL_NUM 1
#define DT_N_S_mclk_FOREACH_NODELABEL(fn) fn(mclk1)
#define DT_N_S_mclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(mclk1, __VA_ARGS__)
#define DT_N_S_mclk_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_mclk_CHILD_NUM 0
#define DT_N_S_mclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_mclk_FOREACH_CHILD(fn) 
#define DT_N_S_mclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_mclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_mclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_mclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_mclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_mclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_mclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_mclk_HASH dSs52oYL3_PlLSGACuA0pBqUwRqVencnB3_C57gVNjI

/* Node's dependency ordinal: */
#define DT_N_S_mclk_ORD 6
#define DT_N_S_mclk_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_mclk_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_mclk_SUPPORTS_ORDS \
	48, /* /soc/dai@30c30000 */

/* Existence and alternate IDs: */
#define DT_N_S_mclk_EXISTS 1
#define DT_N_INST_0_fixed_clock DT_N_S_mclk
#define DT_N_NODELABEL_mclk1    DT_N_S_mclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_mclk_REG_NUM 0
#define DT_N_S_mclk_RANGES_NUM 0
#define DT_N_S_mclk_FOREACH_RANGE(fn) 
#define DT_N_S_mclk_IRQ_NUM 0
#define DT_N_S_mclk_IRQ_LEVEL 0
#define DT_N_S_mclk_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_mclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_mclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_mclk_P_clock_frequency 12288000
#define DT_N_S_mclk_P_clock_frequency_EXISTS 1
#define DT_N_S_mclk_P_compatible {"fixed-clock"}
#define DT_N_S_mclk_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_mclk_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_mclk_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_mclk_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_mclk_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_mclk_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_mclk, compatible, 0)
#define DT_N_S_mclk_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_mclk, compatible, 0)
#define DT_N_S_mclk_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_mclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_mclk_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_mclk, compatible, 0, __VA_ARGS__)
#define DT_N_S_mclk_P_compatible_LEN 1
#define DT_N_S_mclk_P_compatible_EXISTS 1
#define DT_N_S_mclk_P_zephyr_deferred_init 0
#define DT_N_S_mclk_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_mclk_P_wakeup_source 0
#define DT_N_S_mclk_P_wakeup_source_EXISTS 1
#define DT_N_S_mclk_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_mclk_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"
#define DT_N_S_soc_FULL_NAME_UNQUOTED soc
#define DT_N_S_soc_FULL_NAME_TOKEN soc
#define DT_N_S_soc_FULL_NAME_UPPER_TOKEN SOC

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 8
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 5
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_30a80000) fn(DT_N_S_soc_S_ccm_30380000) fn(DT_N_S_soc_S_dma_30e00000) fn(DT_N_S_soc_S_dai_30c30000) fn(DT_N_S_soc_S_micfil_30ca0000) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc_S_uart_30a60000) fn(DT_N_S_soc_S_mailbox_30e70000)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_30a80000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ccm_30380000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_30e00000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dai_30c30000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_micfil_30ca0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30a60000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mailbox_30e70000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000, __VA_ARGS__) fn(DT_N_S_soc_S_ccm_30380000, __VA_ARGS__) fn(DT_N_S_soc_S_dma_30e00000, __VA_ARGS__) fn(DT_N_S_soc_S_dai_30c30000, __VA_ARGS__) fn(DT_N_S_soc_S_micfil_30ca0000, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_30a60000, __VA_ARGS__) fn(DT_N_S_soc_S_mailbox_30e70000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ccm_30380000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_30e00000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dai_30c30000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_micfil_30ca0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30a60000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mailbox_30e70000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_30a80000) fn(DT_N_S_soc_S_ccm_30380000) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc_S_uart_30a60000) fn(DT_N_S_soc_S_mailbox_30e70000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_30a80000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ccm_30380000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30a60000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mailbox_30e70000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000, __VA_ARGS__) fn(DT_N_S_soc_S_ccm_30380000, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_30a60000, __VA_ARGS__) fn(DT_N_S_soc_S_mailbox_30e70000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_ccm_30380000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_30a60000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mailbox_30e70000, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_HASH DcVqqq9YzG86l3_Hk7pNncUh2rnHG8USjbVY6wBdFts

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 7
#define DT_N_S_soc_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	11, /* /soc/interrupt-controller@30a80000 */ \
	13, /* /soc/dma@30e00000 */ \
	14, /* /soc/iomuxc@30330000 */ \
	48, /* /soc/dai@30c30000 */ \
	49, /* /soc/mailbox@30e70000 */ \
	51, /* /soc/micfil@30ca0000 */ \
	52, /* /soc/ccm@30380000 */ \
	55, /* /soc/uart@30a60000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"
#define DT_N_S_cpus_FULL_NAME_UNQUOTED cpus
#define DT_N_S_cpus_FULL_NAME_TOKEN cpus
#define DT_N_S_cpus_FULL_NAME_UPPER_TOKEN CPUS

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 1
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_HASH iL3XRGZVvvtpNJqKV0_jvtuXF7m6kgky4nI2ifizwdg

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 8
#define DT_N_S_cpus_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	9, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = cdns,tensilica-xtensa-lx6):
 *   $ZEPHYR_BASE/dts/bindings/cpu/cdns,tensilica-xtensa-lx6.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UNQUOTED cpu@0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_TOKEN cpu_0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UPPER_TOKEN CPU_0

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) fn(cpu0)
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpu0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 1
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_HASH Su0JBbOtM0QIxe_1ka2Xvgw4rk1QaIlMIj8Rp_v4yVQ

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 9
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	8, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	10, /* /cpus/cpu@0/interrupt-controller@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_cdns_tensilica_xtensa_lx6 DT_N_S_cpus_S_cpu_0
#define DT_N_NODELABEL_cpu0                   DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_cdns_tensilica_xtensa_lx6 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "Cadence Design Systems Inc."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "tensilica-xtensa-lx6"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"cdns,tensilica-xtensa-lx6"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "cdns,tensilica-xtensa-lx6"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED cdns,tensilica-xtensa-lx6
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN cdns_tensilica_xtensa_lx6
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN CDNS_TENSILICA_XTENSA_LX6
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/interrupt-controller@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0
 *
 * Binding (compatible = cdns,xtensa-core-intc):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/cdns,xtensa-core-intc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_PATH "/cpus/cpu@0/interrupt-controller@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_FULL_NAME "interrupt-controller@0"
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_FULL_NAME_UNQUOTED interrupt-controller@0
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_FULL_NAME_TOKEN interrupt_controller_0
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_0

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_PARENT DT_N_S_cpus_S_cpu_0

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_FOREACH_NODELABEL(fn) fn(clic)
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(clic, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_HASH EPcEsOcrhMqURWeuFHSmzmhpU1j1slGCnSMKmUFPWr8

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_ORD 10
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_REQUIRES_ORDS \
	9, /* /cpus/cpu@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_SUPPORTS_ORDS \
	12, /* /soc/interrupt-controller@30a80000/interrupt-controller@1 */ \
	49, /* /soc/mailbox@30e70000 */ \
	53, /* /soc/interrupt-controller@30a80000/interrupt-controller@0 */ \
	56, /* /soc/interrupt-controller@30a80000/interrupt-controller@2 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_EXISTS 1
#define DT_N_INST_0_cdns_xtensa_core_intc DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0
#define DT_N_NODELABEL_clic               DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_COMPAT_MATCHES_cdns_xtensa_core_intc 1
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_COMPAT_VENDOR_IDX_0 "Cadence Design Systems Inc."
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_COMPAT_MODEL_IDX_0 "xtensa-core-intc"
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_interrupt_controller 1
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_interrupt_controller_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_compatible {"cdns,xtensa-core-intc"}
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_compatible_IDX_0 "cdns,xtensa-core-intc"
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_compatible_IDX_0_STRING_UNQUOTED cdns,xtensa-core-intc
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_compatible_IDX_0_STRING_TOKEN cdns_xtensa_core_intc
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_compatible_IDX_0_STRING_UPPER_TOKEN CDNS_XTENSA_CORE_INTC
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@30a80000
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_30a80000
 *
 * Binding (compatible = nxp,irqsteer-intc):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/nxp,irqsteer-intc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_PATH "/soc/interrupt-controller@30a80000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_FULL_NAME "interrupt-controller@30a80000"
#define DT_N_S_soc_S_interrupt_controller_30a80000_FULL_NAME_UNQUOTED interrupt-controller@30a80000
#define DT_N_S_soc_S_interrupt_controller_30a80000_FULL_NAME_TOKEN interrupt_controller_30a80000
#define DT_N_S_soc_S_interrupt_controller_30a80000_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_30A80000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_FOREACH_NODELABEL(fn) fn(irqsteer)
#define DT_N_S_soc_S_interrupt_controller_30a80000_FOREACH_NODELABEL_VARGS(fn, ...) fn(irqsteer, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_30a80000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_30a80000_CHILD_NUM 3
#define DT_N_S_soc_S_interrupt_controller_30a80000_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_soc_S_interrupt_controller_30a80000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2)
#define DT_N_S_soc_S_interrupt_controller_30a80000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2)
#define DT_N_S_soc_S_interrupt_controller_30a80000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_30a80000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_30a80000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2)
#define DT_N_S_soc_S_interrupt_controller_30a80000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2)
#define DT_N_S_soc_S_interrupt_controller_30a80000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_30a80000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_HASH ATNYjDOlKvuI36U8CFB8jy90wt8rqs9yvQP71wxMun4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_ORD 11
#define DT_N_S_soc_S_interrupt_controller_30a80000_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_REQUIRES_ORDS \
	7, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_SUPPORTS_ORDS \
	12, /* /soc/interrupt-controller@30a80000/interrupt-controller@1 */ \
	53, /* /soc/interrupt-controller@30a80000/interrupt-controller@0 */ \
	56, /* /soc/interrupt-controller@30a80000/interrupt-controller@2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_EXISTS 1
#define DT_N_INST_0_nxp_irqsteer_intc DT_N_S_soc_S_interrupt_controller_30a80000
#define DT_N_NODELABEL_irqsteer       DT_N_S_soc_S_interrupt_controller_30a80000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_REG_IDX_0_VAL_ADDRESS 816316416 /* 0x30a80000 */
#define DT_N_S_soc_S_interrupt_controller_30a80000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_interrupt_controller_30a80000_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_COMPAT_MATCHES_nxp_irqsteer_intc 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_interrupt_controller_30a80000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_COMPAT_MODEL_IDX_0 "irqsteer-intc"
#define DT_N_S_soc_S_interrupt_controller_30a80000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_reg {816316416 /* 0x30a80000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_reg_IDX_0 816316416
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_compatible {"nxp,irqsteer-intc"}
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_compatible_IDX_0 "nxp,irqsteer-intc"
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_compatible_IDX_0_STRING_UNQUOTED nxp,irqsteer-intc
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_compatible_IDX_0_STRING_TOKEN nxp_irqsteer_intc
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IRQSTEER_INTC
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_30a80000, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_30a80000, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@30a80000/interrupt-controller@1
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1
 *
 * Binding (compatible = nxp,irqsteer-master):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/nxp,irqsteer-master.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_PATH "/soc/interrupt-controller@30a80000/interrupt-controller@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_FULL_NAME "interrupt-controller@1"
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_FULL_NAME_UNQUOTED interrupt-controller@1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_FULL_NAME_TOKEN interrupt_controller_1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_1

/* Node parent (/soc/interrupt-controller@30a80000) identifier: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_PARENT DT_N_S_soc_S_interrupt_controller_30a80000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_FOREACH_NODELABEL(fn) fn(master1)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(master1, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_interrupt_controller_30a80000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_HASH n_LuD4dUbQXi1U1fmXBExyI355eW4unrFKxeLF1nV8A

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_ORD 12
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_REQUIRES_ORDS \
	10, /* /cpus/cpu@0/interrupt-controller@0 */ \
	11, /* /soc/interrupt-controller@30a80000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_SUPPORTS_ORDS \
	13, /* /soc/dma@30e00000 */ \
	48, /* /soc/dai@30c30000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_EXISTS 1
#define DT_N_INST_1_nxp_irqsteer_master DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1
#define DT_N_NODELABEL_master1          DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_REG_IDX_0_VAL_ADDRESS 1 /* 0x1 */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_IRQ_NUM 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_IRQ_IDX_0_VAL_irq 20
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_IRQ_IDX_0_VAL_sense 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_IRQ_IDX_0_VAL_sense_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_IRQ_IDX_0_CONTROLLER DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_IRQ_LEVEL 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_COMPAT_MATCHES_nxp_irqsteer_master 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_COMPAT_MODEL_IDX_0 "irqsteer-master"
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_reg {1 /* 0x1 */}
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_reg_IDX_0 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_compatible {"nxp,irqsteer-master"}
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_compatible_IDX_0 "nxp,irqsteer-master"
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_compatible_IDX_0_STRING_UNQUOTED nxp,irqsteer-master
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_compatible_IDX_0_STRING_TOKEN nxp_irqsteer_master
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IRQSTEER_MASTER
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dma@30e00000
 *
 * Node identifier: DT_N_S_soc_S_dma_30e00000
 *
 * Binding (compatible = nxp,sdma):
 *   $ZEPHYR_BASE/dts/bindings/dma/nxp,sdma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dma_30e00000_PATH "/soc/dma@30e00000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dma_30e00000_FULL_NAME "dma@30e00000"
#define DT_N_S_soc_S_dma_30e00000_FULL_NAME_UNQUOTED dma@30e00000
#define DT_N_S_soc_S_dma_30e00000_FULL_NAME_TOKEN dma_30e00000
#define DT_N_S_soc_S_dma_30e00000_FULL_NAME_UPPER_TOKEN DMA_30E00000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_30e00000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dma_30e00000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dma_30e00000_NODELABEL_NUM 1
#define DT_N_S_soc_S_dma_30e00000_FOREACH_NODELABEL(fn) fn(sdma3)
#define DT_N_S_soc_S_dma_30e00000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sdma3, __VA_ARGS__)
#define DT_N_S_soc_S_dma_30e00000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dma_30e00000_CHILD_NUM 0
#define DT_N_S_soc_S_dma_30e00000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dma_30e00000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dma_30e00000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_30e00000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_30e00000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dma_30e00000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dma_30e00000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_30e00000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_30e00000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dma_30e00000_HASH SX4_J1OediZ68vuRH7Ee1JqDYFq1gNPCr8MEWAedEMU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dma_30e00000_ORD 13
#define DT_N_S_soc_S_dma_30e00000_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dma_30e00000_REQUIRES_ORDS \
	7, /* /soc */ \
	12, /* /soc/interrupt-controller@30a80000/interrupt-controller@1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dma_30e00000_SUPPORTS_ORDS \
	48, /* /soc/dai@30c30000 */ \
	51, /* /soc/micfil@30ca0000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dma_30e00000_EXISTS 1
#define DT_N_INST_0_nxp_sdma DT_N_S_soc_S_dma_30e00000
#define DT_N_NODELABEL_sdma3 DT_N_S_soc_S_dma_30e00000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dma_30e00000_REG_NUM 1
#define DT_N_S_soc_S_dma_30e00000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_REG_IDX_0_VAL_ADDRESS 819986432 /* 0x30e00000 */
#define DT_N_S_soc_S_dma_30e00000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_dma_30e00000_RANGES_NUM 0
#define DT_N_S_soc_S_dma_30e00000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dma_30e00000_IRQ_NUM 3
#define DT_N_S_soc_S_dma_30e00000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_IRQ_IDX_0_VAL_irq 2
#define DT_N_S_soc_S_dma_30e00000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1
#define DT_N_S_soc_S_dma_30e00000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_IRQ_IDX_1_VAL_irq 0
#define DT_N_S_soc_S_dma_30e00000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1
#define DT_N_S_soc_S_dma_30e00000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_IRQ_IDX_2_VAL_irq 0
#define DT_N_S_soc_S_dma_30e00000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1
#define DT_N_S_soc_S_dma_30e00000_IRQ_LEVEL 2
#define DT_N_S_soc_S_dma_30e00000_COMPAT_MATCHES_nxp_sdma 1
#define DT_N_S_soc_S_dma_30e00000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_dma_30e00000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_COMPAT_MODEL_IDX_0 "sdma"
#define DT_N_S_soc_S_dma_30e00000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dma_30e00000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dma_30e00000_P_reg {819986432 /* 0x30e00000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_dma_30e00000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_P_reg_IDX_0 819986432
#define DT_N_S_soc_S_dma_30e00000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_dma_30e00000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_P_status "disabled"
#define DT_N_S_soc_S_dma_30e00000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_dma_30e00000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dma_30e00000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dma_30e00000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_dma_30e00000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_dma_30e00000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_30e00000, status, 0)
#define DT_N_S_soc_S_dma_30e00000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_30e00000, status, 0)
#define DT_N_S_soc_S_dma_30e00000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_30e00000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_30e00000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_30e00000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_30e00000_P_status_LEN 1
#define DT_N_S_soc_S_dma_30e00000_P_status_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_P_compatible {"nxp,sdma"}
#define DT_N_S_soc_S_dma_30e00000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_P_compatible_IDX_0 "nxp,sdma"
#define DT_N_S_soc_S_dma_30e00000_P_compatible_IDX_0_STRING_UNQUOTED nxp,sdma
#define DT_N_S_soc_S_dma_30e00000_P_compatible_IDX_0_STRING_TOKEN nxp_sdma
#define DT_N_S_soc_S_dma_30e00000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_SDMA
#define DT_N_S_soc_S_dma_30e00000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_30e00000, compatible, 0)
#define DT_N_S_soc_S_dma_30e00000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_30e00000, compatible, 0)
#define DT_N_S_soc_S_dma_30e00000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_30e00000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_30e00000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_30e00000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_30e00000_P_compatible_LEN 1
#define DT_N_S_soc_S_dma_30e00000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_P_interrupts {2 /* 0x2 */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dma_30e00000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_P_interrupts_IDX_0 2
#define DT_N_S_soc_S_dma_30e00000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dma_30e00000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_dma_30e00000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1
#define DT_N_S_soc_S_dma_30e00000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1
#define DT_N_S_soc_S_dma_30e00000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1
#define DT_N_S_soc_S_dma_30e00000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_30e00000, interrupt_parent, 0)
#define DT_N_S_soc_S_dma_30e00000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_30e00000, interrupt_parent, 0)
#define DT_N_S_soc_S_dma_30e00000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_30e00000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_30e00000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_30e00000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_30e00000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_dma_30e00000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dma_30e00000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_P_wakeup_source 0
#define DT_N_S_soc_S_dma_30e00000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dma_30e00000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dma_30e00000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000
 *
 * Binding (compatible = nxp,imx-iomuxc):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nxp,imx-iomuxc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_PATH "/soc/iomuxc@30330000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_FULL_NAME "iomuxc@30330000"
#define DT_N_S_soc_S_iomuxc_30330000_FULL_NAME_UNQUOTED iomuxc@30330000
#define DT_N_S_soc_S_iomuxc_30330000_FULL_NAME_TOKEN iomuxc_30330000
#define DT_N_S_soc_S_iomuxc_30330000_FULL_NAME_UPPER_TOKEN IOMUXC_30330000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_NODELABEL(fn) fn(iomuxc)
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_CHILD_NUM 32
#define DT_N_S_soc_S_iomuxc_30330000_CHILD_NUM_STATUS_OKAY 32
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx)
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx)
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx)
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx)
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_HASH CzjeaEz4_phLV4tSK9_vPZNUYY57dJPEwJbLTiK_QEo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_ORD 14
#define DT_N_S_soc_S_iomuxc_30330000_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_REQUIRES_ORDS \
	7, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_SUPPORTS_ORDS \
	15, /* /soc/iomuxc@30330000/IOMUXC_SAI3_MCLK_SAI_MCLK_SAI3_MCLK */ \
	16, /* /soc/iomuxc@30330000/IOMUXC_SAI3_RXD_SAI_RX_DATA_SAI3_RX_DATA0 */ \
	17, /* /soc/iomuxc@30330000/IOMUXC_SAI3_TXC_SAI_TX_BCLK_SAI3_TX_BCLK */ \
	18, /* /soc/iomuxc@30330000/IOMUXC_SAI3_TXD_SAI_TX_DATA_SAI3_TX_DATA0 */ \
	19, /* /soc/iomuxc@30330000/IOMUXC_SAI3_TXFS_SAI_TX_SYNC_SAI3_TX_SYNC */ \
	20, /* /soc/iomuxc@30330000/IOMUXC_I2C3_SCL_I2C_SCL_I2C3_SCL */ \
	21, /* /soc/iomuxc@30330000/IOMUXC_I2C3_SDA_I2C_SDA_I2C3_SDA */ \
	22, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD0_GPIO_IO_GPIO4_IO2 */ \
	23, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD2_ENET_MDC_ENET1_MDC */ \
	24, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD3_ENET_MDIO_ENET1_MDIO */ \
	25, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD4_ENET_RGMII_RD_ENET1_RGMII_RD0 */ \
	26, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD5_ENET_RGMII_RD_ENET1_RGMII_RD1 */ \
	27, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD6_ENET_RGMII_RD_ENET1_RGMII_RD2 */ \
	28, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD7_ENET_RGMII_RD_ENET1_RGMII_RD3 */ \
	29, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXC_ENET_RGMII_RXC_ENET1_RGMII_RXC */ \
	30, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD0_ENET_RGMII_TD_ENET1_RGMII_TD0 */ \
	31, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD1_ENET_RGMII_TD_ENET1_RGMII_TD1 */ \
	32, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD2_ENET_RGMII_TD_ENET1_RGMII_TD2 */ \
	33, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD3_ENET_RGMII_TD_ENET1_RGMII_TD3 */ \
	34, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD4_ENET_RGMII_TX_CTL_ENET1_RGMII_TX_CTL */ \
	35, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD5_ENET_RGMII_TXC_ENET1_RGMII_TXC */ \
	36, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXFS_ENET_RGMII_RX_CTL_ENET1_RGMII_RX_CTL */ \
	37, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXC_PDM_CLK_PDM_CLK */ \
	38, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXD0_PDM_BIT_STREAM_PDM_BIT_STREAM0 */ \
	39, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXD1_PDM_BIT_STREAM_PDM_BIT_STREAM1 */ \
	40, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXD2_PDM_BIT_STREAM_PDM_BIT_STREAM2 */ \
	41, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXD3_PDM_BIT_STREAM_PDM_BIT_STREAM3 */ \
	42, /* /soc/iomuxc@30330000/IOMUXC_UART2_RXD_UART_RX_UART2_RX */ \
	43, /* /soc/iomuxc@30330000/IOMUXC_UART2_TXD_UART_TX_UART2_TX */ \
	44, /* /soc/iomuxc@30330000/IOMUXC_UART4_RXD_UART_RX_UART4_RX */ \
	45, /* /soc/iomuxc@30330000/IOMUXC_UART4_TXD_UART_TX_UART4_TX */ \
	46, /* /soc/iomuxc@30330000/pinctrl */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_EXISTS 1
#define DT_N_INST_0_nxp_imx_iomuxc DT_N_S_soc_S_iomuxc_30330000
#define DT_N_NODELABEL_iomuxc      DT_N_S_soc_S_iomuxc_30330000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_REG_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_REG_IDX_0_VAL_ADDRESS 808648704 /* 0x30330000 */
#define DT_N_S_soc_S_iomuxc_30330000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_iomuxc_30330000_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_COMPAT_MATCHES_nxp_imx_iomuxc 1
#define DT_N_S_soc_S_iomuxc_30330000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_iomuxc_30330000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_COMPAT_MODEL_IDX_0 "imx-iomuxc"
#define DT_N_S_soc_S_iomuxc_30330000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_P_reg {808648704 /* 0x30330000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_iomuxc_30330000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_P_reg_IDX_0 808648704
#define DT_N_S_soc_S_iomuxc_30330000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_iomuxc_30330000_P_reg_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_P_status "okay"
#define DT_N_S_soc_S_iomuxc_30330000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_iomuxc_30330000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_iomuxc_30330000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_iomuxc_30330000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_iomuxc_30330000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000, status, 0)
#define DT_N_S_soc_S_iomuxc_30330000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000, status, 0)
#define DT_N_S_soc_S_iomuxc_30330000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_P_status_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_P_status_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible {"nxp,imx-iomuxc"}
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_IDX_0 "nxp,imx-iomuxc"
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-iomuxc
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_iomuxc
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_IOMUXC
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000, compatible, 0)
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000, compatible, 0)
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_iomuxc_30330000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_P_wakeup_source 0
#define DT_N_S_soc_S_iomuxc_30330000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_iomuxc_30330000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI3_MCLK_SAI_MCLK_SAI3_MCLK
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_PATH "/soc/iomuxc@30330000/IOMUXC_SAI3_MCLK_SAI_MCLK_SAI3_MCLK"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_FULL_NAME "IOMUXC_SAI3_MCLK_SAI_MCLK_SAI3_MCLK"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_FULL_NAME_UNQUOTED IOMUXC_SAI3_MCLK_SAI_MCLK_SAI3_MCLK
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_FULL_NAME_TOKEN IOMUXC_SAI3_MCLK_SAI_MCLK_SAI3_MCLK
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_FULL_NAME_UPPER_TOKEN IOMUXC_SAI3_MCLK_SAI_MCLK_SAI3_MCLK

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_FOREACH_NODELABEL(fn) fn(iomuxc_sai3_mclk_sai_mclk_sai3_mclk)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai3_mclk_sai_mclk_sai3_mclk, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_HASH nicpq8_kfd_1zeg7btM3xqOSn7YjBLUTMeLKVeK0SNU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_ORD 15
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	47, /* /soc/iomuxc@30330000/pinctrl/sai3_default */ \
	66, /* /soc/iomuxc@30330000/pinctrl/sai3_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai3_mclk_sai_mclk_sai3_mclk DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pinmux {808649168 /* 0x303301d0 */, 0 /* 0x0 */, 808649952 /* 0x303304e0 */, 2 /* 0x2 */, 808649776 /* 0x30330430 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pinmux_IDX_0 808649168
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pinmux_IDX_2 808649952
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pinmux_IDX_3 2
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pinmux_IDX_4 808649776
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI3_RXD_SAI_RX_DATA_SAI3_RX_DATA0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_PATH "/soc/iomuxc@30330000/IOMUXC_SAI3_RXD_SAI_RX_DATA_SAI3_RX_DATA0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_FULL_NAME "IOMUXC_SAI3_RXD_SAI_RX_DATA_SAI3_RX_DATA0"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_FULL_NAME_UNQUOTED IOMUXC_SAI3_RXD_SAI_RX_DATA_SAI3_RX_DATA0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_FULL_NAME_TOKEN IOMUXC_SAI3_RXD_SAI_RX_DATA_SAI3_RX_DATA0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_FULL_NAME_UPPER_TOKEN IOMUXC_SAI3_RXD_SAI_RX_DATA_SAI3_RX_DATA0

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_FOREACH_NODELABEL(fn) fn(iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_HASH uSOUeB08hLF8bx0lXYm01r8SH8z6PBYgdAqjcVpbLdI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_ORD 16
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	47, /* /soc/iomuxc@30330000/pinctrl/sai3_default */ \
	66, /* /soc/iomuxc@30330000/pinctrl/sai3_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pinmux {808649152 /* 0x303301c0 */, 0 /* 0x0 */, 808649956 /* 0x303304e4 */, 1 /* 0x1 */, 808649760 /* 0x30330420 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pinmux_IDX_0 808649152
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pinmux_IDX_2 808649956
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pinmux_IDX_3 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pinmux_IDX_4 808649760
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI3_TXC_SAI_TX_BCLK_SAI3_TX_BCLK
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_PATH "/soc/iomuxc@30330000/IOMUXC_SAI3_TXC_SAI_TX_BCLK_SAI3_TX_BCLK"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_FULL_NAME "IOMUXC_SAI3_TXC_SAI_TX_BCLK_SAI3_TX_BCLK"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_FULL_NAME_UNQUOTED IOMUXC_SAI3_TXC_SAI_TX_BCLK_SAI3_TX_BCLK
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_FULL_NAME_TOKEN IOMUXC_SAI3_TXC_SAI_TX_BCLK_SAI3_TX_BCLK
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_FULL_NAME_UPPER_TOKEN IOMUXC_SAI3_TXC_SAI_TX_BCLK_SAI3_TX_BCLK

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_FOREACH_NODELABEL(fn) fn(iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_HASH ciDjQYVYd5kG93DlsZXXejwc4acLBt6PfYmlvCPaGqQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_ORD 17
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	47, /* /soc/iomuxc@30330000/pinctrl/sai3_default */ \
	66, /* /soc/iomuxc@30330000/pinctrl/sai3_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pinmux {808649160 /* 0x303301c8 */, 0 /* 0x0 */, 808649960 /* 0x303304e8 */, 1 /* 0x1 */, 808649768 /* 0x30330428 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pinmux_IDX_0 808649160
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pinmux_IDX_2 808649960
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pinmux_IDX_3 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pinmux_IDX_4 808649768
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI3_TXD_SAI_TX_DATA_SAI3_TX_DATA0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_PATH "/soc/iomuxc@30330000/IOMUXC_SAI3_TXD_SAI_TX_DATA_SAI3_TX_DATA0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_FULL_NAME "IOMUXC_SAI3_TXD_SAI_TX_DATA_SAI3_TX_DATA0"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_FULL_NAME_UNQUOTED IOMUXC_SAI3_TXD_SAI_TX_DATA_SAI3_TX_DATA0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_FULL_NAME_TOKEN IOMUXC_SAI3_TXD_SAI_TX_DATA_SAI3_TX_DATA0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_FULL_NAME_UPPER_TOKEN IOMUXC_SAI3_TXD_SAI_TX_DATA_SAI3_TX_DATA0

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_FOREACH_NODELABEL(fn) fn(iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_HASH bLG_ez7RDpjLBCRb_Wzz_T44j4yWd9tFKqQAM6vXIEo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_ORD 18
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	47, /* /soc/iomuxc@30330000/pinctrl/sai3_default */ \
	66, /* /soc/iomuxc@30330000/pinctrl/sai3_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pinmux {808649164 /* 0x303301cc */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649772 /* 0x3033042c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pinmux_IDX_0 808649164
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pinmux_IDX_4 808649772
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI3_TXFS_SAI_TX_SYNC_SAI3_TX_SYNC
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_PATH "/soc/iomuxc@30330000/IOMUXC_SAI3_TXFS_SAI_TX_SYNC_SAI3_TX_SYNC"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_FULL_NAME "IOMUXC_SAI3_TXFS_SAI_TX_SYNC_SAI3_TX_SYNC"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_FULL_NAME_UNQUOTED IOMUXC_SAI3_TXFS_SAI_TX_SYNC_SAI3_TX_SYNC
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_FULL_NAME_TOKEN IOMUXC_SAI3_TXFS_SAI_TX_SYNC_SAI3_TX_SYNC
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_FULL_NAME_UPPER_TOKEN IOMUXC_SAI3_TXFS_SAI_TX_SYNC_SAI3_TX_SYNC

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_FOREACH_NODELABEL(fn) fn(iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_HASH _DvJOLYFzBiyYQEMx3K8cA7_FdCV_ZODcsWyQs4nfVQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_ORD 19
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	47, /* /soc/iomuxc@30330000/pinctrl/sai3_default */ \
	66, /* /soc/iomuxc@30330000/pinctrl/sai3_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pinmux {808649156 /* 0x303301c4 */, 0 /* 0x0 */, 808649964 /* 0x303304ec */, 1 /* 0x1 */, 808649764 /* 0x30330424 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pinmux_IDX_0 808649156
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pinmux_IDX_2 808649964
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pinmux_IDX_3 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pinmux_IDX_4 808649764
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_I2C3_SCL_I2C_SCL_I2C3_SCL
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_PATH "/soc/iomuxc@30330000/IOMUXC_I2C3_SCL_I2C_SCL_I2C3_SCL"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_FULL_NAME "IOMUXC_I2C3_SCL_I2C_SCL_I2C3_SCL"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_FULL_NAME_UNQUOTED IOMUXC_I2C3_SCL_I2C_SCL_I2C3_SCL
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_FULL_NAME_TOKEN IOMUXC_I2C3_SCL_I2C_SCL_I2C3_SCL
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_FULL_NAME_UPPER_TOKEN IOMUXC_I2C3_SCL_I2C_SCL_I2C3_SCL

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_FOREACH_NODELABEL(fn) fn(iomuxc_i2c3_scl_i2c_scl_i2c3_scl)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_i2c3_scl_i2c_scl_i2c3_scl, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_HASH NQpJBaMsap8zgq4Rs5NYpbNXAZBU99YsewPOMLcagjs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_ORD 20
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	62, /* /soc/iomuxc@30330000/pinctrl/pinmux_i2c3 */ \
	63, /* /soc/iomuxc@30330000/pinctrl/pinmux_i2c3/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_EXISTS 1
#define DT_N_NODELABEL_iomuxc_i2c3_scl_i2c_scl_i2c3_scl DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pinmux {808649232 /* 0x30330210 */, 0 /* 0x0 */, 808650164 /* 0x303305b4 */, 4 /* 0x4 */, 808649840 /* 0x30330470 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pinmux_IDX_0 808649232
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pinmux_IDX_2 808650164
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pinmux_IDX_3 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pinmux_IDX_4 808649840
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_I2C3_SDA_I2C_SDA_I2C3_SDA
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_PATH "/soc/iomuxc@30330000/IOMUXC_I2C3_SDA_I2C_SDA_I2C3_SDA"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_FULL_NAME "IOMUXC_I2C3_SDA_I2C_SDA_I2C3_SDA"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_FULL_NAME_UNQUOTED IOMUXC_I2C3_SDA_I2C_SDA_I2C3_SDA
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_FULL_NAME_TOKEN IOMUXC_I2C3_SDA_I2C_SDA_I2C3_SDA
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_FULL_NAME_UPPER_TOKEN IOMUXC_I2C3_SDA_I2C_SDA_I2C3_SDA

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_FOREACH_NODELABEL(fn) fn(iomuxc_i2c3_sda_i2c_sda_i2c3_sda)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_i2c3_sda_i2c_sda_i2c3_sda, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_HASH iylnvLmNEBJ6tuS_dxZ1MSiTTTAziVAu5snnSMZTw6c

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_ORD 21
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	62, /* /soc/iomuxc@30330000/pinctrl/pinmux_i2c3 */ \
	63, /* /soc/iomuxc@30330000/pinctrl/pinmux_i2c3/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_EXISTS 1
#define DT_N_NODELABEL_iomuxc_i2c3_sda_i2c_sda_i2c3_sda DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pinmux {808649236 /* 0x30330214 */, 0 /* 0x0 */, 808650168 /* 0x303305b8 */, 4 /* 0x4 */, 808649844 /* 0x30330474 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pinmux_IDX_0 808649236
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pinmux_IDX_2 808650168
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pinmux_IDX_3 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pinmux_IDX_4 808649844
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI1_RXD0_GPIO_IO_GPIO4_IO2
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_PATH "/soc/iomuxc@30330000/IOMUXC_SAI1_RXD0_GPIO_IO_GPIO4_IO2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_FULL_NAME "IOMUXC_SAI1_RXD0_GPIO_IO_GPIO4_IO2"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_FULL_NAME_UNQUOTED IOMUXC_SAI1_RXD0_GPIO_IO_GPIO4_IO2
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_FULL_NAME_TOKEN IOMUXC_SAI1_RXD0_GPIO_IO_GPIO4_IO2
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_FULL_NAME_UPPER_TOKEN IOMUXC_SAI1_RXD0_GPIO_IO_GPIO4_IO2

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_FOREACH_NODELABEL(fn) fn(iomuxc_sai1_rxd0_gpio_io_gpio4_io2)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai1_rxd0_gpio_io_gpio4_io2, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_HASH xyGB0yKjauDqFb15RR2WiViMATQxoi7yB4aP3Ef3HUU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_ORD 22
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	58, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet */ \
	61, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet/group2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai1_rxd0_gpio_io_gpio4_io2 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pinmux {808649040 /* 0x30330150 */, 5 /* 0x5 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649648 /* 0x303303b0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pinmux_IDX_0 808649040
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pinmux_IDX_1 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pinmux_IDX_4 808649648
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI1_RXD2_ENET_MDC_ENET1_MDC
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_PATH "/soc/iomuxc@30330000/IOMUXC_SAI1_RXD2_ENET_MDC_ENET1_MDC"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_FULL_NAME "IOMUXC_SAI1_RXD2_ENET_MDC_ENET1_MDC"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_FULL_NAME_UNQUOTED IOMUXC_SAI1_RXD2_ENET_MDC_ENET1_MDC
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_FULL_NAME_TOKEN IOMUXC_SAI1_RXD2_ENET_MDC_ENET1_MDC
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_FULL_NAME_UPPER_TOKEN IOMUXC_SAI1_RXD2_ENET_MDC_ENET1_MDC

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_FOREACH_NODELABEL(fn) fn(iomuxc_sai1_rxd2_enet_mdc_enet1_mdc)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_HASH AlaYSPRq_RVvDUqgXxs0nzPisBPN3FPQJ_0kfOxsbMA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_ORD 23
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	64, /* /soc/iomuxc@30330000/pinctrl/pinmux_mdio */ \
	65, /* /soc/iomuxc@30330000/pinctrl/pinmux_mdio/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pinmux {808649048 /* 0x30330158 */, 4 /* 0x4 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649656 /* 0x303303b8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pinmux_IDX_0 808649048
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pinmux_IDX_4 808649656
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI1_RXD3_ENET_MDIO_ENET1_MDIO
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_PATH "/soc/iomuxc@30330000/IOMUXC_SAI1_RXD3_ENET_MDIO_ENET1_MDIO"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_FULL_NAME "IOMUXC_SAI1_RXD3_ENET_MDIO_ENET1_MDIO"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_FULL_NAME_UNQUOTED IOMUXC_SAI1_RXD3_ENET_MDIO_ENET1_MDIO
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_FULL_NAME_TOKEN IOMUXC_SAI1_RXD3_ENET_MDIO_ENET1_MDIO
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_FULL_NAME_UPPER_TOKEN IOMUXC_SAI1_RXD3_ENET_MDIO_ENET1_MDIO

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_FOREACH_NODELABEL(fn) fn(iomuxc_sai1_rxd3_enet_mdio_enet1_mdio)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_HASH PDC6ZGPaCnsZzcsdOcx45YgMNbqRFfvtXFAZGnLIiyQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_ORD 24
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	64, /* /soc/iomuxc@30330000/pinctrl/pinmux_mdio */ \
	65, /* /soc/iomuxc@30330000/pinctrl/pinmux_mdio/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pinmux {808649052 /* 0x3033015c */, 4 /* 0x4 */, 808650108 /* 0x3033057c */, 1 /* 0x1 */, 808649660 /* 0x303303bc */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pinmux_IDX_0 808649052
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pinmux_IDX_2 808650108
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pinmux_IDX_3 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pinmux_IDX_4 808649660
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI1_RXD4_ENET_RGMII_RD_ENET1_RGMII_RD0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_PATH "/soc/iomuxc@30330000/IOMUXC_SAI1_RXD4_ENET_RGMII_RD_ENET1_RGMII_RD0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_FULL_NAME "IOMUXC_SAI1_RXD4_ENET_RGMII_RD_ENET1_RGMII_RD0"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_FULL_NAME_UNQUOTED IOMUXC_SAI1_RXD4_ENET_RGMII_RD_ENET1_RGMII_RD0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_FULL_NAME_TOKEN IOMUXC_SAI1_RXD4_ENET_RGMII_RD_ENET1_RGMII_RD0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_FULL_NAME_UPPER_TOKEN IOMUXC_SAI1_RXD4_ENET_RGMII_RD_ENET1_RGMII_RD0

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_FOREACH_NODELABEL(fn) fn(iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_HASH t2195YnEQMRcVjBGxxkv5D_0alM8zR_vkrNHmxJtHhM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_ORD 25
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	58, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet */ \
	59, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pinmux {808649056 /* 0x30330160 */, 4 /* 0x4 */, 808650112 /* 0x30330580 */, 1 /* 0x1 */, 808649664 /* 0x303303c0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pinmux_IDX_0 808649056
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pinmux_IDX_2 808650112
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pinmux_IDX_3 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pinmux_IDX_4 808649664
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI1_RXD5_ENET_RGMII_RD_ENET1_RGMII_RD1
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_PATH "/soc/iomuxc@30330000/IOMUXC_SAI1_RXD5_ENET_RGMII_RD_ENET1_RGMII_RD1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_FULL_NAME "IOMUXC_SAI1_RXD5_ENET_RGMII_RD_ENET1_RGMII_RD1"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_FULL_NAME_UNQUOTED IOMUXC_SAI1_RXD5_ENET_RGMII_RD_ENET1_RGMII_RD1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_FULL_NAME_TOKEN IOMUXC_SAI1_RXD5_ENET_RGMII_RD_ENET1_RGMII_RD1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_FULL_NAME_UPPER_TOKEN IOMUXC_SAI1_RXD5_ENET_RGMII_RD_ENET1_RGMII_RD1

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_FOREACH_NODELABEL(fn) fn(iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_HASH cvK1U_ev3adaY0e4EVqK0NMxN18qrRMqPBORjf20Lqw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_ORD 26
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	58, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet */ \
	59, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pinmux {808649060 /* 0x30330164 */, 4 /* 0x4 */, 808650116 /* 0x30330584 */, 1 /* 0x1 */, 808649668 /* 0x303303c4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pinmux_IDX_0 808649060
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pinmux_IDX_2 808650116
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pinmux_IDX_3 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pinmux_IDX_4 808649668
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI1_RXD6_ENET_RGMII_RD_ENET1_RGMII_RD2
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_PATH "/soc/iomuxc@30330000/IOMUXC_SAI1_RXD6_ENET_RGMII_RD_ENET1_RGMII_RD2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_FULL_NAME "IOMUXC_SAI1_RXD6_ENET_RGMII_RD_ENET1_RGMII_RD2"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_FULL_NAME_UNQUOTED IOMUXC_SAI1_RXD6_ENET_RGMII_RD_ENET1_RGMII_RD2
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_FULL_NAME_TOKEN IOMUXC_SAI1_RXD6_ENET_RGMII_RD_ENET1_RGMII_RD2
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_FULL_NAME_UPPER_TOKEN IOMUXC_SAI1_RXD6_ENET_RGMII_RD_ENET1_RGMII_RD2

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_FOREACH_NODELABEL(fn) fn(iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_HASH ZpU8H2QFUej8HkWHIcYQbzDCn7NXJYZz9buiXR3jAk8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_ORD 27
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	58, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet */ \
	59, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pinmux {808649064 /* 0x30330168 */, 4 /* 0x4 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649672 /* 0x303303c8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pinmux_IDX_0 808649064
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pinmux_IDX_4 808649672
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI1_RXD7_ENET_RGMII_RD_ENET1_RGMII_RD3
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_PATH "/soc/iomuxc@30330000/IOMUXC_SAI1_RXD7_ENET_RGMII_RD_ENET1_RGMII_RD3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_FULL_NAME "IOMUXC_SAI1_RXD7_ENET_RGMII_RD_ENET1_RGMII_RD3"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_FULL_NAME_UNQUOTED IOMUXC_SAI1_RXD7_ENET_RGMII_RD_ENET1_RGMII_RD3
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_FULL_NAME_TOKEN IOMUXC_SAI1_RXD7_ENET_RGMII_RD_ENET1_RGMII_RD3
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_FULL_NAME_UPPER_TOKEN IOMUXC_SAI1_RXD7_ENET_RGMII_RD_ENET1_RGMII_RD3

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_FOREACH_NODELABEL(fn) fn(iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_HASH Z7hICNyg4nS8m_qCisu7stgy__2nREjd2S1e__IAMc4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_ORD 28
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	58, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet */ \
	59, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pinmux {808649068 /* 0x3033016c */, 4 /* 0x4 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649676 /* 0x303303cc */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pinmux_IDX_0 808649068
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pinmux_IDX_4 808649676
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI1_TXC_ENET_RGMII_RXC_ENET1_RGMII_RXC
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_PATH "/soc/iomuxc@30330000/IOMUXC_SAI1_TXC_ENET_RGMII_RXC_ENET1_RGMII_RXC"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_FULL_NAME "IOMUXC_SAI1_TXC_ENET_RGMII_RXC_ENET1_RGMII_RXC"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_FULL_NAME_UNQUOTED IOMUXC_SAI1_TXC_ENET_RGMII_RXC_ENET1_RGMII_RXC
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_FULL_NAME_TOKEN IOMUXC_SAI1_TXC_ENET_RGMII_RXC_ENET1_RGMII_RXC
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_FULL_NAME_UPPER_TOKEN IOMUXC_SAI1_TXC_ENET_RGMII_RXC_ENET1_RGMII_RXC

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_FOREACH_NODELABEL(fn) fn(iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_HASH E7mXpBTBC5qd977Kh2ElB__4a6GBAOQrYZW_wwOkWyo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_ORD 29
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	58, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet */ \
	59, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pinmux {808649076 /* 0x30330174 */, 4 /* 0x4 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649684 /* 0x303303d4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pinmux_IDX_0 808649076
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pinmux_IDX_4 808649684
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI1_TXD0_ENET_RGMII_TD_ENET1_RGMII_TD0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_PATH "/soc/iomuxc@30330000/IOMUXC_SAI1_TXD0_ENET_RGMII_TD_ENET1_RGMII_TD0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_FULL_NAME "IOMUXC_SAI1_TXD0_ENET_RGMII_TD_ENET1_RGMII_TD0"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_FULL_NAME_UNQUOTED IOMUXC_SAI1_TXD0_ENET_RGMII_TD_ENET1_RGMII_TD0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_FULL_NAME_TOKEN IOMUXC_SAI1_TXD0_ENET_RGMII_TD_ENET1_RGMII_TD0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_FULL_NAME_UPPER_TOKEN IOMUXC_SAI1_TXD0_ENET_RGMII_TD_ENET1_RGMII_TD0

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_FOREACH_NODELABEL(fn) fn(iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_HASH H8lSpm8Rtr4Q83bx4YdgO_JLRCgEl9AK0YYURWcvxhA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_ORD 30
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	58, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet */ \
	60, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pinmux {808649080 /* 0x30330178 */, 4 /* 0x4 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649688 /* 0x303303d8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pinmux_IDX_0 808649080
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pinmux_IDX_4 808649688
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI1_TXD1_ENET_RGMII_TD_ENET1_RGMII_TD1
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_PATH "/soc/iomuxc@30330000/IOMUXC_SAI1_TXD1_ENET_RGMII_TD_ENET1_RGMII_TD1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_FULL_NAME "IOMUXC_SAI1_TXD1_ENET_RGMII_TD_ENET1_RGMII_TD1"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_FULL_NAME_UNQUOTED IOMUXC_SAI1_TXD1_ENET_RGMII_TD_ENET1_RGMII_TD1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_FULL_NAME_TOKEN IOMUXC_SAI1_TXD1_ENET_RGMII_TD_ENET1_RGMII_TD1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_FULL_NAME_UPPER_TOKEN IOMUXC_SAI1_TXD1_ENET_RGMII_TD_ENET1_RGMII_TD1

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_FOREACH_NODELABEL(fn) fn(iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_HASH CDqKIaYGiUgAFVdwAo8J12CfoVwNMhETrRy_LHfOe54

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_ORD 31
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	58, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet */ \
	60, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pinmux {808649084 /* 0x3033017c */, 4 /* 0x4 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649692 /* 0x303303dc */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pinmux_IDX_0 808649084
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pinmux_IDX_4 808649692
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI1_TXD2_ENET_RGMII_TD_ENET1_RGMII_TD2
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_PATH "/soc/iomuxc@30330000/IOMUXC_SAI1_TXD2_ENET_RGMII_TD_ENET1_RGMII_TD2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_FULL_NAME "IOMUXC_SAI1_TXD2_ENET_RGMII_TD_ENET1_RGMII_TD2"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_FULL_NAME_UNQUOTED IOMUXC_SAI1_TXD2_ENET_RGMII_TD_ENET1_RGMII_TD2
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_FULL_NAME_TOKEN IOMUXC_SAI1_TXD2_ENET_RGMII_TD_ENET1_RGMII_TD2
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_FULL_NAME_UPPER_TOKEN IOMUXC_SAI1_TXD2_ENET_RGMII_TD_ENET1_RGMII_TD2

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_FOREACH_NODELABEL(fn) fn(iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_HASH hozG7lwIRWVQqxtfQxyG8RboZzFSLvy9idabtErc654

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_ORD 32
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	58, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet */ \
	60, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pinmux {808649088 /* 0x30330180 */, 4 /* 0x4 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649696 /* 0x303303e0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pinmux_IDX_0 808649088
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pinmux_IDX_4 808649696
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI1_TXD3_ENET_RGMII_TD_ENET1_RGMII_TD3
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_PATH "/soc/iomuxc@30330000/IOMUXC_SAI1_TXD3_ENET_RGMII_TD_ENET1_RGMII_TD3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_FULL_NAME "IOMUXC_SAI1_TXD3_ENET_RGMII_TD_ENET1_RGMII_TD3"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_FULL_NAME_UNQUOTED IOMUXC_SAI1_TXD3_ENET_RGMII_TD_ENET1_RGMII_TD3
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_FULL_NAME_TOKEN IOMUXC_SAI1_TXD3_ENET_RGMII_TD_ENET1_RGMII_TD3
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_FULL_NAME_UPPER_TOKEN IOMUXC_SAI1_TXD3_ENET_RGMII_TD_ENET1_RGMII_TD3

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_FOREACH_NODELABEL(fn) fn(iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_HASH zOo7NSfwM0yXP2z5ax9_ndDkyv9Ebb01JEwCItvS97M

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_ORD 33
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	58, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet */ \
	60, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pinmux {808649092 /* 0x30330184 */, 4 /* 0x4 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649700 /* 0x303303e4 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pinmux_IDX_0 808649092
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pinmux_IDX_4 808649700
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI1_TXD4_ENET_RGMII_TX_CTL_ENET1_RGMII_TX_CTL
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_PATH "/soc/iomuxc@30330000/IOMUXC_SAI1_TXD4_ENET_RGMII_TX_CTL_ENET1_RGMII_TX_CTL"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_FULL_NAME "IOMUXC_SAI1_TXD4_ENET_RGMII_TX_CTL_ENET1_RGMII_TX_CTL"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_FULL_NAME_UNQUOTED IOMUXC_SAI1_TXD4_ENET_RGMII_TX_CTL_ENET1_RGMII_TX_CTL
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_FULL_NAME_TOKEN IOMUXC_SAI1_TXD4_ENET_RGMII_TX_CTL_ENET1_RGMII_TX_CTL
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_FULL_NAME_UPPER_TOKEN IOMUXC_SAI1_TXD4_ENET_RGMII_TX_CTL_ENET1_RGMII_TX_CTL

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_FOREACH_NODELABEL(fn) fn(iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_HASH 4h6l5ttWaMiVZawshA_Ht2fKbs39rn3bAyiwSXqu46w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_ORD 34
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	58, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet */ \
	60, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pinmux {808649096 /* 0x30330188 */, 4 /* 0x4 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649704 /* 0x303303e8 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pinmux_IDX_0 808649096
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pinmux_IDX_4 808649704
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI1_TXD5_ENET_RGMII_TXC_ENET1_RGMII_TXC
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_PATH "/soc/iomuxc@30330000/IOMUXC_SAI1_TXD5_ENET_RGMII_TXC_ENET1_RGMII_TXC"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_FULL_NAME "IOMUXC_SAI1_TXD5_ENET_RGMII_TXC_ENET1_RGMII_TXC"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_FULL_NAME_UNQUOTED IOMUXC_SAI1_TXD5_ENET_RGMII_TXC_ENET1_RGMII_TXC
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_FULL_NAME_TOKEN IOMUXC_SAI1_TXD5_ENET_RGMII_TXC_ENET1_RGMII_TXC
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_FULL_NAME_UPPER_TOKEN IOMUXC_SAI1_TXD5_ENET_RGMII_TXC_ENET1_RGMII_TXC

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_FOREACH_NODELABEL(fn) fn(iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_HASH CtjOtzFvW_RAW0UTkdWtr_zejVjxn3MTdNQDoGFD4Qs

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_ORD 35
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	58, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet */ \
	60, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet/group1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pinmux {808649100 /* 0x3033018c */, 4 /* 0x4 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649708 /* 0x303303ec */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pinmux_IDX_0 808649100
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pinmux_IDX_4 808649708
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI1_TXFS_ENET_RGMII_RX_CTL_ENET1_RGMII_RX_CTL
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_PATH "/soc/iomuxc@30330000/IOMUXC_SAI1_TXFS_ENET_RGMII_RX_CTL_ENET1_RGMII_RX_CTL"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_FULL_NAME "IOMUXC_SAI1_TXFS_ENET_RGMII_RX_CTL_ENET1_RGMII_RX_CTL"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_FULL_NAME_UNQUOTED IOMUXC_SAI1_TXFS_ENET_RGMII_RX_CTL_ENET1_RGMII_RX_CTL
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_FULL_NAME_TOKEN IOMUXC_SAI1_TXFS_ENET_RGMII_RX_CTL_ENET1_RGMII_RX_CTL
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_FULL_NAME_UPPER_TOKEN IOMUXC_SAI1_TXFS_ENET_RGMII_RX_CTL_ENET1_RGMII_RX_CTL

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_FOREACH_NODELABEL(fn) fn(iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_HASH VZ95IUAZik9YG2kus5yhhkDV7FiLOH8UDheC_OpOKpU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_ORD 36
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	58, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet */ \
	59, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pinmux {808649072 /* 0x30330170 */, 4 /* 0x4 */, 808650120 /* 0x30330588 */, 1 /* 0x1 */, 808649680 /* 0x303303d0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pinmux_IDX_0 808649072
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pinmux_IDX_2 808650120
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pinmux_IDX_3 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pinmux_IDX_4 808649680
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI5_RXC_PDM_CLK_PDM_CLK
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_PATH "/soc/iomuxc@30330000/IOMUXC_SAI5_RXC_PDM_CLK_PDM_CLK"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_FULL_NAME "IOMUXC_SAI5_RXC_PDM_CLK_PDM_CLK"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_FULL_NAME_UNQUOTED IOMUXC_SAI5_RXC_PDM_CLK_PDM_CLK
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_FULL_NAME_TOKEN IOMUXC_SAI5_RXC_PDM_CLK_PDM_CLK
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_FULL_NAME_UPPER_TOKEN IOMUXC_SAI5_RXC_PDM_CLK_PDM_CLK

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_FOREACH_NODELABEL(fn) fn(iomuxc_sai5_rxc_pdm_clk_pdm_clk)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai5_rxc_pdm_clk_pdm_clk, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_HASH eiNMv4OHW3gebxBnhIT2uXjXzTCYjk1ri4xV_OgtFsQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_ORD 37
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	50, /* /soc/iomuxc@30330000/pinctrl/pdm_default */ \
	57, /* /soc/iomuxc@30330000/pinctrl/pdm_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai5_rxc_pdm_clk_pdm_clk DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pinmux {808649008 /* 0x30330130 */, 4 /* 0x4 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649616 /* 0x30330390 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pinmux_IDX_0 808649008
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pinmux_IDX_4 808649616
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI5_RXD0_PDM_BIT_STREAM_PDM_BIT_STREAM0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_PATH "/soc/iomuxc@30330000/IOMUXC_SAI5_RXD0_PDM_BIT_STREAM_PDM_BIT_STREAM0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_FULL_NAME "IOMUXC_SAI5_RXD0_PDM_BIT_STREAM_PDM_BIT_STREAM0"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_FULL_NAME_UNQUOTED IOMUXC_SAI5_RXD0_PDM_BIT_STREAM_PDM_BIT_STREAM0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_FULL_NAME_TOKEN IOMUXC_SAI5_RXD0_PDM_BIT_STREAM_PDM_BIT_STREAM0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_FULL_NAME_UPPER_TOKEN IOMUXC_SAI5_RXD0_PDM_BIT_STREAM_PDM_BIT_STREAM0

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_FOREACH_NODELABEL(fn) fn(iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_HASH CRVT12sAfkWBNyhyGEUMQH9VybwiSbRhpV3q_IwF20g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_ORD 38
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	50, /* /soc/iomuxc@30330000/pinctrl/pdm_default */ \
	57, /* /soc/iomuxc@30330000/pinctrl/pdm_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pinmux {808649012 /* 0x30330134 */, 4 /* 0x4 */, 808649920 /* 0x303304c0 */, 3 /* 0x3 */, 808649620 /* 0x30330394 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pinmux_IDX_0 808649012
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pinmux_IDX_2 808649920
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pinmux_IDX_3 3
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pinmux_IDX_4 808649620
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI5_RXD1_PDM_BIT_STREAM_PDM_BIT_STREAM1
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_PATH "/soc/iomuxc@30330000/IOMUXC_SAI5_RXD1_PDM_BIT_STREAM_PDM_BIT_STREAM1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_FULL_NAME "IOMUXC_SAI5_RXD1_PDM_BIT_STREAM_PDM_BIT_STREAM1"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_FULL_NAME_UNQUOTED IOMUXC_SAI5_RXD1_PDM_BIT_STREAM_PDM_BIT_STREAM1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_FULL_NAME_TOKEN IOMUXC_SAI5_RXD1_PDM_BIT_STREAM_PDM_BIT_STREAM1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_FULL_NAME_UPPER_TOKEN IOMUXC_SAI5_RXD1_PDM_BIT_STREAM_PDM_BIT_STREAM1

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_FOREACH_NODELABEL(fn) fn(iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_HASH c9vCHb8RbfSLcD7ELO6nwYnAdU_A1v4T79hYGprs0Zc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_ORD 39
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	50, /* /soc/iomuxc@30330000/pinctrl/pdm_default */ \
	57, /* /soc/iomuxc@30330000/pinctrl/pdm_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pinmux {808649016 /* 0x30330138 */, 4 /* 0x4 */, 808649924 /* 0x303304c4 */, 3 /* 0x3 */, 808649624 /* 0x30330398 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pinmux_IDX_0 808649016
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pinmux_IDX_2 808649924
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pinmux_IDX_3 3
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pinmux_IDX_4 808649624
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI5_RXD2_PDM_BIT_STREAM_PDM_BIT_STREAM2
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_PATH "/soc/iomuxc@30330000/IOMUXC_SAI5_RXD2_PDM_BIT_STREAM_PDM_BIT_STREAM2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_FULL_NAME "IOMUXC_SAI5_RXD2_PDM_BIT_STREAM_PDM_BIT_STREAM2"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_FULL_NAME_UNQUOTED IOMUXC_SAI5_RXD2_PDM_BIT_STREAM_PDM_BIT_STREAM2
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_FULL_NAME_TOKEN IOMUXC_SAI5_RXD2_PDM_BIT_STREAM_PDM_BIT_STREAM2
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_FULL_NAME_UPPER_TOKEN IOMUXC_SAI5_RXD2_PDM_BIT_STREAM_PDM_BIT_STREAM2

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_FOREACH_NODELABEL(fn) fn(iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_HASH AUxiCBRqce7jRS7WjbCUTR4MV3BTq7hsfWyBPiPSHeI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_ORD 40
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	50, /* /soc/iomuxc@30330000/pinctrl/pdm_default */ \
	57, /* /soc/iomuxc@30330000/pinctrl/pdm_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pinmux {808649020 /* 0x3033013c */, 4 /* 0x4 */, 808649928 /* 0x303304c8 */, 3 /* 0x3 */, 808649628 /* 0x3033039c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pinmux_IDX_0 808649020
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pinmux_IDX_2 808649928
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pinmux_IDX_3 3
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pinmux_IDX_4 808649628
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_SAI5_RXD3_PDM_BIT_STREAM_PDM_BIT_STREAM3
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_PATH "/soc/iomuxc@30330000/IOMUXC_SAI5_RXD3_PDM_BIT_STREAM_PDM_BIT_STREAM3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_FULL_NAME "IOMUXC_SAI5_RXD3_PDM_BIT_STREAM_PDM_BIT_STREAM3"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_FULL_NAME_UNQUOTED IOMUXC_SAI5_RXD3_PDM_BIT_STREAM_PDM_BIT_STREAM3
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_FULL_NAME_TOKEN IOMUXC_SAI5_RXD3_PDM_BIT_STREAM_PDM_BIT_STREAM3
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_FULL_NAME_UPPER_TOKEN IOMUXC_SAI5_RXD3_PDM_BIT_STREAM_PDM_BIT_STREAM3

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_CHILD_IDX 27

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_FOREACH_NODELABEL(fn) fn(iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_HASH TIOF8bOp1kk2MbevKiI6sIMsmSt78FQZON6J4St3tWQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_ORD 41
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	50, /* /soc/iomuxc@30330000/pinctrl/pdm_default */ \
	57, /* /soc/iomuxc@30330000/pinctrl/pdm_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_EXISTS 1
#define DT_N_NODELABEL_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pinmux {808649024 /* 0x30330140 */, 4 /* 0x4 */, 808649932 /* 0x303304cc */, 3 /* 0x3 */, 808649632 /* 0x303303a0 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pinmux_IDX_0 808649024
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pinmux_IDX_1 4
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pinmux_IDX_2 808649932
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pinmux_IDX_3 3
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pinmux_IDX_4 808649632
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_UART2_RXD_UART_RX_UART2_RX
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_PATH "/soc/iomuxc@30330000/IOMUXC_UART2_RXD_UART_RX_UART2_RX"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_FULL_NAME "IOMUXC_UART2_RXD_UART_RX_UART2_RX"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_FULL_NAME_UNQUOTED IOMUXC_UART2_RXD_UART_RX_UART2_RX
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_FULL_NAME_TOKEN IOMUXC_UART2_RXD_UART_RX_UART2_RX
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_FULL_NAME_UPPER_TOKEN IOMUXC_UART2_RXD_UART_RX_UART2_RX

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_CHILD_IDX 28

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_FOREACH_NODELABEL(fn) fn(iomuxc_uart2_rxd_uart_rx_uart2_rx)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_uart2_rxd_uart_rx_uart2_rx, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_HASH V0w4KQN5od0Jaetz0u4eqSBZdIF7853XZbPcXnoLQxQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_ORD 42
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	67, /* /soc/iomuxc@30330000/pinctrl/uart2_default */ \
	68, /* /soc/iomuxc@30330000/pinctrl/uart2_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_EXISTS 1
#define DT_N_NODELABEL_iomuxc_uart2_rxd_uart_rx_uart2_rx DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pinmux {808649256 /* 0x30330228 */, 0 /* 0x0 */, 808650224 /* 0x303305f0 */, 6 /* 0x6 */, 808649864 /* 0x30330488 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pinmux_IDX_0 808649256
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pinmux_IDX_2 808650224
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pinmux_IDX_3 6
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pinmux_IDX_4 808649864
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_UART2_TXD_UART_TX_UART2_TX
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_PATH "/soc/iomuxc@30330000/IOMUXC_UART2_TXD_UART_TX_UART2_TX"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_FULL_NAME "IOMUXC_UART2_TXD_UART_TX_UART2_TX"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_FULL_NAME_UNQUOTED IOMUXC_UART2_TXD_UART_TX_UART2_TX
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_FULL_NAME_TOKEN IOMUXC_UART2_TXD_UART_TX_UART2_TX
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_FULL_NAME_UPPER_TOKEN IOMUXC_UART2_TXD_UART_TX_UART2_TX

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_CHILD_IDX 29

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_FOREACH_NODELABEL(fn) fn(iomuxc_uart2_txd_uart_tx_uart2_tx)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_uart2_txd_uart_tx_uart2_tx, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_HASH LFeWVj6egPcFALiUEj95MvvzT7HjA_EYiljTqj_RWJw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_ORD 43
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	67, /* /soc/iomuxc@30330000/pinctrl/uart2_default */ \
	68, /* /soc/iomuxc@30330000/pinctrl/uart2_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_EXISTS 1
#define DT_N_NODELABEL_iomuxc_uart2_txd_uart_tx_uart2_tx DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pinmux {808649260 /* 0x3033022c */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649868 /* 0x3033048c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pinmux_IDX_0 808649260
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pinmux_IDX_4 808649868
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_UART4_RXD_UART_RX_UART4_RX
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_PATH "/soc/iomuxc@30330000/IOMUXC_UART4_RXD_UART_RX_UART4_RX"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_FULL_NAME "IOMUXC_UART4_RXD_UART_RX_UART4_RX"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_FULL_NAME_UNQUOTED IOMUXC_UART4_RXD_UART_RX_UART4_RX
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_FULL_NAME_TOKEN IOMUXC_UART4_RXD_UART_RX_UART4_RX
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_FULL_NAME_UPPER_TOKEN IOMUXC_UART4_RXD_UART_RX_UART4_RX

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_CHILD_IDX 30

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_FOREACH_NODELABEL(fn) fn(iomuxc_uart4_rxd_uart_rx_uart4_rx)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_uart4_rxd_uart_rx_uart4_rx, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_HASH 7C3wKYW7BGN4x_AjRNeJIRuYp2SCPhP6mF3d97tKX_k

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_ORD 44
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	54, /* /soc/iomuxc@30330000/pinctrl/uart4_default */ \
	69, /* /soc/iomuxc@30330000/pinctrl/uart4_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_EXISTS 1
#define DT_N_NODELABEL_iomuxc_uart4_rxd_uart_rx_uart4_rx DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pinmux {808649272 /* 0x30330238 */, 0 /* 0x0 */, 808650240 /* 0x30330600 */, 8 /* 0x8 */, 808649880 /* 0x30330498 */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pinmux_IDX_0 808649272
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pinmux_IDX_2 808650240
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pinmux_IDX_3 8
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pinmux_IDX_4 808649880
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/IOMUXC_UART4_TXD_UART_TX_UART4_TX
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_PATH "/soc/iomuxc@30330000/IOMUXC_UART4_TXD_UART_TX_UART4_TX"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_FULL_NAME "IOMUXC_UART4_TXD_UART_TX_UART4_TX"
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_FULL_NAME_UNQUOTED IOMUXC_UART4_TXD_UART_TX_UART4_TX
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_FULL_NAME_TOKEN IOMUXC_UART4_TXD_UART_TX_UART4_TX
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_FULL_NAME_UPPER_TOKEN IOMUXC_UART4_TXD_UART_TX_UART4_TX

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_CHILD_IDX 31

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_FOREACH_NODELABEL(fn) fn(iomuxc_uart4_txd_uart_tx_uart4_tx)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_FOREACH_NODELABEL_VARGS(fn, ...) fn(iomuxc_uart4_txd_uart_tx_uart4_tx, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_HASH C0_0h9Pc8eHj816IMB_TZVVd1FlpEeEdPXdCQ6XtqDI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_ORD 45
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_SUPPORTS_ORDS \
	46, /* /soc/iomuxc@30330000/pinctrl */ \
	54, /* /soc/iomuxc@30330000/pinctrl/uart4_default */ \
	69, /* /soc/iomuxc@30330000/pinctrl/uart4_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_EXISTS 1
#define DT_N_NODELABEL_iomuxc_uart4_txd_uart_tx_uart4_tx DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pinmux {808649276 /* 0x3033023c */, 0 /* 0x0 */, 0 /* 0x0 */, 0 /* 0x0 */, 808649884 /* 0x3033049c */}
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pinmux_IDX_0 808649276
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pinmux_IDX_1 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pinmux_IDX_2 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pinmux_IDX_3 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pinmux_IDX_4 808649884
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pin_pue 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pin_pue_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pin_pdrv 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pin_pdrv_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pin_lpsr 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pin_lpsr_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pin_snvs 0
#define DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx_P_pin_snvs_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl
 *
 * Binding (compatible = nxp,imx8mp-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/nxp,imx8mp-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_PATH "/soc/iomuxc@30330000/pinctrl"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FULL_NAME "pinctrl"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FULL_NAME_UNQUOTED pinctrl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FULL_NAME_TOKEN pinctrl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FULL_NAME_UPPER_TOKEN PINCTRL

/* Node parent (/soc/iomuxc@30330000) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_PARENT DT_N_S_soc_S_iomuxc_30330000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_CHILD_NUM 7
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_CHILD_NUM_STATUS_OKAY 7
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_HASH IN9jJ9gJDYO5yxFQy2V_mjgRCF0HfV0HjBR_xQLLWF4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_ORD 46
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_REQUIRES_ORDS \
	14, /* /soc/iomuxc@30330000 */ \
	15, /* /soc/iomuxc@30330000/IOMUXC_SAI3_MCLK_SAI_MCLK_SAI3_MCLK */ \
	16, /* /soc/iomuxc@30330000/IOMUXC_SAI3_RXD_SAI_RX_DATA_SAI3_RX_DATA0 */ \
	17, /* /soc/iomuxc@30330000/IOMUXC_SAI3_TXC_SAI_TX_BCLK_SAI3_TX_BCLK */ \
	18, /* /soc/iomuxc@30330000/IOMUXC_SAI3_TXD_SAI_TX_DATA_SAI3_TX_DATA0 */ \
	19, /* /soc/iomuxc@30330000/IOMUXC_SAI3_TXFS_SAI_TX_SYNC_SAI3_TX_SYNC */ \
	20, /* /soc/iomuxc@30330000/IOMUXC_I2C3_SCL_I2C_SCL_I2C3_SCL */ \
	21, /* /soc/iomuxc@30330000/IOMUXC_I2C3_SDA_I2C_SDA_I2C3_SDA */ \
	22, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD0_GPIO_IO_GPIO4_IO2 */ \
	23, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD2_ENET_MDC_ENET1_MDC */ \
	24, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD3_ENET_MDIO_ENET1_MDIO */ \
	25, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD4_ENET_RGMII_RD_ENET1_RGMII_RD0 */ \
	26, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD5_ENET_RGMII_RD_ENET1_RGMII_RD1 */ \
	27, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD6_ENET_RGMII_RD_ENET1_RGMII_RD2 */ \
	28, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD7_ENET_RGMII_RD_ENET1_RGMII_RD3 */ \
	29, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXC_ENET_RGMII_RXC_ENET1_RGMII_RXC */ \
	30, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD0_ENET_RGMII_TD_ENET1_RGMII_TD0 */ \
	31, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD1_ENET_RGMII_TD_ENET1_RGMII_TD1 */ \
	32, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD2_ENET_RGMII_TD_ENET1_RGMII_TD2 */ \
	33, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD3_ENET_RGMII_TD_ENET1_RGMII_TD3 */ \
	34, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD4_ENET_RGMII_TX_CTL_ENET1_RGMII_TX_CTL */ \
	35, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD5_ENET_RGMII_TXC_ENET1_RGMII_TXC */ \
	36, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXFS_ENET_RGMII_RX_CTL_ENET1_RGMII_RX_CTL */ \
	37, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXC_PDM_CLK_PDM_CLK */ \
	38, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXD0_PDM_BIT_STREAM_PDM_BIT_STREAM0 */ \
	39, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXD1_PDM_BIT_STREAM_PDM_BIT_STREAM1 */ \
	40, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXD2_PDM_BIT_STREAM_PDM_BIT_STREAM2 */ \
	41, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXD3_PDM_BIT_STREAM_PDM_BIT_STREAM3 */ \
	42, /* /soc/iomuxc@30330000/IOMUXC_UART2_RXD_UART_RX_UART2_RX */ \
	43, /* /soc/iomuxc@30330000/IOMUXC_UART2_TXD_UART_TX_UART2_TX */ \
	44, /* /soc/iomuxc@30330000/IOMUXC_UART4_RXD_UART_RX_UART4_RX */ \
	45, /* /soc/iomuxc@30330000/IOMUXC_UART4_TXD_UART_TX_UART4_TX */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_SUPPORTS_ORDS \
	47, /* /soc/iomuxc@30330000/pinctrl/sai3_default */ \
	50, /* /soc/iomuxc@30330000/pinctrl/pdm_default */ \
	54, /* /soc/iomuxc@30330000/pinctrl/uart4_default */ \
	58, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet */ \
	62, /* /soc/iomuxc@30330000/pinctrl/pinmux_i2c3 */ \
	64, /* /soc/iomuxc@30330000/pinctrl/pinmux_mdio */ \
	67, /* /soc/iomuxc@30330000/pinctrl/uart2_default */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_EXISTS 1
#define DT_N_INST_0_nxp_imx8mp_pinctrl DT_N_S_soc_S_iomuxc_30330000_S_pinctrl
#define DT_N_NODELABEL_pinctrl         DT_N_S_soc_S_iomuxc_30330000_S_pinctrl

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_COMPAT_MATCHES_nxp_imx8mp_pinctrl 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_COMPAT_MODEL_IDX_0 "imx8mp-pinctrl"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status "okay"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_status_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible {"nxp,imx8mp-pinctrl"}
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_IDX_0 "nxp,imx8mp-pinctrl"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx8mp-pinctrl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_IDX_0_STRING_TOKEN nxp_imx8mp_pinctrl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX8MP_PINCTRL
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, compatible, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, compatible, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_compatible_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_wakeup_source 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/sai3_default
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_PATH "/soc/iomuxc@30330000/pinctrl/sai3_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_FULL_NAME "sai3_default"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_FULL_NAME_UNQUOTED sai3_default
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_FULL_NAME_TOKEN sai3_default
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_FULL_NAME_UPPER_TOKEN SAI3_DEFAULT

/* Node parent (/soc/iomuxc@30330000/pinctrl) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_FOREACH_NODELABEL(fn) fn(sai3_default)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(sai3_default, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_CHILD_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_HASH etfVDIGk7bLCEZT_8FlVHSum0lV82vjkbHi8rPMh8qo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_ORD 47
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_REQUIRES_ORDS \
	15, /* /soc/iomuxc@30330000/IOMUXC_SAI3_MCLK_SAI_MCLK_SAI3_MCLK */ \
	16, /* /soc/iomuxc@30330000/IOMUXC_SAI3_RXD_SAI_RX_DATA_SAI3_RX_DATA0 */ \
	17, /* /soc/iomuxc@30330000/IOMUXC_SAI3_TXC_SAI_TX_BCLK_SAI3_TX_BCLK */ \
	18, /* /soc/iomuxc@30330000/IOMUXC_SAI3_TXD_SAI_TX_DATA_SAI3_TX_DATA0 */ \
	19, /* /soc/iomuxc@30330000/IOMUXC_SAI3_TXFS_SAI_TX_SYNC_SAI3_TX_SYNC */ \
	46, /* /soc/iomuxc@30330000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_SUPPORTS_ORDS \
	48, /* /soc/dai@30c30000 */ \
	66, /* /soc/iomuxc@30330000/pinctrl/sai3_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_EXISTS 1
#define DT_N_NODELABEL_sai3_default DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/dai@30c30000
 *
 * Node identifier: DT_N_S_soc_S_dai_30c30000
 *
 * Binding (compatible = nxp,dai-sai):
 *   $ZEPHYR_BASE/dts/bindings/dai/nxp,dai-sai.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dai_30c30000_PATH "/soc/dai@30c30000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dai_30c30000_FULL_NAME "dai@30c30000"
#define DT_N_S_soc_S_dai_30c30000_FULL_NAME_UNQUOTED dai@30c30000
#define DT_N_S_soc_S_dai_30c30000_FULL_NAME_TOKEN dai_30c30000
#define DT_N_S_soc_S_dai_30c30000_FULL_NAME_UPPER_TOKEN DAI_30C30000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dai_30c30000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dai_30c30000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dai_30c30000_NODELABEL_NUM 1
#define DT_N_S_soc_S_dai_30c30000_FOREACH_NODELABEL(fn) fn(sai3)
#define DT_N_S_soc_S_dai_30c30000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sai3, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dai_30c30000_CHILD_NUM 0
#define DT_N_S_soc_S_dai_30c30000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dai_30c30000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dai_30c30000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dai_30c30000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dai_30c30000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dai_30c30000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dai_30c30000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dai_30c30000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dai_30c30000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dai_30c30000_HASH q8KX6oxpEb_DhZmNYkD18Y6kE2xfgxjPsurICQ1w06I

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dai_30c30000_ORD 48
#define DT_N_S_soc_S_dai_30c30000_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dai_30c30000_REQUIRES_ORDS \
	6, /* /mclk */ \
	7, /* /soc */ \
	12, /* /soc/interrupt-controller@30a80000/interrupt-controller@1 */ \
	13, /* /soc/dma@30e00000 */ \
	47, /* /soc/iomuxc@30330000/pinctrl/sai3_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dai_30c30000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dai_30c30000_EXISTS 1
#define DT_N_INST_0_nxp_dai_sai DT_N_S_soc_S_dai_30c30000
#define DT_N_NODELABEL_sai3     DT_N_S_soc_S_dai_30c30000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dai_30c30000_REG_NUM 1
#define DT_N_S_soc_S_dai_30c30000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_REG_IDX_0_VAL_ADDRESS 818085888 /* 0x30c30000 */
#define DT_N_S_soc_S_dai_30c30000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_dai_30c30000_RANGES_NUM 0
#define DT_N_S_soc_S_dai_30c30000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dai_30c30000_IRQ_NUM 1
#define DT_N_S_soc_S_dai_30c30000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_dai_30c30000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1
#define DT_N_S_soc_S_dai_30c30000_IRQ_LEVEL 2
#define DT_N_S_soc_S_dai_30c30000_COMPAT_MATCHES_nxp_dai_sai 1
#define DT_N_S_soc_S_dai_30c30000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_dai_30c30000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_COMPAT_MODEL_IDX_0 "dai-sai"
#define DT_N_S_soc_S_dai_30c30000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dai_30c30000_PINCTRL_NUM 1
#define DT_N_S_soc_S_dai_30c30000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_dai_30c30000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_dai_30c30000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_dai_30c30000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default

/* Generic property macros: */
#define DT_N_S_soc_S_dai_30c30000_P_reg {818085888 /* 0x30c30000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_dai_30c30000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_reg_IDX_0 818085888
#define DT_N_S_soc_S_dai_30c30000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_dai_30c30000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_mclk_is_output 1
#define DT_N_S_soc_S_dai_30c30000_P_mclk_is_output_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_interrupts {18 /* 0x12 */}
#define DT_N_S_soc_S_dai_30c30000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_dai_30c30000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_dai_index 3
#define DT_N_S_soc_S_dai_30c30000_P_dai_index_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_status "disabled"
#define DT_N_S_soc_S_dai_30c30000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_dai_30c30000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dai_30c30000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dai_30c30000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_dai_30c30000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_dai_30c30000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dai_30c30000, status, 0)
#define DT_N_S_soc_S_dai_30c30000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dai_30c30000, status, 0)
#define DT_N_S_soc_S_dai_30c30000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dai_30c30000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dai_30c30000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_status_LEN 1
#define DT_N_S_soc_S_dai_30c30000_P_status_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_compatible {"nxp,dai-sai"}
#define DT_N_S_soc_S_dai_30c30000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_compatible_IDX_0 "nxp,dai-sai"
#define DT_N_S_soc_S_dai_30c30000_P_compatible_IDX_0_STRING_UNQUOTED nxp,dai-sai
#define DT_N_S_soc_S_dai_30c30000_P_compatible_IDX_0_STRING_TOKEN nxp_dai_sai
#define DT_N_S_soc_S_dai_30c30000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DAI_SAI
#define DT_N_S_soc_S_dai_30c30000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dai_30c30000, compatible, 0)
#define DT_N_S_soc_S_dai_30c30000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dai_30c30000, compatible, 0)
#define DT_N_S_soc_S_dai_30c30000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dai_30c30000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dai_30c30000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_compatible_LEN 1
#define DT_N_S_soc_S_dai_30c30000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1
#define DT_N_S_soc_S_dai_30c30000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1
#define DT_N_S_soc_S_dai_30c30000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1
#define DT_N_S_soc_S_dai_30c30000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dai_30c30000, interrupt_parent, 0)
#define DT_N_S_soc_S_dai_30c30000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dai_30c30000, interrupt_parent, 0)
#define DT_N_S_soc_S_dai_30c30000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dai_30c30000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dai_30c30000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_dai_30c30000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_clocks_IDX_0_PH DT_N_S_mclk
#define DT_N_S_soc_S_dai_30c30000_P_clocks_IDX_0_NAME "mclk1"
#define DT_N_S_soc_S_dai_30c30000_P_clocks_NAME_mclk1_PH DT_N_S_mclk
#define DT_N_S_soc_S_dai_30c30000_P_clocks_NAME_mclk1_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dai_30c30000, clocks, 0)
#define DT_N_S_soc_S_dai_30c30000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dai_30c30000, clocks, 0)
#define DT_N_S_soc_S_dai_30c30000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dai_30c30000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dai_30c30000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_clocks_LEN 1
#define DT_N_S_soc_S_dai_30c30000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_clock_names {"mclk1"}
#define DT_N_S_soc_S_dai_30c30000_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_clock_names_IDX_0 "mclk1"
#define DT_N_S_soc_S_dai_30c30000_P_clock_names_IDX_0_STRING_UNQUOTED mclk1
#define DT_N_S_soc_S_dai_30c30000_P_clock_names_IDX_0_STRING_TOKEN mclk1
#define DT_N_S_soc_S_dai_30c30000_P_clock_names_IDX_0_STRING_UPPER_TOKEN MCLK1
#define DT_N_S_soc_S_dai_30c30000_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dai_30c30000, clock_names, 0)
#define DT_N_S_soc_S_dai_30c30000_P_clock_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dai_30c30000, clock_names, 0)
#define DT_N_S_soc_S_dai_30c30000_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dai_30c30000, clock_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_clock_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dai_30c30000, clock_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_clock_names_LEN 1
#define DT_N_S_soc_S_dai_30c30000_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_0_PH DT_N_S_soc_S_dma_30e00000
#define DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_0_VAL_channel 5
#define DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_0_VAL_mux 5
#define DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_0_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_0_NAME "tx"
#define DT_N_S_soc_S_dai_30c30000_P_dmas_NAME_tx_PH DT_N_S_soc_S_dma_30e00000
#define DT_N_S_soc_S_dai_30c30000_P_dmas_NAME_tx_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_dmas_NAME_tx_VAL_channel DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_0_VAL_channel
#define DT_N_S_soc_S_dai_30c30000_P_dmas_NAME_tx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_dmas_NAME_tx_VAL_mux DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_0_VAL_mux
#define DT_N_S_soc_S_dai_30c30000_P_dmas_NAME_tx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_1_PH DT_N_S_soc_S_dma_30e00000
#define DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_1_VAL_channel 4
#define DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_1_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_1_VAL_mux 5
#define DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_1_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_1_NAME "rx"
#define DT_N_S_soc_S_dai_30c30000_P_dmas_NAME_rx_PH DT_N_S_soc_S_dma_30e00000
#define DT_N_S_soc_S_dai_30c30000_P_dmas_NAME_rx_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_dmas_NAME_rx_VAL_channel DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_1_VAL_channel
#define DT_N_S_soc_S_dai_30c30000_P_dmas_NAME_rx_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_dmas_NAME_rx_VAL_mux DT_N_S_soc_S_dai_30c30000_P_dmas_IDX_1_VAL_mux
#define DT_N_S_soc_S_dai_30c30000_P_dmas_NAME_rx_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dai_30c30000, dmas, 0) \
	fn(DT_N_S_soc_S_dai_30c30000, dmas, 1)
#define DT_N_S_soc_S_dai_30c30000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dai_30c30000, dmas, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dai_30c30000, dmas, 1)
#define DT_N_S_soc_S_dai_30c30000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dai_30c30000, dmas, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dai_30c30000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dai_30c30000, dmas, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dai_30c30000, dmas, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_dmas_LEN 2
#define DT_N_S_soc_S_dai_30c30000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_dma_names {"tx", "rx"}
#define DT_N_S_soc_S_dai_30c30000_P_dma_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_dma_names_IDX_0 "tx"
#define DT_N_S_soc_S_dai_30c30000_P_dma_names_IDX_0_STRING_UNQUOTED tx
#define DT_N_S_soc_S_dai_30c30000_P_dma_names_IDX_0_STRING_TOKEN tx
#define DT_N_S_soc_S_dai_30c30000_P_dma_names_IDX_0_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_dai_30c30000_P_dma_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_dma_names_IDX_1 "rx"
#define DT_N_S_soc_S_dai_30c30000_P_dma_names_IDX_1_STRING_UNQUOTED rx
#define DT_N_S_soc_S_dai_30c30000_P_dma_names_IDX_1_STRING_TOKEN rx
#define DT_N_S_soc_S_dai_30c30000_P_dma_names_IDX_1_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_dai_30c30000_P_dma_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dai_30c30000, dma_names, 0) \
	fn(DT_N_S_soc_S_dai_30c30000, dma_names, 1)
#define DT_N_S_soc_S_dai_30c30000_P_dma_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dai_30c30000, dma_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dai_30c30000, dma_names, 1)
#define DT_N_S_soc_S_dai_30c30000_P_dma_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dai_30c30000, dma_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dai_30c30000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_dma_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dai_30c30000, dma_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_dai_30c30000, dma_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_dma_names_LEN 2
#define DT_N_S_soc_S_dai_30c30000_P_dma_names_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dai_30c30000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_wakeup_source 0
#define DT_N_S_soc_S_dai_30c30000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dai_30c30000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dai_30c30000, pinctrl_0, 0)
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dai_30c30000, pinctrl_0, 0)
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dai_30c30000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dai_30c30000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dai_30c30000, pinctrl_names, 0)
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dai_30c30000, pinctrl_names, 0)
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dai_30c30000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dai_30c30000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_dai_30c30000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/mailbox@30e70000
 *
 * Node identifier: DT_N_S_soc_S_mailbox_30e70000
 *
 * Binding (compatible = nxp,imx-mu):
 *   $ZEPHYR_BASE/dts/bindings/ipm/nxp,imx-mu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mailbox_30e70000_PATH "/soc/mailbox@30e70000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mailbox_30e70000_FULL_NAME "mailbox@30e70000"
#define DT_N_S_soc_S_mailbox_30e70000_FULL_NAME_UNQUOTED mailbox@30e70000
#define DT_N_S_soc_S_mailbox_30e70000_FULL_NAME_TOKEN mailbox_30e70000
#define DT_N_S_soc_S_mailbox_30e70000_FULL_NAME_UPPER_TOKEN MAILBOX_30E70000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mailbox_30e70000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mailbox_30e70000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mailbox_30e70000_NODELABEL_NUM 1
#define DT_N_S_soc_S_mailbox_30e70000_FOREACH_NODELABEL(fn) fn(mailbox0)
#define DT_N_S_soc_S_mailbox_30e70000_FOREACH_NODELABEL_VARGS(fn, ...) fn(mailbox0, __VA_ARGS__)
#define DT_N_S_soc_S_mailbox_30e70000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mailbox_30e70000_CHILD_NUM 0
#define DT_N_S_soc_S_mailbox_30e70000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_mailbox_30e70000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mailbox_30e70000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mailbox_30e70000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mailbox_30e70000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mailbox_30e70000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mailbox_30e70000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mailbox_30e70000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mailbox_30e70000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_mailbox_30e70000_HASH vFnkTux2CLYAfANf3mrU95cUFdpT2TQaqaskVUUAvOE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mailbox_30e70000_ORD 49
#define DT_N_S_soc_S_mailbox_30e70000_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mailbox_30e70000_REQUIRES_ORDS \
	7, /* /soc */ \
	10, /* /cpus/cpu@0/interrupt-controller@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mailbox_30e70000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mailbox_30e70000_EXISTS 1
#define DT_N_INST_0_nxp_imx_mu  DT_N_S_soc_S_mailbox_30e70000
#define DT_N_NODELABEL_mailbox0 DT_N_S_soc_S_mailbox_30e70000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mailbox_30e70000_REG_NUM 1
#define DT_N_S_soc_S_mailbox_30e70000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_REG_IDX_0_VAL_ADDRESS 820445184 /* 0x30e70000 */
#define DT_N_S_soc_S_mailbox_30e70000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_mailbox_30e70000_RANGES_NUM 0
#define DT_N_S_soc_S_mailbox_30e70000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mailbox_30e70000_IRQ_NUM 1
#define DT_N_S_soc_S_mailbox_30e70000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_IRQ_IDX_0_VAL_irq 7
#define DT_N_S_soc_S_mailbox_30e70000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_IRQ_IDX_0_VAL_sense 0
#define DT_N_S_soc_S_mailbox_30e70000_IRQ_IDX_0_VAL_sense_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_mailbox_30e70000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_IRQ_IDX_0_CONTROLLER DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0
#define DT_N_S_soc_S_mailbox_30e70000_IRQ_LEVEL 1
#define DT_N_S_soc_S_mailbox_30e70000_COMPAT_MATCHES_nxp_imx_mu 1
#define DT_N_S_soc_S_mailbox_30e70000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_mailbox_30e70000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_COMPAT_MODEL_IDX_0 "imx-mu"
#define DT_N_S_soc_S_mailbox_30e70000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mailbox_30e70000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mailbox_30e70000_P_reg {820445184 /* 0x30e70000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_mailbox_30e70000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_P_reg_IDX_0 820445184
#define DT_N_S_soc_S_mailbox_30e70000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_mailbox_30e70000_P_reg_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupts {7 /* 0x7 */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupts_IDX_0 7
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_P_status "okay"
#define DT_N_S_soc_S_mailbox_30e70000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_mailbox_30e70000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_mailbox_30e70000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_mailbox_30e70000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_mailbox_30e70000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_mailbox_30e70000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mailbox_30e70000, status, 0)
#define DT_N_S_soc_S_mailbox_30e70000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mailbox_30e70000, status, 0)
#define DT_N_S_soc_S_mailbox_30e70000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mailbox_30e70000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mailbox_30e70000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mailbox_30e70000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mailbox_30e70000_P_status_LEN 1
#define DT_N_S_soc_S_mailbox_30e70000_P_status_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_P_compatible {"nxp,imx-mu"}
#define DT_N_S_soc_S_mailbox_30e70000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_P_compatible_IDX_0 "nxp,imx-mu"
#define DT_N_S_soc_S_mailbox_30e70000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-mu
#define DT_N_S_soc_S_mailbox_30e70000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_mu
#define DT_N_S_soc_S_mailbox_30e70000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_MU
#define DT_N_S_soc_S_mailbox_30e70000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mailbox_30e70000, compatible, 0)
#define DT_N_S_soc_S_mailbox_30e70000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mailbox_30e70000, compatible, 0)
#define DT_N_S_soc_S_mailbox_30e70000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mailbox_30e70000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mailbox_30e70000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mailbox_30e70000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mailbox_30e70000_P_compatible_LEN 1
#define DT_N_S_soc_S_mailbox_30e70000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupt_parent DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupt_parent_IDX_0 DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupt_parent_IDX_0_PH DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mailbox_30e70000, interrupt_parent, 0)
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mailbox_30e70000, interrupt_parent, 0)
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mailbox_30e70000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mailbox_30e70000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_mailbox_30e70000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mailbox_30e70000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_P_wakeup_source 0
#define DT_N_S_soc_S_mailbox_30e70000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mailbox_30e70000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_mailbox_30e70000_P_rdc 0
#define DT_N_S_soc_S_mailbox_30e70000_P_rdc_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/pdm_default
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_PATH "/soc/iomuxc@30330000/pinctrl/pdm_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_FULL_NAME "pdm_default"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_FULL_NAME_UNQUOTED pdm_default
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_FULL_NAME_TOKEN pdm_default
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_FULL_NAME_UPPER_TOKEN PDM_DEFAULT

/* Node parent (/soc/iomuxc@30330000/pinctrl) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_FOREACH_NODELABEL(fn) fn(pdm_default)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(pdm_default, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_CHILD_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_HASH GNcwguoig9J82_gf4CRr85szBcaCWGSQl_dkUW3DLSU

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_ORD 50
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_REQUIRES_ORDS \
	37, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXC_PDM_CLK_PDM_CLK */ \
	38, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXD0_PDM_BIT_STREAM_PDM_BIT_STREAM0 */ \
	39, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXD1_PDM_BIT_STREAM_PDM_BIT_STREAM1 */ \
	40, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXD2_PDM_BIT_STREAM_PDM_BIT_STREAM2 */ \
	41, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXD3_PDM_BIT_STREAM_PDM_BIT_STREAM3 */ \
	46, /* /soc/iomuxc@30330000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_SUPPORTS_ORDS \
	51, /* /soc/micfil@30ca0000 */ \
	57, /* /soc/iomuxc@30330000/pinctrl/pdm_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_EXISTS 1
#define DT_N_NODELABEL_pdm_default DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/micfil@30ca0000
 *
 * Node identifier: DT_N_S_soc_S_micfil_30ca0000
 *
 * Binding (compatible = nxp,dai-micfil):
 *   $ZEPHYR_BASE/dts/bindings/dai/nxp,dai-micfil.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_micfil_30ca0000_PATH "/soc/micfil@30ca0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_micfil_30ca0000_FULL_NAME "micfil@30ca0000"
#define DT_N_S_soc_S_micfil_30ca0000_FULL_NAME_UNQUOTED micfil@30ca0000
#define DT_N_S_soc_S_micfil_30ca0000_FULL_NAME_TOKEN micfil_30ca0000
#define DT_N_S_soc_S_micfil_30ca0000_FULL_NAME_UPPER_TOKEN MICFIL_30CA0000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_micfil_30ca0000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_micfil_30ca0000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_micfil_30ca0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_micfil_30ca0000_FOREACH_NODELABEL(fn) fn(micfil)
#define DT_N_S_soc_S_micfil_30ca0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(micfil, __VA_ARGS__)
#define DT_N_S_soc_S_micfil_30ca0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_micfil_30ca0000_CHILD_NUM 0
#define DT_N_S_soc_S_micfil_30ca0000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_micfil_30ca0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_micfil_30ca0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_micfil_30ca0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_micfil_30ca0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_micfil_30ca0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_micfil_30ca0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_micfil_30ca0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_micfil_30ca0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_micfil_30ca0000_HASH 6I0yTg7eYSFGqVfMHhKVRn15BAGnYCgkWephLkzEKJo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_micfil_30ca0000_ORD 51
#define DT_N_S_soc_S_micfil_30ca0000_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_micfil_30ca0000_REQUIRES_ORDS \
	7, /* /soc */ \
	13, /* /soc/dma@30e00000 */ \
	50, /* /soc/iomuxc@30330000/pinctrl/pdm_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_micfil_30ca0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_micfil_30ca0000_EXISTS 1
#define DT_N_INST_0_nxp_dai_micfil DT_N_S_soc_S_micfil_30ca0000
#define DT_N_NODELABEL_micfil      DT_N_S_soc_S_micfil_30ca0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_micfil_30ca0000_REG_NUM 1
#define DT_N_S_soc_S_micfil_30ca0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_REG_IDX_0_VAL_ADDRESS 818544640 /* 0x30ca0000 */
#define DT_N_S_soc_S_micfil_30ca0000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_micfil_30ca0000_RANGES_NUM 0
#define DT_N_S_soc_S_micfil_30ca0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_micfil_30ca0000_IRQ_NUM 0
#define DT_N_S_soc_S_micfil_30ca0000_IRQ_LEVEL 0
#define DT_N_S_soc_S_micfil_30ca0000_COMPAT_MATCHES_nxp_dai_micfil 1
#define DT_N_S_soc_S_micfil_30ca0000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_micfil_30ca0000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_COMPAT_MODEL_IDX_0 "dai-micfil"
#define DT_N_S_soc_S_micfil_30ca0000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_micfil_30ca0000_PINCTRL_NUM 1
#define DT_N_S_soc_S_micfil_30ca0000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_micfil_30ca0000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_micfil_30ca0000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_micfil_30ca0000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default

/* Generic property macros: */
#define DT_N_S_soc_S_micfil_30ca0000_P_reg {818544640 /* 0x30ca0000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_micfil_30ca0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_reg_IDX_0 818544640
#define DT_N_S_soc_S_micfil_30ca0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_micfil_30ca0000_P_reg_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_dai_index 2
#define DT_N_S_soc_S_micfil_30ca0000_P_dai_index_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_fifo_depth 32
#define DT_N_S_soc_S_micfil_30ca0000_P_fifo_depth_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_status "disabled"
#define DT_N_S_soc_S_micfil_30ca0000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_micfil_30ca0000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_micfil_30ca0000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_micfil_30ca0000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_micfil_30ca0000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_micfil_30ca0000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_micfil_30ca0000, status, 0)
#define DT_N_S_soc_S_micfil_30ca0000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_micfil_30ca0000, status, 0)
#define DT_N_S_soc_S_micfil_30ca0000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_micfil_30ca0000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_micfil_30ca0000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_micfil_30ca0000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_micfil_30ca0000_P_status_LEN 1
#define DT_N_S_soc_S_micfil_30ca0000_P_status_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_compatible {"nxp,dai-micfil"}
#define DT_N_S_soc_S_micfil_30ca0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_compatible_IDX_0 "nxp,dai-micfil"
#define DT_N_S_soc_S_micfil_30ca0000_P_compatible_IDX_0_STRING_UNQUOTED nxp,dai-micfil
#define DT_N_S_soc_S_micfil_30ca0000_P_compatible_IDX_0_STRING_TOKEN nxp_dai_micfil
#define DT_N_S_soc_S_micfil_30ca0000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_DAI_MICFIL
#define DT_N_S_soc_S_micfil_30ca0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_micfil_30ca0000, compatible, 0)
#define DT_N_S_soc_S_micfil_30ca0000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_micfil_30ca0000, compatible, 0)
#define DT_N_S_soc_S_micfil_30ca0000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_micfil_30ca0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_micfil_30ca0000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_micfil_30ca0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_micfil_30ca0000_P_compatible_LEN 1
#define DT_N_S_soc_S_micfil_30ca0000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_dmas_IDX_0_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_dmas_IDX_0_PH DT_N_S_soc_S_dma_30e00000
#define DT_N_S_soc_S_micfil_30ca0000_P_dmas_IDX_0_VAL_channel 24
#define DT_N_S_soc_S_micfil_30ca0000_P_dmas_IDX_0_VAL_channel_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_dmas_IDX_0_VAL_mux 6
#define DT_N_S_soc_S_micfil_30ca0000_P_dmas_IDX_0_VAL_mux_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_dmas_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_micfil_30ca0000, dmas, 0)
#define DT_N_S_soc_S_micfil_30ca0000_P_dmas_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_micfil_30ca0000, dmas, 0)
#define DT_N_S_soc_S_micfil_30ca0000_P_dmas_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_micfil_30ca0000, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_micfil_30ca0000_P_dmas_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_micfil_30ca0000, dmas, 0, __VA_ARGS__)
#define DT_N_S_soc_S_micfil_30ca0000_P_dmas_LEN 1
#define DT_N_S_soc_S_micfil_30ca0000_P_dmas_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_micfil_30ca0000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_wakeup_source 0
#define DT_N_S_soc_S_micfil_30ca0000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_micfil_30ca0000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_micfil_30ca0000, pinctrl_0, 0)
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_micfil_30ca0000, pinctrl_0, 0)
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_micfil_30ca0000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_micfil_30ca0000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_micfil_30ca0000, pinctrl_names, 0)
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_micfil_30ca0000, pinctrl_names, 0)
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_micfil_30ca0000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_micfil_30ca0000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_micfil_30ca0000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/ccm@30380000
 *
 * Node identifier: DT_N_S_soc_S_ccm_30380000
 *
 * Binding (compatible = nxp,imx-ccm):
 *   $ZEPHYR_BASE/dts/bindings/clock/nxp,imx-ccm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ccm_30380000_PATH "/soc/ccm@30380000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ccm_30380000_FULL_NAME "ccm@30380000"
#define DT_N_S_soc_S_ccm_30380000_FULL_NAME_UNQUOTED ccm@30380000
#define DT_N_S_soc_S_ccm_30380000_FULL_NAME_TOKEN ccm_30380000
#define DT_N_S_soc_S_ccm_30380000_FULL_NAME_UPPER_TOKEN CCM_30380000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ccm_30380000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_ccm_30380000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_ccm_30380000_NODELABEL_NUM 1
#define DT_N_S_soc_S_ccm_30380000_FOREACH_NODELABEL(fn) fn(ccm)
#define DT_N_S_soc_S_ccm_30380000_FOREACH_NODELABEL_VARGS(fn, ...) fn(ccm, __VA_ARGS__)
#define DT_N_S_soc_S_ccm_30380000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_ccm_30380000_CHILD_NUM 0
#define DT_N_S_soc_S_ccm_30380000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_ccm_30380000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ccm_30380000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_ccm_30380000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ccm_30380000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_ccm_30380000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ccm_30380000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_ccm_30380000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_ccm_30380000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_ccm_30380000_HASH TA5YclouPp9KFJ_4IxrmR4p86tCtjROPX3ySSjJ_wi4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ccm_30380000_ORD 52
#define DT_N_S_soc_S_ccm_30380000_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ccm_30380000_REQUIRES_ORDS \
	7, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ccm_30380000_SUPPORTS_ORDS \
	55, /* /soc/uart@30a60000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ccm_30380000_EXISTS 1
#define DT_N_INST_0_nxp_imx_ccm DT_N_S_soc_S_ccm_30380000
#define DT_N_NODELABEL_ccm      DT_N_S_soc_S_ccm_30380000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ccm_30380000_REG_NUM 1
#define DT_N_S_soc_S_ccm_30380000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ccm_30380000_REG_IDX_0_VAL_ADDRESS 808976384 /* 0x30380000 */
#define DT_N_S_soc_S_ccm_30380000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_ccm_30380000_RANGES_NUM 0
#define DT_N_S_soc_S_ccm_30380000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ccm_30380000_IRQ_NUM 0
#define DT_N_S_soc_S_ccm_30380000_IRQ_LEVEL 0
#define DT_N_S_soc_S_ccm_30380000_COMPAT_MATCHES_nxp_imx_ccm 1
#define DT_N_S_soc_S_ccm_30380000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ccm_30380000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_ccm_30380000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ccm_30380000_COMPAT_MODEL_IDX_0 "imx-ccm"
#define DT_N_S_soc_S_ccm_30380000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ccm_30380000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_ccm_30380000_P_compatible {"nxp,imx-ccm"}
#define DT_N_S_soc_S_ccm_30380000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ccm_30380000_P_compatible_IDX_0 "nxp,imx-ccm"
#define DT_N_S_soc_S_ccm_30380000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-ccm
#define DT_N_S_soc_S_ccm_30380000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_ccm
#define DT_N_S_soc_S_ccm_30380000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_CCM
#define DT_N_S_soc_S_ccm_30380000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ccm_30380000, compatible, 0)
#define DT_N_S_soc_S_ccm_30380000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_ccm_30380000, compatible, 0)
#define DT_N_S_soc_S_ccm_30380000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ccm_30380000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ccm_30380000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_ccm_30380000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ccm_30380000_P_compatible_LEN 1
#define DT_N_S_soc_S_ccm_30380000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ccm_30380000_P_reg {808976384 /* 0x30380000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_ccm_30380000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ccm_30380000_P_reg_IDX_0 808976384
#define DT_N_S_soc_S_ccm_30380000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ccm_30380000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_ccm_30380000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ccm_30380000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_ccm_30380000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_ccm_30380000_P_wakeup_source 0
#define DT_N_S_soc_S_ccm_30380000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_ccm_30380000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_ccm_30380000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@30a80000/interrupt-controller@0
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0
 *
 * Binding (compatible = nxp,irqsteer-master):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/nxp,irqsteer-master.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_PATH "/soc/interrupt-controller@30a80000/interrupt-controller@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_FULL_NAME "interrupt-controller@0"
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_FULL_NAME_UNQUOTED interrupt-controller@0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_FULL_NAME_TOKEN interrupt_controller_0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_0

/* Node parent (/soc/interrupt-controller@30a80000) identifier: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_PARENT DT_N_S_soc_S_interrupt_controller_30a80000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_FOREACH_NODELABEL(fn) fn(master0)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(master0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_interrupt_controller_30a80000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_HASH vwauP3UkzhqH6UB8t6gV2a9lf_G2hJ_bA6HDDw2Qel0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_ORD 53
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_REQUIRES_ORDS \
	10, /* /cpus/cpu@0/interrupt-controller@0 */ \
	11, /* /soc/interrupt-controller@30a80000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_SUPPORTS_ORDS \
	55, /* /soc/uart@30a60000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_EXISTS 1
#define DT_N_INST_0_nxp_irqsteer_master DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0
#define DT_N_NODELABEL_master0          DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_IRQ_NUM 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_IRQ_IDX_0_VAL_irq 19
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_IRQ_IDX_0_VAL_sense 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_IRQ_IDX_0_VAL_sense_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_IRQ_IDX_0_CONTROLLER DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_IRQ_LEVEL 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_COMPAT_MATCHES_nxp_irqsteer_master 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_COMPAT_MODEL_IDX_0 "irqsteer-master"
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_compatible {"nxp,irqsteer-master"}
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_compatible_IDX_0 "nxp,irqsteer-master"
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_compatible_IDX_0_STRING_UNQUOTED nxp,irqsteer-master
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_compatible_IDX_0_STRING_TOKEN nxp_irqsteer_master
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IRQSTEER_MASTER
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/uart4_default
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_PATH "/soc/iomuxc@30330000/pinctrl/uart4_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_FULL_NAME "uart4_default"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_FULL_NAME_UNQUOTED uart4_default
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_FULL_NAME_TOKEN uart4_default
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_FULL_NAME_UPPER_TOKEN UART4_DEFAULT

/* Node parent (/soc/iomuxc@30330000/pinctrl) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_FOREACH_NODELABEL(fn) fn(uart4_default)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart4_default, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_CHILD_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_HASH yvGQ5SOeThAOPoupTRf6Wv_nvSBlLR6U0eZ2qhw5Gho

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_ORD 54
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_REQUIRES_ORDS \
	44, /* /soc/iomuxc@30330000/IOMUXC_UART4_RXD_UART_RX_UART4_RX */ \
	45, /* /soc/iomuxc@30330000/IOMUXC_UART4_TXD_UART_TX_UART4_TX */ \
	46, /* /soc/iomuxc@30330000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_SUPPORTS_ORDS \
	55, /* /soc/uart@30a60000 */ \
	69, /* /soc/iomuxc@30330000/pinctrl/uart4_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_EXISTS 1
#define DT_N_NODELABEL_uart4_default DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/uart@30a60000
 *
 * Node identifier: DT_N_S_soc_S_uart_30a60000
 *
 * Binding (compatible = nxp,imx-iuart):
 *   $ZEPHYR_BASE/dts/bindings/serial/nxp,imx-iuart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_30a60000_PATH "/soc/uart@30a60000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_30a60000_FULL_NAME "uart@30a60000"
#define DT_N_S_soc_S_uart_30a60000_FULL_NAME_UNQUOTED uart@30a60000
#define DT_N_S_soc_S_uart_30a60000_FULL_NAME_TOKEN uart_30a60000
#define DT_N_S_soc_S_uart_30a60000_FULL_NAME_UPPER_TOKEN UART_30A60000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_30a60000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_30a60000_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_uart_30a60000_NODELABEL_NUM 1
#define DT_N_S_soc_S_uart_30a60000_FOREACH_NODELABEL(fn) fn(uart4)
#define DT_N_S_soc_S_uart_30a60000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart4, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_30a60000_CHILD_NUM 0
#define DT_N_S_soc_S_uart_30a60000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_uart_30a60000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_30a60000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_30a60000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_30a60000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_30a60000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_30a60000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_30a60000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_30a60000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_uart_30a60000_HASH sXYNBMbGkeOyE0SrF_Nveeq_zbDg_2KA6KxzqsktDTo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_30a60000_ORD 55
#define DT_N_S_soc_S_uart_30a60000_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_30a60000_REQUIRES_ORDS \
	7, /* /soc */ \
	52, /* /soc/ccm@30380000 */ \
	53, /* /soc/interrupt-controller@30a80000/interrupt-controller@0 */ \
	54, /* /soc/iomuxc@30330000/pinctrl/uart4_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_30a60000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_30a60000_EXISTS 1
#define DT_N_INST_0_nxp_imx_iuart DT_N_S_soc_S_uart_30a60000
#define DT_N_NODELABEL_uart4      DT_N_S_soc_S_uart_30a60000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_30a60000_REG_NUM 1
#define DT_N_S_soc_S_uart_30a60000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_REG_IDX_0_VAL_ADDRESS 816185344 /* 0x30a60000 */
#define DT_N_S_soc_S_uart_30a60000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_uart_30a60000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_30a60000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_30a60000_IRQ_NUM 3
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_0_VAL_irq 29
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_1_VAL_irq 0
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_2_VAL_irq 0
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0
#define DT_N_S_soc_S_uart_30a60000_IRQ_LEVEL 2
#define DT_N_S_soc_S_uart_30a60000_COMPAT_MATCHES_nxp_imx_iuart 1
#define DT_N_S_soc_S_uart_30a60000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_uart_30a60000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_COMPAT_MODEL_IDX_0 "imx-iuart"
#define DT_N_S_soc_S_uart_30a60000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_30a60000_PINCTRL_NUM 1
#define DT_N_S_soc_S_uart_30a60000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_uart_30a60000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_30a60000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_uart_30a60000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default

/* Generic property macros: */
#define DT_N_S_soc_S_uart_30a60000_P_reg {816185344 /* 0x30a60000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_uart_30a60000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_reg_IDX_0 816185344
#define DT_N_S_soc_S_uart_30a60000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_uart_30a60000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_clocks_IDX_0_PH DT_N_S_soc_S_ccm_30380000
#define DT_N_S_soc_S_uart_30a60000_P_clocks_IDX_0_VAL_name 2051
#define DT_N_S_soc_S_uart_30a60000_P_clocks_IDX_0_VAL_name_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_clocks_IDX_0_VAL_offset 108
#define DT_N_S_soc_S_uart_30a60000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_clocks_IDX_0_VAL_bits 24
#define DT_N_S_soc_S_uart_30a60000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a60000, clocks, 0)
#define DT_N_S_soc_S_uart_30a60000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a60000, clocks, 0)
#define DT_N_S_soc_S_uart_30a60000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a60000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a60000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_30a60000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a60000, pinctrl_0, 0)
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a60000, pinctrl_0, 0)
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a60000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a60000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a60000, pinctrl_names, 0)
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a60000, pinctrl_names, 0)
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a60000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a60000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_uart_30a60000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_current_speed 115200
#define DT_N_S_soc_S_uart_30a60000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_30a60000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_parity "none"
#define DT_N_S_soc_S_uart_30a60000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_uart_30a60000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_uart_30a60000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_uart_30a60000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_uart_30a60000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_30a60000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a60000, parity, 0)
#define DT_N_S_soc_S_uart_30a60000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a60000, parity, 0)
#define DT_N_S_soc_S_uart_30a60000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a60000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a60000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_parity_LEN 1
#define DT_N_S_soc_S_uart_30a60000_P_parity_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_status "okay"
#define DT_N_S_soc_S_uart_30a60000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_uart_30a60000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_uart_30a60000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_uart_30a60000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_uart_30a60000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_uart_30a60000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a60000, status, 0)
#define DT_N_S_soc_S_uart_30a60000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a60000, status, 0)
#define DT_N_S_soc_S_uart_30a60000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a60000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a60000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_status_LEN 1
#define DT_N_S_soc_S_uart_30a60000_P_status_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_compatible {"nxp,imx-iuart"}
#define DT_N_S_soc_S_uart_30a60000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_compatible_IDX_0 "nxp,imx-iuart"
#define DT_N_S_soc_S_uart_30a60000_P_compatible_IDX_0_STRING_UNQUOTED nxp,imx-iuart
#define DT_N_S_soc_S_uart_30a60000_P_compatible_IDX_0_STRING_TOKEN nxp_imx_iuart
#define DT_N_S_soc_S_uart_30a60000_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IMX_IUART
#define DT_N_S_soc_S_uart_30a60000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a60000, compatible, 0)
#define DT_N_S_soc_S_uart_30a60000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a60000, compatible, 0)
#define DT_N_S_soc_S_uart_30a60000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a60000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a60000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_30a60000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_interrupts {29 /* 0x1d */, 0 /* 0x0 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_uart_30a60000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_interrupts_IDX_0 29
#define DT_N_S_soc_S_uart_30a60000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_uart_30a60000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_uart_30a60000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_interrupt_parent DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0
#define DT_N_S_soc_S_uart_30a60000_P_interrupt_parent_IDX_0 DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0
#define DT_N_S_soc_S_uart_30a60000_P_interrupt_parent_IDX_0_PH DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0
#define DT_N_S_soc_S_uart_30a60000_P_interrupt_parent_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_interrupt_parent_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_30a60000, interrupt_parent, 0)
#define DT_N_S_soc_S_uart_30a60000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_30a60000, interrupt_parent, 0)
#define DT_N_S_soc_S_uart_30a60000_P_interrupt_parent_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_30a60000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_interrupt_parent_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_30a60000, interrupt_parent, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_30a60000_P_interrupt_parent_LEN 1
#define DT_N_S_soc_S_uart_30a60000_P_interrupt_parent_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_uart_30a60000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_30a60000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_uart_30a60000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_uart_30a60000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@30a80000/interrupt-controller@2
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2
 *
 * Binding (compatible = nxp,irqsteer-master):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/nxp,irqsteer-master.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_PATH "/soc/interrupt-controller@30a80000/interrupt-controller@2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_FULL_NAME "interrupt-controller@2"
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_FULL_NAME_UNQUOTED interrupt-controller@2
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_FULL_NAME_TOKEN interrupt_controller_2
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_2

/* Node parent (/soc/interrupt-controller@30a80000) identifier: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_PARENT DT_N_S_soc_S_interrupt_controller_30a80000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_FOREACH_NODELABEL(fn) fn(master2)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(master2, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_interrupt_controller_30a80000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_HASH X2P7Scyy6BclAQn_u7LxHWVCqFV06ZXwTxCYUU0UvBY

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_ORD 56
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_REQUIRES_ORDS \
	10, /* /cpus/cpu@0/interrupt-controller@0 */ \
	11, /* /soc/interrupt-controller@30a80000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_EXISTS 1
#define DT_N_INST_2_nxp_irqsteer_master DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2
#define DT_N_NODELABEL_master2          DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_REG_IDX_0_VAL_ADDRESS 2 /* 0x2 */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_IRQ_NUM 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_IRQ_IDX_0_VAL_irq 21
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_IRQ_IDX_0_VAL_sense 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_IRQ_IDX_0_VAL_sense_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_IRQ_IDX_0_CONTROLLER DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_IRQ_LEVEL 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_COMPAT_MATCHES_nxp_irqsteer_master 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_COMPAT_VENDOR_IDX_0 "NXP Semiconductors"
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_COMPAT_MODEL_IDX_0 "irqsteer-master"
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_reg {2 /* 0x2 */}
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_reg_IDX_0 2
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_compatible {"nxp,irqsteer-master"}
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_compatible_IDX_0 "nxp,irqsteer-master"
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_compatible_IDX_0_STRING_UNQUOTED nxp,irqsteer-master
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_compatible_IDX_0_STRING_TOKEN nxp_irqsteer_master
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_compatible_IDX_0_STRING_UPPER_TOKEN NXP_IRQSTEER_MASTER
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/pdm_default/group0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_PATH "/soc/iomuxc@30330000/pinctrl/pdm_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/iomuxc@30330000/pinctrl/pdm_default) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_HASH EbIDwazA9z2aTTx06SyNlvKYSRcZ157XX_p7Gpbn54c

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_ORD 57
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_REQUIRES_ORDS \
	37, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXC_PDM_CLK_PDM_CLK */ \
	38, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXD0_PDM_BIT_STREAM_PDM_BIT_STREAM0 */ \
	39, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXD1_PDM_BIT_STREAM_PDM_BIT_STREAM1 */ \
	40, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXD2_PDM_BIT_STREAM_PDM_BIT_STREAM2 */ \
	41, /* /soc/iomuxc@30330000/IOMUXC_SAI5_RXD3_PDM_BIT_STREAM_PDM_BIT_STREAM3 */ \
	50, /* /soc/iomuxc@30330000/pinctrl/pdm_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_IDX_2 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_IDX_2_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_IDX_3 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_IDX_3_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_IDX_4 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_IDX_4_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_drive_strength "x6"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_drive_strength_STRING_UNQUOTED x6
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_drive_strength_STRING_TOKEN x6
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN X6
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_drive_strength_IDX_0 "x6"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_drive_strength_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_drive_strength_IDX_0_ENUM_VAL_x6_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_slew_rate "fast"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_slew_rate_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_input_enable 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_input_schmitt_enable 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/pinmux_enet
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_PATH "/soc/iomuxc@30330000/pinctrl/pinmux_enet"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_FULL_NAME "pinmux_enet"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_FULL_NAME_UNQUOTED pinmux_enet
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_FULL_NAME_TOKEN pinmux_enet
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_FULL_NAME_UPPER_TOKEN PINMUX_ENET

/* Node parent (/soc/iomuxc@30330000/pinctrl) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_FOREACH_NODELABEL(fn) fn(pinmux_enet)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_enet, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_CHILD_NUM 3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_HASH RBp3AqhxV_iJBHupGlTinAuQHDwH29FfJFPP6kYR47Y

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_ORD 58
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_REQUIRES_ORDS \
	22, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD0_GPIO_IO_GPIO4_IO2 */ \
	25, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD4_ENET_RGMII_RD_ENET1_RGMII_RD0 */ \
	26, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD5_ENET_RGMII_RD_ENET1_RGMII_RD1 */ \
	27, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD6_ENET_RGMII_RD_ENET1_RGMII_RD2 */ \
	28, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD7_ENET_RGMII_RD_ENET1_RGMII_RD3 */ \
	29, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXC_ENET_RGMII_RXC_ENET1_RGMII_RXC */ \
	30, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD0_ENET_RGMII_TD_ENET1_RGMII_TD0 */ \
	31, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD1_ENET_RGMII_TD_ENET1_RGMII_TD1 */ \
	32, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD2_ENET_RGMII_TD_ENET1_RGMII_TD2 */ \
	33, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD3_ENET_RGMII_TD_ENET1_RGMII_TD3 */ \
	34, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD4_ENET_RGMII_TX_CTL_ENET1_RGMII_TX_CTL */ \
	35, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD5_ENET_RGMII_TXC_ENET1_RGMII_TXC */ \
	36, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXFS_ENET_RGMII_RX_CTL_ENET1_RGMII_RX_CTL */ \
	46, /* /soc/iomuxc@30330000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_SUPPORTS_ORDS \
	59, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet/group0 */ \
	60, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet/group1 */ \
	61, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet/group2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_EXISTS 1
#define DT_N_NODELABEL_pinmux_enet DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/pinmux_enet/group0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_PATH "/soc/iomuxc@30330000/pinctrl/pinmux_enet/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/iomuxc@30330000/pinctrl/pinmux_enet) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_HASH PZ_HHc1j0OLJagsOjnxlQKvidLs__JT85_EsuUXaEDw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_ORD 59
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_REQUIRES_ORDS \
	25, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD4_ENET_RGMII_RD_ENET1_RGMII_RD0 */ \
	26, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD5_ENET_RGMII_RD_ENET1_RGMII_RD1 */ \
	27, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD6_ENET_RGMII_RD_ENET1_RGMII_RD2 */ \
	28, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD7_ENET_RGMII_RD_ENET1_RGMII_RD3 */ \
	29, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXC_ENET_RGMII_RXC_ENET1_RGMII_RXC */ \
	36, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXFS_ENET_RGMII_RX_CTL_ENET1_RGMII_RX_CTL */ \
	58, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_2 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_2_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_3 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_3_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_4 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_4_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_5 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_5_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 4) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 5)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 5)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 5, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, pinmux, 5, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_LEN 6
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_drive_strength "x1"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_drive_strength_STRING_UNQUOTED x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_drive_strength_STRING_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_drive_strength_STRING_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_drive_strength_IDX_0 "x1"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_drive_strength_IDX_0_ENUM_VAL_x1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_slew_rate "fast"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_slew_rate_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_input_enable 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_input_schmitt_enable 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/pinmux_enet/group1
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_PATH "/soc/iomuxc@30330000/pinctrl/pinmux_enet/group1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_FULL_NAME "group1"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/soc/iomuxc@30330000/pinctrl/pinmux_enet) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_NODELABEL_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_HASH KoPUaISaQYVbg_K05o6GqhZw3FtRcMWXi5EvCA7h1yI

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_ORD 60
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_REQUIRES_ORDS \
	30, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD0_ENET_RGMII_TD_ENET1_RGMII_TD0 */ \
	31, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD1_ENET_RGMII_TD_ENET1_RGMII_TD1 */ \
	32, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD2_ENET_RGMII_TD_ENET1_RGMII_TD2 */ \
	33, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD3_ENET_RGMII_TD_ENET1_RGMII_TD3 */ \
	34, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD4_ENET_RGMII_TX_CTL_ENET1_RGMII_TX_CTL */ \
	35, /* /soc/iomuxc@30330000/IOMUXC_SAI1_TXD5_ENET_RGMII_TXC_ENET1_RGMII_TXC */ \
	58, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_2 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_2_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_3 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_3_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_4 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_4_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_5 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_5_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_IDX_5_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 4) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 5)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 5)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 5, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, pinmux, 5, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_LEN 6
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength "x6"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_STRING_UNQUOTED x6
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_STRING_TOKEN x6
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_STRING_UPPER_TOKEN X6
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_IDX_0 "x6"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_IDX_0_ENUM_VAL_x6_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate "fast"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_IDX_0 "fast"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_bias_pull_up 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_bias_pull_down 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_drive_open_drain 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_input_enable 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_input_schmitt_enable 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/pinmux_enet/group2
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_PATH "/soc/iomuxc@30330000/pinctrl/pinmux_enet/group2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_FULL_NAME "group2"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_FULL_NAME_UNQUOTED group2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_FULL_NAME_TOKEN group2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_FULL_NAME_UPPER_TOKEN GROUP2

/* Node parent (/soc/iomuxc@30330000/pinctrl/pinmux_enet) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_NODELABEL_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_HASH UfCTM8TP0GbFxCW0PLZ9hyWhGsinDgsY4bJDOorGlvo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_ORD 61
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_REQUIRES_ORDS \
	22, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD0_GPIO_IO_GPIO4_IO2 */ \
	58, /* /soc/iomuxc@30330000/pinctrl/pinmux_enet */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, pinmux, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, pinmux, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, pinmux, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_pinmux_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_drive_strength "x1"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_drive_strength_STRING_UNQUOTED x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_drive_strength_STRING_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_drive_strength_STRING_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_drive_strength_IDX_0 "x1"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_drive_strength_IDX_0_ENUM_VAL_x1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_drive_strength_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_slew_rate "fast"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_slew_rate_IDX_0 "fast"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_slew_rate_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_slew_rate_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_bias_pull_up 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_bias_pull_down 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_drive_open_drain 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_input_enable 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_input_schmitt_enable 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/pinmux_i2c3
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_PATH "/soc/iomuxc@30330000/pinctrl/pinmux_i2c3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_FULL_NAME "pinmux_i2c3"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_FULL_NAME_UNQUOTED pinmux_i2c3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_FULL_NAME_TOKEN pinmux_i2c3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_FULL_NAME_UPPER_TOKEN PINMUX_I2C3

/* Node parent (/soc/iomuxc@30330000/pinctrl) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_FOREACH_NODELABEL(fn) fn(pinmux_i2c3)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_i2c3, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_CHILD_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_HASH bDOGWJHeusYztskAj5w1L85P2lXtRLbDm6WyNAHADAw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_ORD 62
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_REQUIRES_ORDS \
	20, /* /soc/iomuxc@30330000/IOMUXC_I2C3_SCL_I2C_SCL_I2C3_SCL */ \
	21, /* /soc/iomuxc@30330000/IOMUXC_I2C3_SDA_I2C_SDA_I2C3_SDA */ \
	46, /* /soc/iomuxc@30330000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_SUPPORTS_ORDS \
	63, /* /soc/iomuxc@30330000/pinctrl/pinmux_i2c3/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_EXISTS 1
#define DT_N_NODELABEL_pinmux_i2c3 DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/pinmux_i2c3/group0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_PATH "/soc/iomuxc@30330000/pinctrl/pinmux_i2c3/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/iomuxc@30330000/pinctrl/pinmux_i2c3) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_HASH QaZrIxO8fGeFCA5S_OZJiOfLghiqZVoqzofMPQuyUL4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_ORD 63
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_REQUIRES_ORDS \
	20, /* /soc/iomuxc@30330000/IOMUXC_I2C3_SCL_I2C_SCL_I2C3_SCL */ \
	21, /* /soc/iomuxc@30330000/IOMUXC_I2C3_SDA_I2C_SDA_I2C3_SDA */ \
	62, /* /soc/iomuxc@30330000/pinctrl/pinmux_i2c3 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_drive_strength "x4"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_drive_strength_STRING_UNQUOTED x4
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_drive_strength_STRING_TOKEN x4
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_drive_strength_STRING_UPPER_TOKEN X4
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_drive_strength_IDX_0 "x4"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_drive_strength_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_drive_strength_IDX_0_ENUM_VAL_x4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_slew_rate "slow"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_slew_rate_STRING_UNQUOTED slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_slew_rate_STRING_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_slew_rate_STRING_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_slew_rate_IDX_0 "slow"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_slew_rate_IDX_0_ENUM_VAL_slow_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_input_enable 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_input_schmitt_enable 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/pinmux_mdio
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_PATH "/soc/iomuxc@30330000/pinctrl/pinmux_mdio"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_FULL_NAME "pinmux_mdio"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_FULL_NAME_UNQUOTED pinmux_mdio
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_FULL_NAME_TOKEN pinmux_mdio
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_FULL_NAME_UPPER_TOKEN PINMUX_MDIO

/* Node parent (/soc/iomuxc@30330000/pinctrl) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_FOREACH_NODELABEL(fn) fn(pinmux_mdio)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinmux_mdio, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_CHILD_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_HASH zlCaxFz_woWAs38YTZ30Aq4NDXrDd5apBjFhu3NUi8M

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_ORD 64
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_REQUIRES_ORDS \
	23, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD2_ENET_MDC_ENET1_MDC */ \
	24, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD3_ENET_MDIO_ENET1_MDIO */ \
	46, /* /soc/iomuxc@30330000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_SUPPORTS_ORDS \
	65, /* /soc/iomuxc@30330000/pinctrl/pinmux_mdio/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_EXISTS 1
#define DT_N_NODELABEL_pinmux_mdio DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/pinmux_mdio/group0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_PATH "/soc/iomuxc@30330000/pinctrl/pinmux_mdio/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/iomuxc@30330000/pinctrl/pinmux_mdio) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_HASH _VreAsxl_nzreH_JfkpNvtkE_BIYotjCC8FBWmbN4Ho

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_ORD 65
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_REQUIRES_ORDS \
	23, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD2_ENET_MDC_ENET1_MDC */ \
	24, /* /soc/iomuxc@30330000/IOMUXC_SAI1_RXD3_ENET_MDIO_ENET1_MDIO */ \
	64, /* /soc/iomuxc@30330000/pinctrl/pinmux_mdio */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_drive_strength "x4"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_drive_strength_STRING_UNQUOTED x4
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_drive_strength_STRING_TOKEN x4
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_drive_strength_STRING_UPPER_TOKEN X4
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_drive_strength_IDX_0 "x4"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_drive_strength_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_drive_strength_IDX_0_ENUM_VAL_x4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_slew_rate "slow"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_slew_rate_STRING_UNQUOTED slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_slew_rate_STRING_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_slew_rate_STRING_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_slew_rate_IDX_0 "slow"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_slew_rate_IDX_0_ENUM_VAL_slow_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_bias_pull_up 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_input_enable 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/sai3_default/group0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_PATH "/soc/iomuxc@30330000/pinctrl/sai3_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/iomuxc@30330000/pinctrl/sai3_default) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_HASH KWxo0CvtDAuzxayzs5SDAP1XrsZEKEWhVouWvgNK3ik

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_ORD 66
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_REQUIRES_ORDS \
	15, /* /soc/iomuxc@30330000/IOMUXC_SAI3_MCLK_SAI_MCLK_SAI3_MCLK */ \
	16, /* /soc/iomuxc@30330000/IOMUXC_SAI3_RXD_SAI_RX_DATA_SAI3_RX_DATA0 */ \
	17, /* /soc/iomuxc@30330000/IOMUXC_SAI3_TXC_SAI_TX_BCLK_SAI3_TX_BCLK */ \
	18, /* /soc/iomuxc@30330000/IOMUXC_SAI3_TXD_SAI_TX_DATA_SAI3_TX_DATA0 */ \
	19, /* /soc/iomuxc@30330000/IOMUXC_SAI3_TXFS_SAI_TX_SYNC_SAI3_TX_SYNC */ \
	47, /* /soc/iomuxc@30330000/pinctrl/sai3_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_IDX_2 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_IDX_2_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_IDX_2_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_IDX_3 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_IDX_3_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_IDX_3_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_IDX_4 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_IDX_4_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_IDX_4_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 1) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 2) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 3) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 4)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, pinmux, 4, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_LEN 5
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_drive_strength "x6"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_drive_strength_STRING_UNQUOTED x6
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_drive_strength_STRING_TOKEN x6
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN X6
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_drive_strength_IDX_0 "x6"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_drive_strength_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_drive_strength_IDX_0_ENUM_VAL_x6_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_slew_rate "fast"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_slew_rate_STRING_UNQUOTED fast
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_slew_rate_STRING_TOKEN fast
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN FAST
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_slew_rate_IDX_0 "fast"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_slew_rate_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_slew_rate_IDX_0_ENUM_VAL_fast_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_input_enable 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_input_schmitt_enable 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/uart2_default
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_PATH "/soc/iomuxc@30330000/pinctrl/uart2_default"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FULL_NAME "uart2_default"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FULL_NAME_UNQUOTED uart2_default
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FULL_NAME_TOKEN uart2_default
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FULL_NAME_UPPER_TOKEN UART2_DEFAULT

/* Node parent (/soc/iomuxc@30330000/pinctrl) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_NODELABEL_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_NODELABEL(fn) fn(uart2_default)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart2_default, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_CHILD_NUM 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_HASH ai8mUsurh72d9FEUdgiU8q2kTp1G9W3gao2diUw_Cvc

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_ORD 67
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_REQUIRES_ORDS \
	42, /* /soc/iomuxc@30330000/IOMUXC_UART2_RXD_UART_RX_UART2_RX */ \
	43, /* /soc/iomuxc@30330000/IOMUXC_UART2_TXD_UART_TX_UART2_TX */ \
	46, /* /soc/iomuxc@30330000/pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_SUPPORTS_ORDS \
	68, /* /soc/iomuxc@30330000/pinctrl/uart2_default/group0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_EXISTS 1
#define DT_N_NODELABEL_uart2_default DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/uart2_default/group0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_PATH "/soc/iomuxc@30330000/pinctrl/uart2_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/iomuxc@30330000/pinctrl/uart2_default) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_HASH mxK03fCeJh9nIFSh1IR67SczScJI_GGEnO39yhWQ3j4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_ORD 68
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_REQUIRES_ORDS \
	42, /* /soc/iomuxc@30330000/IOMUXC_UART2_RXD_UART_RX_UART2_RX */ \
	43, /* /soc/iomuxc@30330000/IOMUXC_UART2_TXD_UART_TX_UART2_TX */ \
	67, /* /soc/iomuxc@30330000/pinctrl/uart2_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength "x1"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_STRING_UNQUOTED x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_STRING_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_IDX_0 "x1"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_IDX_0_ENUM_VAL_x1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate "slow"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_STRING_UNQUOTED slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_STRING_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_IDX_0 "slow"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_IDX_0_ENUM_VAL_slow_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_input_enable 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Devicetree node: /soc/iomuxc@30330000/pinctrl/uart4_default/group0
 *
 * Node identifier: DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_PATH "/soc/iomuxc@30330000/pinctrl/uart4_default/group0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_FULL_NAME "group0"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_FULL_NAME_UNQUOTED group0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_FULL_NAME_TOKEN group0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_FULL_NAME_UPPER_TOKEN GROUP0

/* Node parent (/soc/iomuxc@30330000/pinctrl/uart4_default) identifier: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_PARENT DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_NODELABEL_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_CHILD_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_HASH 2EKq5YbWdcsjRoW8jHfk_gwVp1MVlmGZeNrAYww4G9k

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_ORD 69
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_REQUIRES_ORDS \
	44, /* /soc/iomuxc@30330000/IOMUXC_UART4_RXD_UART_RX_UART4_RX */ \
	45, /* /soc/iomuxc@30330000/IOMUXC_UART4_TXD_UART_TX_UART4_TX */ \
	54, /* /soc/iomuxc@30330000/pinctrl/uart4_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_REG_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_RANGES_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_IRQ_NUM 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_IRQ_LEVEL 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_pinmux_IDX_0 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_pinmux_IDX_0_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_pinmux_IDX_1 DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_pinmux_IDX_1_PH DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, pinmux, 0) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, pinmux, 1)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, pinmux, 1, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_pinmux_LEN 2
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_drive_strength "x1"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_drive_strength_STRING_UNQUOTED x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_drive_strength_STRING_TOKEN x1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_drive_strength_STRING_UPPER_TOKEN X1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_drive_strength_IDX_0 "x1"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_drive_strength_IDX_0_ENUM_VAL_x1_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, drive_strength, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_drive_strength_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, drive_strength, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_drive_strength_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_slew_rate "slow"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_slew_rate_STRING_UNQUOTED slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_slew_rate_STRING_TOKEN slow
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_slew_rate_STRING_UPPER_TOKEN SLOW
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_slew_rate_IDX_0 "slow"
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_slew_rate_IDX_0_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_slew_rate_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_slew_rate_IDX_0_ENUM_VAL_slow_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, slew_rate, 0)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_slew_rate_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, slew_rate, 0, __VA_ARGS__)
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_slew_rate_LEN 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_bias_pull_up 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_bias_pull_down 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_drive_open_drain 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_drive_open_drain_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_input_enable 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_input_schmitt_enable 0
#define DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0_P_input_schmitt_enable_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_sram              DT_N_S_memory_92400000
#define DT_CHOSEN_zephyr_sram_EXISTS       1
#define DT_CHOSEN_zephyr_console           DT_N_S_soc_S_uart_30a60000
#define DT_CHOSEN_zephyr_console_EXISTS    1
#define DT_CHOSEN_zephyr_shell_uart        DT_N_S_soc_S_uart_30a60000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS 1
#define DT_CHOSEN_zephyr_ipc_shm           DT_N_S_memory_942f0000
#define DT_CHOSEN_zephyr_ipc_shm_EXISTS    1
#define DT_CHOSEN_zephyr_ipc               DT_N_S_soc_S_mailbox_30e70000
#define DT_CHOSEN_zephyr_ipc_EXISTS        1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_30a80000) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2) fn(DT_N_S_soc_S_ccm_30380000) fn(DT_N_S_soc_S_dma_30e00000) fn(DT_N_S_soc_S_dai_30c30000) fn(DT_N_S_soc_S_micfil_30ca0000) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx) fn(DT_N_S_soc_S_uart_30a60000) fn(DT_N_S_soc_S_mailbox_30e70000) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0) fn(DT_N_S_memory_92400000) fn(DT_N_S_memory_92c00000) fn(DT_N_S_mclk) fn(DT_N_S_memory_942f0000)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_30a80000) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2) fn(DT_N_S_soc_S_ccm_30380000) fn(DT_N_S_soc_S_iomuxc_30330000) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx) fn(DT_N_S_soc_S_uart_30a60000) fn(DT_N_S_soc_S_mailbox_30e70000) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0) fn(DT_N_S_memory_92400000) fn(DT_N_S_memory_92c00000) fn(DT_N_S_mclk) fn(DT_N_S_memory_942f0000)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_30a80000, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2, __VA_ARGS__) fn(DT_N_S_soc_S_ccm_30380000, __VA_ARGS__) fn(DT_N_S_soc_S_dma_30e00000, __VA_ARGS__) fn(DT_N_S_soc_S_dai_30c30000, __VA_ARGS__) fn(DT_N_S_soc_S_micfil_30ca0000, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, __VA_ARGS__) fn(DT_N_S_soc_S_uart_30a60000, __VA_ARGS__) fn(DT_N_S_soc_S_mailbox_30e70000, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0, __VA_ARGS__) fn(DT_N_S_memory_92400000, __VA_ARGS__) fn(DT_N_S_memory_92c00000, __VA_ARGS__) fn(DT_N_S_mclk, __VA_ARGS__) fn(DT_N_S_memory_942f0000, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_30a80000, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2, __VA_ARGS__) fn(DT_N_S_soc_S_ccm_30380000, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_sai3_default_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pdm_default_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart2_default_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_uart4_default_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_mdio_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_enet_S_group2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl_S_pinmux_i2c3_S_group0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_scl_i2c_scl_i2c3_scl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_i2c3_sda_i2c_sda_i2c3_sda, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd0_gpio_io_gpio4_io2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd2_enet_mdc_enet1_mdc, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd3_enet_mdio_enet1_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd4_enet_rgmii_rd_enet1_rgmii_rd0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd5_enet_rgmii_rd_enet1_rgmii_rd1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd6_enet_rgmii_rd_enet1_rgmii_rd2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_rxd7_enet_rgmii_rd_enet1_rgmii_rd3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txc_enet_rgmii_rxc_enet1_rgmii_rxc, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd0_enet_rgmii_td_enet1_rgmii_td0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd1_enet_rgmii_td_enet1_rgmii_td1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd2_enet_rgmii_td_enet1_rgmii_td2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd3_enet_rgmii_td_enet1_rgmii_td3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd4_enet_rgmii_tx_ctl_enet1_rgmii_tx_ctl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txd5_enet_rgmii_txc_enet1_rgmii_txc, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai1_txfs_enet_rgmii_rx_ctl_enet1_rgmii_rx_ctl, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_mclk_sai_mclk_sai3_mclk, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_rxd_sai_rx_data_sai3_rx_data0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txc_sai_tx_bclk_sai3_tx_bclk, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txd_sai_tx_data_sai3_tx_data0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai3_txfs_sai_tx_sync_sai3_tx_sync, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxc_pdm_clk_pdm_clk, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd0_pdm_bit_stream_pdm_bit_stream0, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd1_pdm_bit_stream_pdm_bit_stream1, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd2_pdm_bit_stream_pdm_bit_stream2, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_sai5_rxd3_pdm_bit_stream_pdm_bit_stream3, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_rxd_uart_rx_uart2_rx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart2_txd_uart_tx_uart2_tx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_rxd_uart_rx_uart4_rx, __VA_ARGS__) fn(DT_N_S_soc_S_iomuxc_30330000_S_iomuxc_uart4_txd_uart_tx_uart4_tx, __VA_ARGS__) fn(DT_N_S_soc_S_uart_30a60000, __VA_ARGS__) fn(DT_N_S_soc_S_mailbox_30e70000, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0, __VA_ARGS__) fn(DT_N_S_memory_92400000, __VA_ARGS__) fn(DT_N_S_memory_92c00000, __VA_ARGS__) fn(DT_N_S_mclk, __VA_ARGS__) fn(DT_N_S_memory_942f0000, __VA_ARGS__)

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_nxp 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_nxp_irqsteer_intc 1
#define DT_COMPAT_HAS_OKAY_nxp_irqsteer_master 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_ccm 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_iomuxc 1
#define DT_COMPAT_HAS_OKAY_nxp_imx8mp_pinctrl 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_iuart 1
#define DT_COMPAT_HAS_OKAY_nxp_imx_mu 1
#define DT_COMPAT_HAS_OKAY_cdns_tensilica_xtensa_lx6 1
#define DT_COMPAT_HAS_OKAY_cdns_xtensa_core_intc 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_fixed_clock 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_nxp_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_nxp_irqsteer_intc_NUM_OKAY 1
#define DT_N_INST_nxp_irqsteer_master_NUM_OKAY 3
#define DT_N_INST_nxp_imx_ccm_NUM_OKAY 1
#define DT_N_INST_nxp_imx_iomuxc_NUM_OKAY 1
#define DT_N_INST_nxp_imx8mp_pinctrl_NUM_OKAY 1
#define DT_N_INST_nxp_imx_iuart_NUM_OKAY 1
#define DT_N_INST_nxp_imx_mu_NUM_OKAY 1
#define DT_N_INST_cdns_tensilica_xtensa_lx6_NUM_OKAY 1
#define DT_N_INST_cdns_xtensa_core_intc_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 3
#define DT_N_INST_fixed_clock_NUM_OKAY 1
#define DT_FOREACH_OKAY_nxp(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_nxp(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_irqsteer_intc(fn) fn(DT_N_S_soc_S_interrupt_controller_30a80000)
#define DT_FOREACH_OKAY_VARGS_nxp_irqsteer_intc(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_irqsteer_intc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_irqsteer_intc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_irqsteer_master(fn) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2)
#define DT_FOREACH_OKAY_VARGS_nxp_irqsteer_master(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_0, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_1, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_30a80000_S_interrupt_controller_2, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_irqsteer_master(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_irqsteer_master(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_ccm(fn) fn(DT_N_S_soc_S_ccm_30380000)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_ccm(fn, ...) fn(DT_N_S_soc_S_ccm_30380000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_ccm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_ccm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_iomuxc(fn) fn(DT_N_S_soc_S_iomuxc_30330000)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_iomuxc(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_iomuxc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_iomuxc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx8mp_pinctrl(fn) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl)
#define DT_FOREACH_OKAY_VARGS_nxp_imx8mp_pinctrl(fn, ...) fn(DT_N_S_soc_S_iomuxc_30330000_S_pinctrl, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx8mp_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx8mp_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_iuart(fn) fn(DT_N_S_soc_S_uart_30a60000)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_iuart(fn, ...) fn(DT_N_S_soc_S_uart_30a60000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_iuart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_iuart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_nxp_imx_mu(fn) fn(DT_N_S_soc_S_mailbox_30e70000)
#define DT_FOREACH_OKAY_VARGS_nxp_imx_mu(fn, ...) fn(DT_N_S_soc_S_mailbox_30e70000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_nxp_imx_mu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_nxp_imx_mu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_cdns_tensilica_xtensa_lx6(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_cdns_tensilica_xtensa_lx6(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_cdns_tensilica_xtensa_lx6(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_cdns_tensilica_xtensa_lx6(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_cdns_xtensa_core_intc(fn) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0)
#define DT_FOREACH_OKAY_VARGS_cdns_xtensa_core_intc(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_interrupt_controller_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_cdns_xtensa_core_intc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_cdns_xtensa_core_intc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_memory_92400000) fn(DT_N_S_memory_92c00000) fn(DT_N_S_memory_942f0000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_memory_92400000, __VA_ARGS__) fn(DT_N_S_memory_92c00000, __VA_ARGS__) fn(DT_N_S_memory_942f0000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_clock(fn) fn(DT_N_S_mclk)
#define DT_FOREACH_OKAY_VARGS_fixed_clock(fn, ...) fn(DT_N_S_mclk, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_clock(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
