read -sv run_verilog_mid/adder_32b_9_85_ef8a3c126e3ff6da80cc8ed6536f9ce2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_85_ef8a3c126e3ff6da80cc8ed6536f9ce2_yosys.v
