

================================================================
== Vivado HLS Report for 'intrusion_detection'
================================================================
* Date:           Mon Dec 29 11:05:16 2025

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Exam_Project_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.061|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   91|   91|   91|   91|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- intrusion_detection_label0_intrusion_detection_label1  |   89|   89|        10|          1|          1|    81|    yes   |
        +---------------------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    167|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|      4|    439|    303|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     84|
|Register         |        0|      -|    237|     32|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      4|    676|    586|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      5|      1|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |               Instance               |               Module               | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |intrusion_detectibkb_U1               |intrusion_detectibkb                |        0|      4|  215|    1|
    |intrusion_detection_AXILiteS_s_axi_U  |intrusion_detection_AXILiteS_s_axi  |        2|      0|  224|  302|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+
    |Total                                 |                                    |        2|      4|  439|  303|
    +--------------------------------------+------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_154_p2                  |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten_next_fu_148_p2  |     +    |      0|  0|  15|           7|           1|
    |j_1_fu_182_p2                  |     +    |      0|  0|  13|           4|           1|
    |sum_fu_225_p2                  |     +    |      0|  0|  39|          32|          32|
    |tmp_2_fu_202_p2                |     +    |      0|  0|   8|           8|           8|
    |tmp_6_fu_211_p2                |     +    |      0|  0|   8|           8|           8|
    |tmp_fu_136_p2                  |     +    |      0|  0|  39|          32|          32|
    |exitcond2_fu_160_p2            |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_flatten_fu_142_p2     |   icmp   |      0|  0|  11|           7|           7|
    |j_mid2_fu_166_p3               |  select  |      0|  0|   4|           1|           1|
    |tmp_1_mid2_v_fu_174_p3         |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 167|         111|         102|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_106_p4  |   9|          2|    4|          8|
    |i_reg_102                   |   9|          2|    4|          8|
    |indvar_flatten_reg_91       |   9|          2|    7|         14|
    |j_reg_125                   |   9|          2|    4|          8|
    |sum_1_reg_113               |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  84|         18|   54|        110|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |camera_data_load_reg_271  |  32|   0|   32|          0|
    |exitcond_flatten_reg_235  |   1|   0|    1|          0|
    |i_reg_102                 |   4|   0|    4|          0|
    |indvar_flatten_reg_91     |   7|   0|    7|          0|
    |j_mid2_reg_244            |   4|   0|    4|          0|
    |j_reg_125                 |   4|   0|    4|          0|
    |sum_1_reg_113             |  32|   0|   32|          0|
    |tmp_1_mid2_v_reg_249      |   4|   0|    4|          0|
    |tmp_4_reg_276             |  32|   0|   32|          0|
    |tmp_6_reg_261             |   8|   0|    8|          0|
    |tmp_reg_230               |  32|   0|   32|          0|
    |exitcond_flatten_reg_235  |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 237|  32|  174|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   10|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   10|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS      |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs | intrusion_detection | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | intrusion_detection | return value |
|interrupt               | out |    1| ap_ctrl_hs | intrusion_detection | return value |
+------------------------+-----+-----+------------+---------------------+--------------+

