//
// Written by Synplify Pro 
// Product Version "O-2018.09M-SP1-1"
// Program "Synplify Pro", Mapper "mapact2018q4p1, Build 026R"
// Sun Feb  7 02:17:00 2021
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\generic\igloo2.v "
// file 1 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v "
// file 6 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\fccc_c0\fccc_c0.v "
// file 7 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 8 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v "
// file 9 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0.v "
// file 10 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v "
// file 11 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v "
// file 12 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v "
// file 13 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\sccb_design\sccb_design.v "
// file 14 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\nlconst.dat "
// file 15 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\designer\sccb_design\synthesis.fdc "

`timescale 100 ps/100 ps
module FCCC_C0_FCCC_C0_0_FCCC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FCCC_C0_0_LOCK,
  xclk_c
)
;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FCCC_C0_0_LOCK ;
output xclk_c ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_LOCK ;
wire xclk_c ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @5:18
  CLKINT GL0_INST (
	.Y(xclk_c),
	.A(GL0_net)
);
//@6:57
// @5:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FCCC_C0_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007F90000045574000718C6318C2318C1DEC0404040C00B18;
defparam CCC_INST.VCOFREQUENCY=768.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  xclk_c,
  FCCC_C0_0_LOCK,
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output xclk_c ;
output FCCC_C0_0_LOCK ;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire xclk_c ;
wire FCCC_C0_0_LOCK ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @6:57
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.xclk_c(xclk_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @8:23
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @9:40
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module clock_divider_10000000s_10000s_499s_249s (
  xclk_c,
  sccb_clk_i,
  sccb_clk_1z,
  mid_pulse_1z
)
;
input xclk_c ;
output sccb_clk_i ;
output sccb_clk_1z ;
output mid_pulse_1z ;
wire xclk_c ;
wire sccb_clk_i ;
wire sccb_clk_1z ;
wire mid_pulse_1z ;
wire [9:0] count;
wire [0:0] count_i;
wire [8:2] count_3;
wire mid_pulse_0 ;
wire VCC ;
wire sccb_clk_1_Z ;
wire GND ;
wire un2_count_cry_1_S ;
wire un2_count_cry_3_S ;
wire un2_count_s_9_S ;
wire mid_pulse6_0_0 ;
wire un2_count_s_1_50_FCO ;
wire un2_count_s_1_50_S ;
wire un2_count_s_1_50_Y ;
wire un2_count_cry_1_Z ;
wire un2_count_cry_1_Y ;
wire un2_count_cry_2_Z ;
wire un2_count_cry_2_S ;
wire un2_count_cry_2_Y ;
wire un2_count_cry_3_Z ;
wire un2_count_cry_3_Y ;
wire un2_count_cry_4_Z ;
wire un2_count_cry_4_S ;
wire un2_count_cry_4_Y ;
wire un2_count_cry_5_Z ;
wire un2_count_cry_5_S ;
wire un2_count_cry_5_Y ;
wire un2_count_cry_6_Z ;
wire un2_count_cry_6_S ;
wire un2_count_cry_6_Y ;
wire un2_count_cry_7_Z ;
wire un2_count_cry_7_S ;
wire un2_count_cry_7_Y ;
wire un2_count_s_9_FCO ;
wire un2_count_s_9_Y ;
wire un2_count_cry_8_Z ;
wire un2_count_cry_8_S ;
wire un2_count_cry_8_Y ;
wire m8_0 ;
wire m4_e_4 ;
wire N_16_mux ;
wire sccb_clk3 ;
  CLKINT mid_pulse_inferred_clock_RNIPF73 (
	.Y(mid_pulse_1z),
	.A(mid_pulse_0)
);
  CFG1 sccb_clk_inferred_clock_RNIBKR2 (
	.A(sccb_clk_1z),
	.Y(sccb_clk_i)
);
defparam sccb_clk_inferred_clock_RNIBKR2.INIT=2'h1;
  CFG1 \count_RNO[0]  (
	.A(count[0]),
	.Y(count_i[0])
);
defparam \count_RNO[0] .INIT=2'h1;
// @11:19
  SLE sccb_clk (
	.Q(sccb_clk_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(sccb_clk_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[0]  (
	.Q(count[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(count_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[1]  (
	.Q(count[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(un2_count_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[2]  (
	.Q(count[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(count_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[3]  (
	.Q(count[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(un2_count_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[4]  (
	.Q(count[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(count_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[5]  (
	.Q(count[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(count_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[6]  (
	.Q(count[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(count_3[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[7]  (
	.Q(count[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(count_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[8]  (
	.Q(count[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(count_3[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[9]  (
	.Q(count[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(un2_count_s_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE mid_pulse (
	.Q(mid_pulse_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(mid_pulse6_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:24
  ARI1 un2_count_s_1_50 (
	.FCO(un2_count_s_1_50_FCO),
	.S(un2_count_s_1_50_S),
	.Y(un2_count_s_1_50_Y),
	.B(count[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un2_count_s_1_50.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_1 (
	.FCO(un2_count_cry_1_Z),
	.S(un2_count_cry_1_S),
	.Y(un2_count_cry_1_Y),
	.B(count[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_s_1_50_FCO)
);
defparam un2_count_cry_1.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_2 (
	.FCO(un2_count_cry_2_Z),
	.S(un2_count_cry_2_S),
	.Y(un2_count_cry_2_Y),
	.B(count[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_1_Z)
);
defparam un2_count_cry_2.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_3 (
	.FCO(un2_count_cry_3_Z),
	.S(un2_count_cry_3_S),
	.Y(un2_count_cry_3_Y),
	.B(count[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_2_Z)
);
defparam un2_count_cry_3.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_4 (
	.FCO(un2_count_cry_4_Z),
	.S(un2_count_cry_4_S),
	.Y(un2_count_cry_4_Y),
	.B(count[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_3_Z)
);
defparam un2_count_cry_4.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_5 (
	.FCO(un2_count_cry_5_Z),
	.S(un2_count_cry_5_S),
	.Y(un2_count_cry_5_Y),
	.B(count[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_4_Z)
);
defparam un2_count_cry_5.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_6 (
	.FCO(un2_count_cry_6_Z),
	.S(un2_count_cry_6_S),
	.Y(un2_count_cry_6_Y),
	.B(count[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_5_Z)
);
defparam un2_count_cry_6.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_7 (
	.FCO(un2_count_cry_7_Z),
	.S(un2_count_cry_7_S),
	.Y(un2_count_cry_7_Y),
	.B(count[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_6_Z)
);
defparam un2_count_cry_7.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_s_9 (
	.FCO(un2_count_s_9_FCO),
	.S(un2_count_s_9_S),
	.Y(un2_count_s_9_Y),
	.B(count[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_8_Z)
);
defparam un2_count_s_9.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_8 (
	.FCO(un2_count_cry_8_Z),
	.S(un2_count_cry_8_S),
	.Y(un2_count_cry_8_Y),
	.B(count[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_7_Z)
);
defparam un2_count_cry_8.INIT=20'h4AA00;
  CFG2 mid_pulse_RNO_0 (
	.A(count[3]),
	.B(count[8]),
	.Y(m8_0)
);
defparam mid_pulse_RNO_0.INIT=4'h2;
  CFG4 \count_RNID7EA[2]  (
	.A(count[6]),
	.B(count[5]),
	.C(count[4]),
	.D(count[2]),
	.Y(m4_e_4)
);
defparam \count_RNID7EA[2] .INIT=16'h0080;
  CFG4 \count_RNIA09I[7]  (
	.A(count[0]),
	.B(m4_e_4),
	.C(count[9]),
	.D(count[7]),
	.Y(N_16_mux)
);
defparam \count_RNIA09I[7] .INIT=16'h0800;
  CFG4 \count_RNI3L3Q[1]  (
	.A(count[8]),
	.B(count[3]),
	.C(count[1]),
	.D(N_16_mux),
	.Y(sccb_clk3)
);
defparam \count_RNI3L3Q[1] .INIT=16'h2000;
  CFG4 mid_pulse_RNO (
	.A(m8_0),
	.B(N_16_mux),
	.C(count[1]),
	.D(sccb_clk_1z),
	.Y(mid_pulse6_0_0)
);
defparam mid_pulse_RNO.INIT=16'h0800;
// @11:19
  CFG2 sccb_clk_1 (
	.A(sccb_clk3),
	.B(sccb_clk_1z),
	.Y(sccb_clk_1_Z)
);
defparam sccb_clk_1.INIT=4'h6;
// @11:20
  CFG2 \count_3[8]  (
	.A(sccb_clk3),
	.B(un2_count_cry_8_S),
	.Y(count_3[8])
);
defparam \count_3[8] .INIT=4'h4;
// @11:20
  CFG2 \count_3[7]  (
	.A(sccb_clk3),
	.B(un2_count_cry_7_S),
	.Y(count_3[7])
);
defparam \count_3[7] .INIT=4'h4;
// @11:20
  CFG2 \count_3[6]  (
	.A(sccb_clk3),
	.B(un2_count_cry_6_S),
	.Y(count_3[6])
);
defparam \count_3[6] .INIT=4'h4;
// @11:20
  CFG2 \count_3[5]  (
	.A(sccb_clk3),
	.B(un2_count_cry_5_S),
	.Y(count_3[5])
);
defparam \count_3[5] .INIT=4'h4;
// @11:20
  CFG2 \count_3[4]  (
	.A(sccb_clk3),
	.B(un2_count_cry_4_S),
	.Y(count_3[4])
);
defparam \count_3[4] .INIT=4'h4;
// @11:20
  CFG2 \count_3[2]  (
	.A(sccb_clk3),
	.B(un2_count_cry_2_S),
	.Y(count_3[2])
);
defparam \count_3[2] .INIT=4'h4;
//@12:25
//@12:25
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* clock_divider_10000000s_10000s_499s_249s */

module CoreSCCB (
  sub_addr,
  ip_addr_0,
  data_in_0,
  start,
  sio_c_c,
  sccb_clk,
  rw,
  sccb_clk_i,
  done_1z,
  AND2_0_Y_arst,
  config_sccb_0_siod_o_en,
  mid_pulse,
  siod_o_1_1z
)
;
input [4:3] sub_addr ;
input ip_addr_0 ;
input data_in_0 ;
input start ;
output sio_c_c ;
input sccb_clk ;
input rw ;
input sccb_clk_i ;
output done_1z ;
input AND2_0_Y_arst ;
output config_sccb_0_siod_o_en ;
input mid_pulse ;
output siod_o_1_1z ;
wire ip_addr_0 ;
wire data_in_0 ;
wire start ;
wire sio_c_c ;
wire sccb_clk ;
wire rw ;
wire sccb_clk_i ;
wire done_1z ;
wire AND2_0_Y_arst ;
wire config_sccb_0_siod_o_en ;
wire mid_pulse ;
wire siod_o_1_1z ;
wire [19:1] state;
wire [16:3] state_nsss;
wire [0:0] state_i;
wire [0:0] state_nsss_i;
wire [2:0] count_Z;
wire [7:7] data_in_saved;
wire [7:7] data_in_saved_5;
wire [0:0] ip_addr_saved;
wire [0:0] ip_addr_saved_5;
wire [4:3] sub_addr_saved;
wire [4:3] sub_addr_saved_5;
wire [0:0] data_in_saved_dec;
wire VCC ;
wire siod_o_8_0_iv_i ;
wire N_177_i ;
wire GND ;
wire un19_siod_o_en_0_a4_Z ;
wire N_180_i ;
wire N_183_i ;
wire N_168 ;
wire N_174 ;
wire N_173 ;
wire N_192_i ;
wire N_172 ;
wire N_197_i ;
wire N_200_i ;
wire N_171 ;
wire N_170 ;
wire N_176 ;
wire N_175_i ;
wire N_175 ;
wire done_0 ;
wire count_1 ;
wire count_0 ;
wire count ;
wire sioc_en_Z ;
wire sioc_en_0 ;
wire N_241_i ;
wire rw_saved_Z ;
wire rw_saved_5_Z ;
wire siod_o65_Z ;
wire siod_o_3_7_i_m2_1_1_Z ;
wire N_139 ;
wire N_182_1 ;
wire N_213 ;
wire N_223_i_0 ;
wire sioc_en7_0_a2_1_2_Z ;
wire sioc_en7_0_a2_1_1_Z ;
wire N_132 ;
wire N_121 ;
wire N_125 ;
wire N_252 ;
wire N_126_i ;
wire N_185 ;
wire N_169_i ;
wire N_269 ;
wire N_279_i ;
wire N_146 ;
wire countc_1_1_Z ;
wire N_165 ;
wire N_129 ;
wire N_153 ;
wire siod_o_8_0_iv_0_0_tz_Z ;
wire N_268 ;
wire countc_2_Z ;
wire N_164 ;
wire siod_o_8_0_iv_0_1_Z ;
wire sioc_en7_0_0_Z ;
wire sioc_en7_0_a2_1_3_Z ;
wire N_58 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58_0 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
// @10:71
  SLE siod_o_1 (
	.Q(siod_o_1_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(siod_o_8_0_iv_i),
	.EN(N_177_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE siod_o_en (
	.Q(config_sccb_0_siod_o_en),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(un19_siod_o_en_0_a4_Z),
	.EN(AND2_0_Y_arst),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[5]  (
	.Q(state[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_180_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[6]  (
	.Q(state[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(state_nsss[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[7]  (
	.Q(state[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_183_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[8]  (
	.Q(state[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(state_nsss[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[9]  (
	.Q(state[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_168),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[10]  (
	.Q(state[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_174),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[11]  (
	.Q(state[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_173),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[12]  (
	.Q(state[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_192_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[13]  (
	.Q(state[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(state_nsss[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[14]  (
	.Q(state[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_172),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[15]  (
	.Q(state[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_197_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[16]  (
	.Q(state[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(state_nsss[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[17]  (
	.Q(state[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_200_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[18]  (
	.Q(state[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_171),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[19]  (
	.Q(state[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_170),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state_i[0]  (
	.Q(state_i[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(state_nsss_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[1]  (
	.Q(state[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_176),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[2]  (
	.Q(state[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_175_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[3]  (
	.Q(state[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(state_nsss[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \state[4]  (
	.Q(state[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(N_175),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE done (
	.Q(done_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(done_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \count[0]  (
	.Q(count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(count_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \count[1]  (
	.Q(count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(count_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \count[2]  (
	.Q(count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(count),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:57
  SLE sioc_en (
	.Q(sioc_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk_i),
	.D(sioc_en_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:71
  SLE \data_in_saved[7]  (
	.Q(data_in_saved[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(data_in_saved_5[7]),
	.EN(N_241_i),
	.LAT(GND),
	.SD(GND),
	.SLn(AND2_0_Y_arst)
);
// @10:71
  SLE \ip_addr_saved[0]  (
	.Q(ip_addr_saved[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(ip_addr_saved_5[0]),
	.EN(N_241_i),
	.LAT(GND),
	.SD(GND),
	.SLn(AND2_0_Y_arst)
);
// @10:71
  SLE \sub_addr_saved[4]  (
	.Q(sub_addr_saved[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(sub_addr_saved_5[4]),
	.EN(N_241_i),
	.LAT(GND),
	.SD(GND),
	.SLn(AND2_0_Y_arst)
);
// @10:71
  SLE \sub_addr_saved[3]  (
	.Q(sub_addr_saved[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(sub_addr_saved_5[3]),
	.EN(N_241_i),
	.LAT(GND),
	.SD(GND),
	.SLn(AND2_0_Y_arst)
);
// @10:71
  SLE rw_saved (
	.Q(rw_saved_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(mid_pulse),
	.D(rw_saved_5_Z),
	.EN(N_241_i),
	.LAT(GND),
	.SD(GND),
	.SLn(AND2_0_Y_arst)
);
// @10:71
  CFG3 \state_i_RNI9SMO[0]  (
	.A(state_i[0]),
	.B(siod_o65_Z),
	.C(AND2_0_Y_arst),
	.Y(N_241_i)
);
defparam \state_i_RNI9SMO[0] .INIT=8'h7F;
// @10:116
  CFG4 siod_o_3_7_i_m2 (
	.A(count_Z[2]),
	.B(sub_addr_saved[4]),
	.C(siod_o_3_7_i_m2_1_1_Z),
	.D(count_Z[0]),
	.Y(N_139)
);
defparam siod_o_3_7_i_m2.INIT=16'h0580;
// @10:116
  CFG4 siod_o_3_7_i_m2_1_1 (
	.A(sub_addr_saved[3]),
	.B(ip_addr_saved[0]),
	.C(count_Z[1]),
	.D(count_Z[0]),
	.Y(siod_o_3_7_i_m2_1_1_Z)
);
defparam siod_o_3_7_i_m2_1_1.INIT=16'h530F;
// @10:72
  CFG2 rw_saved_5 (
	.A(siod_o65_Z),
	.B(rw),
	.Y(rw_saved_5_Z)
);
defparam rw_saved_5.INIT=4'h8;
// @10:72
  CFG2 \data_in_saved_5[7]  (
	.A(siod_o65_Z),
	.B(data_in_0),
	.Y(data_in_saved_5[7])
);
defparam \data_in_saved_5[7] .INIT=4'h8;
// @10:72
  CFG2 \ip_addr_saved_5[0]  (
	.A(siod_o65_Z),
	.B(ip_addr_0),
	.Y(ip_addr_saved_5[0])
);
defparam \ip_addr_saved_5[0] .INIT=4'h8;
// @10:72
  CFG2 \sub_addr_saved_5[3]  (
	.A(siod_o65_Z),
	.B(sub_addr[3]),
	.Y(sub_addr_saved_5[3])
);
defparam \sub_addr_saved_5[3] .INIT=4'h8;
// @10:72
  CFG2 \sub_addr_saved_5[4]  (
	.A(siod_o65_Z),
	.B(sub_addr[4]),
	.Y(sub_addr_saved_5[4])
);
defparam \sub_addr_saved_5[4] .INIT=4'h8;
// @10:61
  CFG2 sioc_en7_0_a2_0_1 (
	.A(state[10]),
	.B(state[11]),
	.Y(N_182_1)
);
defparam sioc_en7_0_a2_0_1.INIT=4'h1;
// @10:123
  CFG2 state_25_sqmuxa_i_o4 (
	.A(siod_o65_Z),
	.B(AND2_0_Y_arst),
	.Y(N_213)
);
defparam state_25_sqmuxa_i_o4.INIT=4'h7;
// @10:72
  CFG2 \state_RNI1PTN[1]  (
	.A(state[11]),
	.B(state[1]),
	.Y(N_223_i_0)
);
defparam \state_RNI1PTN[1] .INIT=4'h1;
// @10:53
  CFG2 \un5_sioc[0]  (
	.A(sioc_en_Z),
	.B(sccb_clk),
	.Y(sio_c_c)
);
defparam \un5_sioc[0] .INIT=4'h7;
// @10:86
  CFG2 siod_o65 (
	.A(done_1z),
	.B(start),
	.Y(siod_o65_Z)
);
defparam siod_o65.INIT=4'h4;
// @10:71
  CFG2 done_r (
	.A(N_213),
	.B(state[19]),
	.Y(done_0)
);
defparam done_r.INIT=4'h4;
// @10:61
  CFG4 sioc_en7_0_a2_1_2 (
	.A(state[19]),
	.B(state[18]),
	.C(state[17]),
	.D(state[16]),
	.Y(sioc_en7_0_a2_1_2_Z)
);
defparam sioc_en7_0_a2_1_2.INIT=16'h1110;
// @10:61
  CFG3 sioc_en7_0_a2_1_1 (
	.A(state[9]),
	.B(state[8]),
	.C(N_182_1),
	.Y(sioc_en7_0_a2_1_1_Z)
);
defparam sioc_en7_0_a2_1_1.INIT=8'h10;
// @10:71
  CFG3 \state_srsts_0_i_i_a2[9]  (
	.A(state[6]),
	.B(N_213),
	.C(rw_saved_Z),
	.Y(N_168)
);
defparam \state_srsts_0_i_i_a2[9] .INIT=8'h20;
// @10:127
  CFG4 siod_o_4_7_i_m2 (
	.A(data_in_saved[7]),
	.B(count_Z[2]),
	.C(count_Z[1]),
	.D(count_Z[0]),
	.Y(N_132)
);
defparam siod_o_4_7_i_m2.INIT=16'h8000;
// @10:72
  CFG3 \state_RNI7TI11[5]  (
	.A(state[5]),
	.B(state[15]),
	.C(state[7]),
	.Y(N_121)
);
defparam \state_RNI7TI11[5] .INIT=8'hFE;
// @10:71
  CFG3 \un27_i_a2_0_o2[2]  (
	.A(state[6]),
	.B(state[14]),
	.C(state[4]),
	.Y(N_125)
);
defparam \un27_i_a2_0_o2[2] .INIT=8'hFE;
// @10:71
  CFG3 \state_srsts_0_i_a4[7]  (
	.A(state[6]),
	.B(rw_saved_Z),
	.C(state[7]),
	.Y(N_252)
);
defparam \state_srsts_0_i_a4[7] .INIT=8'h0D;
// @10:116
  CFG3 data_in_saved_dec_0_0_a2_0_a2 (
	.A(count_Z[2]),
	.B(count_Z[1]),
	.C(count_Z[0]),
	.Y(data_in_saved_dec[0])
);
defparam data_in_saved_dec_0_0_a2_0_a2.INIT=8'h01;
// @10:61
  CFG4 sioc_en7_0_x2 (
	.A(state[9]),
	.B(state[8]),
	.C(state[3]),
	.D(state[2]),
	.Y(N_126_i)
);
defparam sioc_en7_0_x2.INIT=16'h111E;
// @10:61
  CFG4 sioc_en7_0_a2_3 (
	.A(state[19]),
	.B(state[18]),
	.C(state[17]),
	.D(state[16]),
	.Y(N_185)
);
defparam sioc_en7_0_a2_3.INIT=16'h0001;
// @10:71
  CFG2 \state_nsss_i_0_a4_0_a2[0]  (
	.A(N_213),
	.B(state[19]),
	.Y(state_nsss_i[0])
);
defparam \state_nsss_i_0_a4_0_a2[0] .INIT=4'h1;
// @10:71
  CFG2 \state_srsts_0_i_i_a2[1]  (
	.A(N_213),
	.B(state_i[0]),
	.Y(N_176)
);
defparam \state_srsts_0_i_i_a2[1] .INIT=4'h1;
// @10:71
  CFG2 \state_srsts_0_i_i_a2[4]  (
	.A(N_213),
	.B(state[3]),
	.Y(N_175)
);
defparam \state_srsts_0_i_i_a2[4] .INIT=4'h4;
// @10:71
  CFG2 \state_srsts_0_i_i_a2[10]  (
	.A(N_213),
	.B(state[9]),
	.Y(N_174)
);
defparam \state_srsts_0_i_i_a2[10] .INIT=4'h4;
// @10:71
  CFG2 \state_srsts_0_i_i_a2[11]  (
	.A(N_213),
	.B(state[10]),
	.Y(N_173)
);
defparam \state_srsts_0_i_i_a2[11] .INIT=4'h4;
// @10:71
  CFG2 \state_srsts_0_i_i_a2[14]  (
	.A(N_213),
	.B(state[13]),
	.Y(N_172)
);
defparam \state_srsts_0_i_i_a2[14] .INIT=4'h4;
// @10:71
  CFG2 \state_srsts_0_i_i_a2[18]  (
	.A(N_213),
	.B(state[17]),
	.Y(N_171)
);
defparam \state_srsts_0_i_i_a2[18] .INIT=4'h4;
// @10:71
  CFG2 \state_srsts_0_i_i_a2[19]  (
	.A(N_213),
	.B(state[18]),
	.Y(N_170)
);
defparam \state_srsts_0_i_i_a2[19] .INIT=4'h4;
// @10:72
  CFG2 \state_RNI3RTN[12]  (
	.A(state[2]),
	.B(state[12]),
	.Y(N_169_i)
);
defparam \state_RNI3RTN[12] .INIT=4'hE;
// @10:83
  CFG3 un19_siod_o_en_0_a4 (
	.A(state[15]),
	.B(N_125),
	.C(state[8]),
	.Y(un19_siod_o_en_0_a4_Z)
);
defparam un19_siod_o_en_0_a4.INIT=8'h01;
// @10:72
  CFG3 \count_14_i_a4_0[2]  (
	.A(count_Z[2]),
	.B(N_223_i_0),
	.C(N_125),
	.Y(N_269)
);
defparam \count_14_i_a4_0[2] .INIT=8'h04;
// @10:72
  CFG4 un1_resetn_i_a2_0_a2 (
	.A(state[17]),
	.B(state[9]),
	.C(state[3]),
	.D(N_223_i_0),
	.Y(N_279_i)
);
defparam un1_resetn_i_a2_0_a2.INIT=16'h0100;
// @10:71
  CFG3 \state_RNO[17]  (
	.A(state[16]),
	.B(state[8]),
	.C(N_213),
	.Y(N_200_i)
);
defparam \state_RNO[17] .INIT=8'h0E;
// @10:71
  CFG2 siod_o_1_RNO_0 (
	.A(N_213),
	.B(state[15]),
	.Y(N_177_i)
);
defparam siod_o_1_RNO_0.INIT=4'hB;
// @10:102
  CFG4 siod_o_5_6_i_m2 (
	.A(ip_addr_saved[0]),
	.B(count_Z[2]),
	.C(count_Z[1]),
	.D(count_Z[0]),
	.Y(N_146)
);
defparam siod_o_5_6_i_m2.INIT=16'h0802;
// @10:71
  CFG4 countc_1_1 (
	.A(N_223_i_0),
	.B(N_125),
	.C(AND2_0_Y_arst),
	.D(data_in_saved_dec[0]),
	.Y(countc_1_1_Z)
);
defparam countc_1_1.INIT=16'h7F5F;
// @10:72
  CFG4 \count_14_i_0_a2_0[1]  (
	.A(count_Z[1]),
	.B(count_Z[0]),
	.C(N_169_i),
	.D(N_121),
	.Y(N_165)
);
defparam \count_14_i_0_a2_0[1] .INIT=16'h2220;
// @10:72
  CFG4 \count_14_i_0_o2[1]  (
	.A(count_Z[2]),
	.B(count_Z[0]),
	.C(N_169_i),
	.D(N_121),
	.Y(N_129)
);
defparam \count_14_i_0_o2[1] .INIT=16'hDDDF;
// @10:61
  CFG4 sioc_en7_0_o2_0 (
	.A(state[13]),
	.B(state[12]),
	.C(N_125),
	.D(N_121),
	.Y(N_153)
);
defparam sioc_en7_0_o2_0.INIT=16'hFFFE;
// @10:72
  CFG3 siod_o_8_0_iv_0_0_tz (
	.A(N_279_i),
	.B(state[7]),
	.C(N_132),
	.Y(siod_o_8_0_iv_0_0_tz_Z)
);
defparam siod_o_8_0_iv_0_0_tz.INIT=8'h5D;
// @10:71
  CFG3 \state_srsts_0_0_a4[6]  (
	.A(state[5]),
	.B(data_in_saved_dec[0]),
	.C(N_213),
	.Y(state_nsss[6])
);
defparam \state_srsts_0_0_a4[6] .INIT=8'h08;
// @10:71
  CFG3 \state_srsts_0_0_a4[8]  (
	.A(state[7]),
	.B(data_in_saved_dec[0]),
	.C(N_213),
	.Y(state_nsss[8])
);
defparam \state_srsts_0_0_a4[8] .INIT=8'h08;
// @10:71
  CFG3 \state_srsts_0_0_a4[13]  (
	.A(state[12]),
	.B(data_in_saved_dec[0]),
	.C(N_213),
	.Y(state_nsss[13])
);
defparam \state_srsts_0_0_a4[13] .INIT=8'h08;
// @10:71
  CFG3 \state_srsts_0_0_a4[16]  (
	.A(state[15]),
	.B(data_in_saved_dec[0]),
	.C(N_213),
	.Y(state_nsss[16])
);
defparam \state_srsts_0_0_a4[16] .INIT=8'h08;
// @10:72
  CFG4 \count_14_i_a4[2]  (
	.A(count_Z[1]),
	.B(count_Z[0]),
	.C(N_169_i),
	.D(N_121),
	.Y(N_268)
);
defparam \count_14_i_a4[2] .INIT=16'h1110;
// @10:71
  CFG3 \state_srsts_0_0_a4[3]  (
	.A(state[2]),
	.B(data_in_saved_dec[0]),
	.C(N_213),
	.Y(state_nsss[3])
);
defparam \state_srsts_0_0_a4[3] .INIT=8'h08;
// @10:71
  CFG4 countc_2 (
	.A(count_Z[0]),
	.B(N_125),
	.C(N_169_i),
	.D(N_121),
	.Y(countc_2_Z)
);
defparam countc_2.INIT=16'hAAA1;
// @10:72
  CFG4 \count_14_i_0_a2[1]  (
	.A(N_223_i_0),
	.B(count_Z[1]),
	.C(N_129),
	.D(N_125),
	.Y(N_164)
);
defparam \count_14_i_0_a2[1] .INIT=16'h0020;
// @10:71
  CFG4 \state_RNO[2]  (
	.A(state[2]),
	.B(state[1]),
	.C(N_213),
	.D(data_in_saved_dec[0]),
	.Y(N_175_i)
);
defparam \state_RNO[2] .INIT=16'h0C0E;
// @10:71
  CFG4 \state_RNO[15]  (
	.A(state[15]),
	.B(state[14]),
	.C(N_213),
	.D(data_in_saved_dec[0]),
	.Y(N_197_i)
);
defparam \state_RNO[15] .INIT=16'h0C0E;
// @10:71
  CFG4 \state_RNO[12]  (
	.A(state[12]),
	.B(state[11]),
	.C(N_213),
	.D(data_in_saved_dec[0]),
	.Y(N_192_i)
);
defparam \state_RNO[12] .INIT=16'h0C0E;
// @10:71
  CFG4 \state_RNO[7]  (
	.A(state[6]),
	.B(N_252),
	.C(data_in_saved_dec[0]),
	.D(N_213),
	.Y(N_183_i)
);
defparam \state_RNO[7] .INIT=16'h0023;
// @10:71
  CFG4 \state_RNO[5]  (
	.A(state[5]),
	.B(state[4]),
	.C(N_213),
	.D(data_in_saved_dec[0]),
	.Y(N_180_i)
);
defparam \state_RNO[5] .INIT=16'h0C0E;
// @10:71
  CFG4 \count_r[2]  (
	.A(siod_o65_Z),
	.B(AND2_0_Y_arst),
	.C(N_268),
	.D(N_269),
	.Y(count)
);
defparam \count_r[2] .INIT=16'h0008;
// @10:72
  CFG4 siod_o_8_0_iv_0_1 (
	.A(siod_o_8_0_iv_0_0_tz_Z),
	.B(N_213),
	.C(state[5]),
	.D(N_139),
	.Y(siod_o_8_0_iv_0_1_Z)
);
defparam siod_o_8_0_iv_0_1.INIT=16'h2232;
// @10:61
  CFG4 sioc_en7_0_0 (
	.A(N_185),
	.B(N_182_1),
	.C(N_153),
	.D(N_126_i),
	.Y(sioc_en7_0_0_Z)
);
defparam sioc_en7_0_0.INIT=16'hA8A0;
// @10:61
  CFG4 sioc_en7_0_a2_1_3 (
	.A(state[3]),
	.B(state[2]),
	.C(sioc_en7_0_a2_1_1_Z),
	.D(N_153),
	.Y(sioc_en7_0_a2_1_3_Z)
);
defparam sioc_en7_0_a2_1_3.INIT=16'h0010;
// @10:71
  CFG3 \count_r[0]  (
	.A(siod_o65_Z),
	.B(countc_2_Z),
	.C(countc_1_1_Z),
	.Y(count_1)
);
defparam \count_r[0] .INIT=8'h02;
// @10:71
  CFG4 \count_r[1]  (
	.A(siod_o65_Z),
	.B(AND2_0_Y_arst),
	.C(N_164),
	.D(N_165),
	.Y(count_0)
);
defparam \count_r[1] .INIT=16'h0008;
// @10:71
  CFG4 siod_o_1_RNO (
	.A(N_146),
	.B(N_169_i),
	.C(N_213),
	.D(siod_o_8_0_iv_0_1_Z),
	.Y(siod_o_8_0_iv_i)
);
defparam siod_o_1_RNO.INIT=16'h00FB;
// @10:57
  CFG4 sioc_en_r (
	.A(sioc_en7_0_a2_1_3_Z),
	.B(sioc_en7_0_a2_1_2_Z),
	.C(sioc_en7_0_0_Z),
	.D(AND2_0_Y_arst),
	.Y(sioc_en_0)
);
defparam sioc_en_r.INIT=16'hF800;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreSCCB */

module config_sccb (
  siod_o_1,
  config_sccb_0_siod_o_en,
  sio_c_c,
  xclk_c,
  AND2_0_Y_arst
)
;
output siod_o_1 ;
output config_sccb_0_siod_o_en ;
output sio_c_c ;
input xclk_c ;
input AND2_0_Y_arst ;
wire siod_o_1 ;
wire config_sccb_0_siod_o_en ;
wire sio_c_c ;
wire xclk_c ;
wire AND2_0_Y_arst ;
wire [4:3] sub_addr;
wire [3:0] state;
wire [3:1] state_ns;
wire [0:0] ip_addr;
wire [7:7] data_in;
wire VCC ;
wire N_32_i ;
wire GND ;
wire mid_pulse ;
wire start_Z ;
wire start_3 ;
wire rw_Z ;
wire un1_PRESETN_Z ;
wire N_22_i ;
wire N_26_i ;
wire done ;
wire N_47 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire sccb_clk_i ;
wire sccb_clk ;
// @12:61
  SLE \sub_addr[3]  (
	.Q(sub_addr[3]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(xclk_c),
	.D(state[2]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE \sub_addr[4]  (
	.Q(sub_addr[4]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(xclk_c),
	.D(state[0]),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE \state[1]  (
	.Q(state[1]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(xclk_c),
	.D(state_ns[1]),
	.EN(mid_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE \state[0]  (
	.Q(state[0]),
	.ADn(GND),
	.ALn(AND2_0_Y_arst),
	.CLK(xclk_c),
	.D(GND),
	.EN(mid_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE start (
	.Q(start_Z),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(xclk_c),
	.D(start_3),
	.EN(mid_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE \ip_addr[0]  (
	.Q(ip_addr[0]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(xclk_c),
	.D(VCC),
	.EN(N_32_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE rw (
	.Q(rw_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(state[2]),
	.EN(un1_PRESETN_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE \data_in[7]  (
	.Q(data_in[7]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(xclk_c),
	.D(VCC),
	.EN(N_22_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE \state[3]  (
	.Q(state[3]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(xclk_c),
	.D(state_ns[3]),
	.EN(mid_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE \state[2]  (
	.Q(state[2]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(xclk_c),
	.D(N_26_i),
	.EN(mid_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:70
  CFG3 start_3_0 (
	.A(state[1]),
	.B(done),
	.C(state[3]),
	.Y(start_3)
);
defparam start_3_0.INIT=8'hBA;
// @12:61
  CFG3 \state_ns[3]  (
	.A(state[2]),
	.B(done),
	.C(state[3]),
	.Y(state_ns[3])
);
defparam \state_ns[3] .INIT=8'hBA;
// @12:61
  CFG3 \state_ns[1]  (
	.A(state[0]),
	.B(done),
	.C(state[1]),
	.Y(state_ns[1])
);
defparam \state_ns[1] .INIT=8'hBA;
// @12:61
  CFG2 \state_RNO[2]  (
	.A(state[1]),
	.B(done),
	.Y(N_26_i)
);
defparam \state_RNO[2] .INIT=4'h8;
// @12:61
  CFG2 \data_in_RNO[7]  (
	.A(mid_pulse),
	.B(state[0]),
	.Y(N_22_i)
);
defparam \data_in_RNO[7] .INIT=4'h8;
// @12:62
  CFG4 un1_PRESETN (
	.A(state[2]),
	.B(state[0]),
	.C(mid_pulse),
	.D(AND2_0_Y_arst),
	.Y(un1_PRESETN_Z)
);
defparam un1_PRESETN.INIT=16'hE000;
// @12:61
  CFG3 \state_RNI7R711[0]  (
	.A(state[2]),
	.B(state[0]),
	.C(mid_pulse),
	.Y(N_32_i)
);
defparam \state_RNI7R711[0] .INIT=8'hE0;
// @12:25
  clock_divider_10000000s_10000s_499s_249s sccb_clk_0 (
	.xclk_c(xclk_c),
	.sccb_clk_i(sccb_clk_i),
	.sccb_clk_1z(sccb_clk),
	.mid_pulse_1z(mid_pulse)
);
// @12:32
  CoreSCCB coresccb_0 (
	.sub_addr(sub_addr[4:3]),
	.ip_addr_0(ip_addr[0]),
	.data_in_0(data_in[7]),
	.start(start_Z),
	.sio_c_c(sio_c_c),
	.sccb_clk(sccb_clk),
	.rw(rw_Z),
	.sccb_clk_i(sccb_clk_i),
	.done_1z(done),
	.AND2_0_Y_arst(AND2_0_Y_arst),
	.config_sccb_0_siod_o_en(config_sccb_0_siod_o_en),
	.mid_pulse(mid_pulse),
	.siod_o_1_1z(siod_o_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* config_sccb */

module sccb_design (
  DEVRST_N,
  led1,
  led2,
  sio_c,
  xclk,
  sio_d
)
;
input DEVRST_N ;
output led1 ;
output led2 ;
output sio_c ;
output xclk ;
inout sio_d /* synthesis syn_tristate = 1 */ ;
wire DEVRST_N ;
wire led1 ;
wire led2 ;
wire sio_c ;
wire xclk ;
wire sio_d ;
wire FCCC_C0_0_LOCK ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire BIBUF_0_Y ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire VCC ;
wire GND ;
wire AND2_0_Y_arst ;
wire \config_sccb_0.coresccb_0.siod_o_1  ;
wire led1_c ;
wire led2_c ;
wire sio_c_c ;
wire xclk_c ;
wire config_sccb_0_siod_o_en ;
// @13:80
  BIBUF BIBUF_0 (
	.Y(BIBUF_0_Y),
	.PAD(sio_d),
	.D(\config_sccb_0.coresccb_0.siod_o_1 ),
	.E(config_sccb_0_siod_o_en)
);
// @13:28
  OUTBUF led1_obuf (
	.PAD(led1),
	.D(led1_c)
);
// @13:29
  OUTBUF led2_obuf (
	.PAD(led2),
	.D(led2_c)
);
// @13:30
  OUTBUF sio_c_obuf (
	.PAD(sio_c),
	.D(sio_c_c)
);
// @13:31
  OUTBUF xclk_obuf (
	.PAD(xclk),
	.D(xclk_c)
);
// @13:125
  SYSRESET SYSRESET_0 (
	.POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @13:112
  LIVE_PROBE_FB LIVE_PROBE_FB_0 (
	.PROBE_A(led1_c),
	.PROBE_B(led2_c)
);
// @13:71
  AND2 AND2_0 (
	.Y(AND2_0_Y_arst),
	.A(FCCC_C0_0_LOCK),
	.B(SYSRESET_0_POWER_ON_RESET_N)
);
// @13:103
  FCCC_C0 FCCC_C0_0 (
	.xclk_c(xclk_c),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @13:119
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  config_sccb config_sccb_0 (
	.siod_o_1(\config_sccb_0.coresccb_0.siod_o_1 ),
	.config_sccb_0_siod_o_en(config_sccb_0_siod_o_en),
	.sio_c_c(sio_c_c),
	.xclk_c(xclk_c),
	.AND2_0_Y_arst(AND2_0_Y_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* sccb_design */

