read -sv run_verilog_mid/adder_32b_10_101_700aec21caeb1fcc1d919d4c14fe6900.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_101_700aec21caeb1fcc1d919d4c14fe6900_yosys.v
