v 20091004 2
C 51900 44200 1 0 1 DG403.sym
{
T 51600 48100 5 10 0 0 0 6 1
device=DG403
T 51600 48300 5 10 0 0 0 6 1
footprint=SO16
}
C 47700 45100 1 0 0 capacitor-1.sym
{
T 47900 45800 5 10 0 0 0 0 1
device=CAPACITOR
T 47900 46000 5 10 0 0 0 0 1
symversion=0.1
T 47700 45100 5 10 0 1 0 0 1
footprint=0603
T 47700 45100 5 10 0 1 0 0 1
spec=25WVDC X7R
}
N 51900 46200 52700 46200 4
N 51900 47400 52100 47400 4
N 52100 47400 52100 46600 4
N 52100 46600 51900 46600 4
N 49800 47400 49900 47400 4
C 47700 46100 1 0 0 resistor.sym
{
T 48000 46500 5 10 0 0 0 0 1
device=RESISTOR
T 47700 46100 5 10 0 1 0 0 1
footprint=2512
T 47700 46100 5 10 0 1 0 0 1
spec=5% 1W
}
C 47600 45000 1 0 0 gnd-1.sym
N 48600 46200 48600 45300 4
C 46100 45100 1 0 0 capacitor-1.sym
{
T 46300 45800 5 10 0 0 0 0 1
device=CAPACITOR
T 46300 46000 5 10 0 0 0 0 1
symversion=0.1
T 46100 45100 5 10 0 1 0 0 1
footprint=0603
T 46100 45100 5 10 0 1 0 0 1
spec=25WVDC X7R
}
C 46100 46100 1 0 0 resistor.sym
{
T 46400 46500 5 10 0 0 0 0 1
device=RESISTOR
T 46100 46100 5 10 0 1 0 0 1
footprint=2512
T 46100 46100 5 10 0 1 0 0 1
spec=5% 1W
}
C 46000 45000 1 0 0 gnd-1.sym
N 47000 46200 47000 45300 4
C 44600 45100 1 0 0 capacitor-1.sym
{
T 44800 45800 5 10 0 0 0 0 1
device=CAPACITOR
T 44800 46000 5 10 0 0 0 0 1
symversion=0.1
T 44600 45100 5 10 0 1 0 0 1
footprint=0603
T 44600 45100 5 10 0 1 0 0 1
spec=25WVDC X7R
}
C 44600 46100 1 0 0 resistor.sym
{
T 44900 46500 5 10 0 0 0 0 1
device=RESISTOR
T 44600 46100 5 10 0 1 0 0 1
footprint=2512
T 44600 46100 5 10 0 1 0 0 1
spec=5% 1W
}
C 44500 45000 1 0 0 gnd-1.sym
N 49900 45400 48600 45400 4
N 47000 45300 47300 45300 4
N 47300 45300 47300 44800 4
N 47300 44800 48900 44800 4
N 48900 44800 48900 45800 4
N 48900 45800 49900 45800 4
N 45500 45300 45500 46600 4
N 45500 46600 49900 46600 4
N 44400 46200 44600 46200 4
N 47700 46200 47700 47100 4
N 44400 47100 47700 47100 4
N 49900 47000 48800 47000 4
N 46100 46200 46100 46700 4
N 46100 46700 44400 46700 4
N 52100 47000 53000 47000 4
C 49700 45900 1 0 0 gnd-1.sym
N 49900 46200 49800 46200 4
N 52700 48300 52700 46200 4
C 43800 47000 1 0 0 in-1.sym
{
T 43800 47300 5 10 0 0 0 0 1
device=INPUT
T 43500 47000 5 10 1 1 0 0 1
refdes=V+
}
C 47200 48200 1 0 0 in-1.sym
{
T 47200 48500 5 10 0 0 0 0 1
device=INPUT
T 45700 48300 5 10 1 1 0 0 1
refdes=High Output Level
}
C 48200 46900 1 0 0 in-1.sym
{
T 48200 47200 5 10 0 0 0 0 1
device=INPUT
T 48300 47100 5 10 1 1 0 0 1
refdes=Clock
}
C 43800 46600 1 0 0 in-1.sym
{
T 43800 46900 5 10 0 0 0 0 1
device=INPUT
T 43500 46700 5 10 1 1 0 0 1
refdes=+5
}
C 43800 46100 1 0 0 in-1.sym
{
T 43800 46400 5 10 0 0 0 0 1
device=INPUT
T 43500 46100 5 10 1 1 0 0 1
refdes=V-
}
C 53000 46900 1 0 0 out-1.sym
{
T 53000 47200 5 10 0 0 0 0 1
device=OUTPUT
}
C 48900 47300 1 0 0 resistor.sym
{
T 49200 47700 5 10 0 0 0 0 1
device=RESISTOR
T 49100 47600 5 10 1 1 0 0 1
refdes=R1
T 48900 47300 5 10 0 1 0 0 1
footprint=0603
T 48900 47300 5 10 0 1 0 0 1
spec=5% 1W
}
C 50600 48200 1 0 0 in-1.sym
{
T 50600 48500 5 10 0 0 0 0 1
device=INPUT
T 49100 48300 5 10 1 1 0 0 1
refdes=Low Output Level
}
C 51200 48200 1 0 0 resistor.sym
{
T 51500 48600 5 10 0 0 0 0 1
device=RESISTOR
T 51400 48500 5 10 1 1 0 0 1
refdes=R2
T 51200 48200 5 10 0 1 0 0 1
footprint=0603
T 51200 48200 5 10 0 1 0 0 1
spec=5% 1W
}
N 52700 48300 52100 48300 4
N 48900 47400 48400 47400 4
N 48400 47400 48400 48300 4
N 48400 48300 47800 48300 4
