{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/740-US20210134366(Pending) (Done on website already).pdf"}, "page_content": "(52) U.S. CL Ps GUC 15/04 (2013.01)\n\n(54) ELECTRONIC MEMORY DEVICE AND METHOD OF MANIPULATING THE ELECTRONIC MEMORY DEVICE\n\n(57)\n\n(71) Applicant: City University of Hong Kong, Kowloon (HK)\n\nAn electronic memory device and a method of manipulating the electronic memory device. The electronic memory device includes a plurality of basic memory blocks con- nected together with a modular structure, wherein each of the basic memory blocks includes a plurality lookup tables (LUT) arranged to operate as an memory element for storing a plurality of bits of logic levels; and a plurality of registers each pairing Up with a respective lookup table in the basic memory blocks; wherein the plurality of pairs of lookup tables and registers combine to form a pipelining memory structure.\n\n(72) Inventors: Muhammad Irfan, Kowloon (HK); Ray C. C. Cheung, Kowloon (HK); Zahid Ullah, Kowloon (HK)\n\n, CD Appl. No.: 16/671,669\n\n(22) Filed: Nov. 1, 2019\n\nws \uff0c Publication Classification\n\n(51) Int. CL.\n\nas)\n\na2)\n\nA\n\nABSTRACT\n\nGUC 15/04\n\n(2006.01)\n\nPatent Application Publication\n\nMay 6 , 2021 Sheet 1 of 9\n\nUS 2021/0134366 A1\n\nOutput\n\nPort A\n\nocean\n\nRAM\n\nPort A Port B Port C Port D\n\nDec\n\n4 H\n\n????????\n\nFIG . 1\n\n????\n\nEnc\n\n0 1 0 X 010110 X 1 X\n\n1 1 0 X\n\n| | 1 o x x\n\nInput\n\nMay 6, 2021 Sheet 1 of 9\n\nUS 2021/0134366 Al\n\nPatent Application Publication\n\n<\n\n\u4e8c\n\nFIG. 1\n\nPatent Application Publication\n\nMay 6 , 2021 Sheet 2 of 9\n\nUS 2021/0134366 A1\n\n200\n\n202\n\n206\n\n208\n\n204\n\nACLE\n\nFIG . 2\n\nblock\n\nDSP\n\nBRAM\n\nUS 2021/0134366 Al\n\nMay 6, 2021 Sheet 2 of 9\n\nPatent Application Publication\n\n204 EA) ios \u4e8e FE \u4e2d \u51fa \u63da fed cus mae INS = 2 a\n\n200\n\n206\n\n202\n\n208\n\nFIG. 2\n\nPatent Application Publication\n\nMay 6 , 2021 Sheet 3 of 9\n\nUS 2021/0134366 A1\n\n0 0 102 11 0 0 00\n\n00 0 1\n\n2x3 RAM\n\nTCAM\n\n8x2\n\nFIG . 3C\n\n3\n\n1x3 RAM\n\nTCAM\n\n8x1\n\nFIG . 3B\n\n0\n\n0\n\n0 0\n\n0\n\n1\n\n1\n\n3 0 11\n\nT\n\n1x3 RAM\n\nTCAM\n\n0 1\n\n0 8x1\n\nFIG . 3A\n\n0\n\n0 0\n\n0\n\n0\n\n1 1\n\n3\n\nMay 6, 2021 Sheet 3 of 9\n\nPatent Application Publication\n\nUS 2021/0134366 Al\n\nFIG. 3C\n\nFIG. 3B", "type": "Document"}}