INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A3_project1/A3_project1.srcs/sim_3/new/bcd_2_bin_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bcd_2_bin_tb'
