read -formal ../top.v
hierarchy -top top
synth
#write_verilog rtl_yosys.v
