Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  7 19:36:02 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Convolution_Controller_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the upgrade of Convolution_Controller_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  7 19:20:03 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'AXI_Convolution_Convolution_Controll_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of AXI_Convolution_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 9) to (Rev. 10)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'AXI_Convolution_Convolution_Controll_0_0'. These changes may impact your design.


-Upgraded port 'MULTIPLICAND_INPUT' width 96 differs from original width 48

-Upgraded port 'MULTIPLIER_INPUT' width 96 differs from original width 48







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  7 18:27:42 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'AXI_Convolution_Convolution_Controll_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of AXI_Convolution_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0) from (Rev. 8) to (Rev. 9)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'AXI_Convolution_Convolution_Controll_0_0'. These changes may impact your design.


-Upgrade has added port 'FINALADDOUT'

-Upgrade has added port 'MULTIPLICAND_INPUT'

-Upgrade has added port 'MULTIPLIER_INPUT'

-Upgrade has added port 'MULTIPLY_START'

-Upgrade has added port 'cReady'

-Upgrade has added port 'cSum'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec  7 18:02:19 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'AXI_Convolution_Convolution_Controll_0_0'

1. Summary
----------

SUCCESS in the conversion of AXI_Convolution_Convolution_Controll_0_0 (xilinx.com:user:Convolution_Controller:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  4 21:41:20 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'AXI_Convolution_AXI_Convolution_Cont_0_0'

1. Summary
----------

SUCCESS in the upgrade of AXI_Convolution_AXI_Convolution_Cont_0_0 (xilinx.com:user:AXI_Convolution_Controller:1.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  4 20:52:07 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'AXI_Convolution_AXI_Convolution_Cont_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of AXI_Convolution_AXI_Convolution_Cont_0_0 (xilinx.com:user:AXI_Convolution_Controller:1.0) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'AXI_Convolution_AXI_Convolution_Cont_0_0'. These changes may impact your design.


-Upgrade has added port 'debug'







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  4 20:40:36 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'AXI_Convolution_AXI_Convolution_Cont_0_0'

1. Summary
----------

SUCCESS in the upgrade of AXI_Convolution_AXI_Convolution_Cont_0_0 (xilinx.com:user:AXI_Convolution_Controller:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  4 20:33:19 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'AXI_Convolution_AXI_Convolution_Cont_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of AXI_Convolution_AXI_Convolution_Cont_0_0 (xilinx.com:user:AXI_Convolution_Controller:1.0) from (Rev. 2) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'AXI_Convolution_AXI_Convolution_Cont_0_0'. These changes may impact your design.


-Upgraded port 'cSum' width 32 differs from original width 1


