;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/4/2016 11:42:05 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x12090000  	4617
0x0008	0x12010000  	4609
0x000C	0x12010000  	4609
0x0010	0x12010000  	4609
0x0014	0x12010000  	4609
0x0018	0x12010000  	4609
0x001C	0x12010000  	4609
0x0020	0x12010000  	4609
0x0024	0x12010000  	4609
0x0028	0x12010000  	4609
0x002C	0x12010000  	4609
0x0030	0x12010000  	4609
0x0034	0x12010000  	4609
0x0038	0x12010000  	4609
0x003C	0x12010000  	4609
0x0040	0x12010000  	4609
0x0044	0x12010000  	4609
0x0048	0x12010000  	4609
0x004C	0x12010000  	4609
0x0050	0x12010000  	4609
0x0054	0x12010000  	4609
0x0058	0x11E10000  	4577
0x005C	0x12010000  	4609
0x0060	0x12010000  	4609
0x0064	0x12010000  	4609
0x0068	0x12010000  	4609
0x006C	0x12010000  	4609
0x0070	0x12010000  	4609
0x0074	0x12010000  	4609
0x0078	0x12010000  	4609
0x007C	0x12010000  	4609
0x0080	0x12010000  	4609
0x0084	0x12010000  	4609
0x0088	0x12010000  	4609
0x008C	0x12010000  	4609
0x0090	0x12010000  	4609
0x0094	0x12010000  	4609
0x0098	0x12010000  	4609
0x009C	0x12010000  	4609
0x00A0	0x12010000  	4609
0x00A4	0x12010000  	4609
0x00A8	0x12010000  	4609
0x00AC	0x12010000  	4609
0x00B0	0x12010000  	4609
0x00B4	0x12010000  	4609
0x00B8	0x11C50000  	4549
0x00BC	0x12010000  	4609
0x00C0	0x12010000  	4609
0x00C4	0x12010000  	4609
0x00C8	0x12010000  	4609
0x00CC	0x12010000  	4609
0x00D0	0x12010000  	4609
0x00D4	0x12010000  	4609
0x00D8	0x12010000  	4609
0x00DC	0x12010000  	4609
0x00E0	0x12010000  	4609
0x00E4	0x12010000  	4609
0x00E8	0x12010000  	4609
0x00EC	0x12010000  	4609
0x00F0	0x12010000  	4609
0x00F4	0x12010000  	4609
0x00F8	0x12010000  	4609
0x00FC	0x12010000  	4609
0x0100	0x12010000  	4609
0x0104	0x12010000  	4609
0x0108	0x12010000  	4609
0x010C	0x12010000  	4609
0x0110	0x12010000  	4609
0x0114	0x12010000  	4609
0x0118	0x12010000  	4609
0x011C	0x12010000  	4609
0x0120	0x12010000  	4609
0x0124	0x12010000  	4609
0x0128	0x12010000  	4609
0x012C	0x12010000  	4609
0x0130	0x12010000  	4609
0x0134	0x12010000  	4609
0x0138	0x12010000  	4609
0x013C	0x12010000  	4609
0x0140	0x12010000  	4609
0x0144	0x12010000  	4609
0x0148	0x12010000  	4609
0x014C	0x12010000  	4609
0x0150	0x12010000  	4609
0x0154	0x12010000  	4609
0x0158	0x12010000  	4609
0x015C	0x12010000  	4609
0x0160	0x12010000  	4609
0x0164	0x12010000  	4609
0x0168	0x12010000  	4609
0x016C	0x12010000  	4609
0x0170	0x12010000  	4609
0x0174	0x12010000  	4609
0x0178	0x12010000  	4609
0x017C	0x12010000  	4609
0x0180	0x12010000  	4609
0x0184	0x12010000  	4609
; end of ____SysVT
_main:
;main.c, 44 :: 		void main()
0x1208	0xF000F8FE  BL	5128
0x120C	0xF7FFFFC4  BL	4504
0x1210	0xF000FBB0  BL	6516
0x1214	0xF000FAA8  BL	5992
0x1218	0xF000FB50  BL	6332
;main.c, 46 :: 		srand(50);
0x121C	0x2032    MOVS	R0, #50
0x121E	0xF7FFFF8F  BL	_srand+0
;main.c, 49 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_14 | _GPIO_PINMASK_15);
0x1222	0xF24C0100  MOVW	R1, #49152
0x1226	0x485C    LDR	R0, [PC, #368]
0x1228	0xF7FFFF36  BL	_GPIO_Digital_Output+0
;main.c, 50 :: 		motorDirection = 0;
0x122C	0x2100    MOVS	R1, #0
0x122E	0xB249    SXTB	R1, R1
0x1230	0x485A    LDR	R0, [PC, #360]
0x1232	0x6001    STR	R1, [R0, #0]
;main.c, 51 :: 		motorEnable = 1;
0x1234	0x2101    MOVS	R1, #1
0x1236	0xB249    SXTB	R1, R1
0x1238	0x4859    LDR	R0, [PC, #356]
0x123A	0x6001    STR	R1, [R0, #0]
;main.c, 54 :: 		GPIO_Analog_Input(&GPIOB_BASE, _GPIO_PINMASK_0);
0x123C	0xF2400101  MOVW	R1, #1
0x1240	0x4858    LDR	R0, [PC, #352]
0x1242	0xF7FFFEC9  BL	_GPIO_Analog_Input+0
;main.c, 57 :: 		RCC_APB1ENR.TIM4EN = 1;                                                     // Enable clock for timer 4
0x1246	0x2101    MOVS	R1, #1
0x1248	0xB249    SXTB	R1, R1
0x124A	0x4857    LDR	R0, [PC, #348]
0x124C	0x6001    STR	R1, [R0, #0]
;main.c, 58 :: 		TIM4_CR1.CEN = 0;                                                           // Disable timer/counter
0x124E	0x2100    MOVS	R1, #0
0x1250	0xB249    SXTB	R1, R1
0x1252	0x4856    LDR	R0, [PC, #344]
0x1254	0x6001    STR	R1, [R0, #0]
;main.c, 59 :: 		TIM4_PSC = 279;                                                             // Set timer 4 prescaler
0x1256	0xF2401117  MOVW	R1, #279
0x125A	0x4855    LDR	R0, [PC, #340]
0x125C	0x6001    STR	R1, [R0, #0]
;main.c, 60 :: 		TIM4_ARR = 59999;                                                           // Set timer 4 overflow value
0x125E	0xF64E215F  MOVW	R1, #59999
0x1262	0x4854    LDR	R0, [PC, #336]
0x1264	0x6001    STR	R1, [R0, #0]
;main.c, 61 :: 		NVIC_IntEnable(IVT_INT_TIM4);                                               // Enable timer 4 interrupt
0x1266	0xF240002E  MOVW	R0, #46
0x126A	0xF7FFFF2D  BL	_NVIC_IntEnable+0
;main.c, 62 :: 		TIM4_DIER.UIE = 1;                                                          // Enable timer/counter
0x126E	0x2101    MOVS	R1, #1
0x1270	0xB249    SXTB	R1, R1
0x1272	0x4851    LDR	R0, [PC, #324]
0x1274	0x6001    STR	R1, [R0, #0]
;main.c, 65 :: 		PWM_TIM1_Init(1000);
0x1276	0xF24030E8  MOVW	R0, #1000
0x127A	0xF7FFFED5  BL	_PWM_TIM1_Init+0
;main.c, 66 :: 		PWM_TIM1_Set_Duty(dutyCycle, _PWM_NON_INVERTED, _PWM_CHANNEL1);  // Set current duty for PWM_TIM4
0x127E	0x484F    LDR	R0, [PC, #316]
0x1280	0xF9B00000  LDRSH	R0, [R0, #0]
0x1284	0x2200    MOVS	R2, #0
0x1286	0x2100    MOVS	R1, #0
0x1288	0xF7FFFEDC  BL	_PWM_TIM1_Set_Duty+0
;main.c, 69 :: 		SYSCFGEN_bit = 1;                    // Enable clock for alternate pin functions
0x128C	0x2101    MOVS	R1, #1
0x128E	0xB249    SXTB	R1, R1
0x1290	0x484B    LDR	R0, [PC, #300]
0x1292	0x6001    STR	R1, [R0, #0]
;main.c, 70 :: 		SYSCFG_EXTICR1 = 0x00000033;         // Map external interrupt on PD0 and PD1
0x1294	0x2133    MOVS	R1, #51
0x1296	0x484B    LDR	R0, [PC, #300]
0x1298	0x6001    STR	R1, [R0, #0]
;main.c, 71 :: 		EXTI_RTSR = 0x00000001;              // Set interrupt on Rising edge (PD0)
0x129A	0x2101    MOVS	R1, #1
0x129C	0x484A    LDR	R0, [PC, #296]
0x129E	0x6001    STR	R1, [R0, #0]
;main.c, 72 :: 		EXTI_FTSR = 0x00000000;              // Set Interrupt on Falling edge (none)
0x12A0	0x2100    MOVS	R1, #0
0x12A2	0x484A    LDR	R0, [PC, #296]
0x12A4	0x6001    STR	R1, [R0, #0]
;main.c, 73 :: 		EXTI_IMR |= 0x00000001;              // Unmask bit 0 to interrupt on tht line
0x12A6	0x484A    LDR	R0, [PC, #296]
0x12A8	0x6800    LDR	R0, [R0, #0]
0x12AA	0xF0400101  ORR	R1, R0, #1
0x12AE	0x4848    LDR	R0, [PC, #288]
0x12B0	0x6001    STR	R1, [R0, #0]
;main.c, 74 :: 		NVIC_IntEnable(IVT_INT_EXTI0);       //Enable external interrupt for enable pin
0x12B2	0xF2400016  MOVW	R0, #22
0x12B6	0xF7FFFF07  BL	_NVIC_IntEnable+0
;main.c, 77 :: 		UART1_Init(115200);
0x12BA	0xF44F30E1  MOV	R0, #115200
0x12BE	0xF7FFFED1  BL	_UART1_Init+0
;main.c, 78 :: 		delay_ms(100);
0x12C2	0xF24727FE  MOVW	R7, #29438
0x12C6	0xF2C00755  MOVT	R7, #85
L_main0:
0x12CA	0x1E7F    SUBS	R7, R7, #1
0x12CC	0xD1FD    BNE	L_main0
0x12CE	0xBF00    NOP
0x12D0	0xBF00    NOP
0x12D2	0xBF00    NOP
0x12D4	0xBF00    NOP
0x12D6	0xBF00    NOP
;main.c, 79 :: 		UART_Write_Text("\r\nStarted. ");
0x12D8	0x483E    LDR	R0, [PC, #248]
0x12DA	0xF7FFFE89  BL	_UART_Write_Text+0
;main.c, 82 :: 		UART1_Write_Text("\nNotes:");
0x12DE	0x483E    LDR	R0, [PC, #248]
0x12E0	0xF7FFFCE2  BL	_UART1_Write_Text+0
;main.c, 83 :: 		UART1_Write_Text("\n- K = ");
0x12E4	0x483D    LDR	R0, [PC, #244]
0x12E6	0xF7FFFCDF  BL	_UART1_Write_Text+0
;main.c, 84 :: 		FloatToStr(K, ToStr);
0x12EA	0x483D    LDR	R0, [PC, #244]
0x12EC	0xEE000A10  VMOV	S0, R0
0x12F0	0x483C    LDR	R0, [PC, #240]
0x12F2	0xF7FFFCE7  BL	_FloatToStr+0
;main.c, 85 :: 		UART1_Write_Text(ToStr);
0x12F6	0x483B    LDR	R0, [PC, #236]
0x12F8	0xF7FFFCD6  BL	_UART1_Write_Text+0
;main.c, 86 :: 		UART1_Write_Text("\n- SP = ");
0x12FC	0x483A    LDR	R0, [PC, #232]
0x12FE	0xF7FFFCD3  BL	_UART1_Write_Text+0
;main.c, 87 :: 		IntToStr(setP, ToStr);
0x1302	0x483A    LDR	R0, [PC, #232]
0x1304	0xF9B00000  LDRSH	R0, [R0, #0]
0x1308	0x4936    LDR	R1, [PC, #216]
0x130A	0xF7FFFE2D  BL	_IntToStr+0
;main.c, 88 :: 		UART1_Write_Text(ToStr);
0x130E	0x4835    LDR	R0, [PC, #212]
0x1310	0xF7FFFCCA  BL	_UART1_Write_Text+0
;main.c, 89 :: 		UART1_Write_Text("\n- Margin = ");
0x1314	0x4836    LDR	R0, [PC, #216]
0x1316	0xF7FFFCC7  BL	_UART1_Write_Text+0
;main.c, 90 :: 		IntToStr(margin, ToStr);
0x131A	0x4932    LDR	R1, [PC, #200]
0x131C	0xF2400002  MOVW	R0, #2
0x1320	0xB200    SXTH	R0, R0
0x1322	0xF7FFFE21  BL	_IntToStr+0
;main.c, 91 :: 		UART1_Write_Text(ToStr);
0x1326	0x482F    LDR	R0, [PC, #188]
0x1328	0xF7FFFCBE  BL	_UART1_Write_Text+0
;main.c, 93 :: 		TIM4_CR1.CEN = 1;    // start 10 Hz timer
0x132C	0x2101    MOVS	R1, #1
0x132E	0xB249    SXTB	R1, R1
0x1330	0x481E    LDR	R0, [PC, #120]
0x1332	0x6001    STR	R1, [R0, #0]
;main.c, 94 :: 		PWM_TIM1_Start(_PWM_CHANNEL1, &_GPIO_MODULE_TIM1_CH1_PE9);
0x1334	0x492F    LDR	R1, [PC, #188]
0x1336	0x2000    MOVS	R0, #0
0x1338	0xF7FFFDE0  BL	_PWM_TIM1_Start+0
;main.c, 96 :: 		for(i = 0; i < 100; i++)
0x133C	0x2100    MOVS	R1, #0
0x133E	0xB209    SXTH	R1, R1
0x1340	0x482D    LDR	R0, [PC, #180]
0x1342	0x8001    STRH	R1, [R0, #0]
L_main2:
0x1344	0x482C    LDR	R0, [PC, #176]
0x1346	0xF9B00000  LDRSH	R0, [R0, #0]
0x134A	0x2864    CMP	R0, #100
0x134C	0xDA0E    BGE	L_main3
;main.c, 97 :: 		MPV = getForce();   // set up the first 100 samples
0x134E	0xF7FFFDE3  BL	_getForce+0
0x1352	0xEE000A10  VMOV	S0, R0
0x1356	0xEEB80AC0  VCVT.F32.S32	S0, S0
0x135A	0x4828    LDR	R0, [PC, #160]
0x135C	0xED000A00  VSTR.32	S0, [R0, #0]
;main.c, 96 :: 		for(i = 0; i < 100; i++)
0x1360	0x4925    LDR	R1, [PC, #148]
0x1362	0xF9B10000  LDRSH	R0, [R1, #0]
0x1366	0x1C40    ADDS	R0, R0, #1
0x1368	0x8008    STRH	R0, [R1, #0]
;main.c, 97 :: 		MPV = getForce();   // set up the first 100 samples
0x136A	0xE7EB    B	L_main2
L_main3:
;main.c, 99 :: 		while(1)
L_main5:
;main.c, 101 :: 		if(motorEnable)
0x136C	0x490C    LDR	R1, [PC, #48]
0x136E	0x6808    LDR	R0, [R1, #0]
0x1370	0xB178    CBZ	R0, L_main7
;main.c, 103 :: 		if(sampleFlag)
0x1372	0x4823    LDR	R0, [PC, #140]
0x1374	0xF9B00000  LDRSH	R0, [R0, #0]
0x1378	0xB158    CBZ	R0, L_main8
;main.c, 105 :: 		MPV = analogIn;
0x137A	0x4822    LDR	R0, [PC, #136]
0x137C	0x6801    LDR	R1, [R0, #0]
0x137E	0x481F    LDR	R0, [PC, #124]
0x1380	0x6001    STR	R1, [R0, #0]
;main.c, 106 :: 		FloatToStr(MPV, ToStr);
0x1382	0xED100A00  VLDR.32	S0, [R0, #0]
0x1386	0x4817    LDR	R0, [PC, #92]
0x1388	0xF7FFFC9C  BL	_FloatToStr+0
;main.c, 107 :: 		UART1_Write_Text(ToStr);
0x138C	0x4815    LDR	R0, [PC, #84]
0x138E	0xF7FFFC8B  BL	_UART1_Write_Text+0
;main.c, 136 :: 		}
L_main8:
;main.c, 137 :: 		}
L_main7:
;main.c, 138 :: 		}
0x1392	0xE7EB    B	L_main5
;main.c, 139 :: 		}
L_end_main:
L__main_end_loop:
0x1394	0xE7FE    B	L__main_end_loop
0x1396	0xBF00    NOP
0x1398	0x10004002  	GPIOE_BASE+0
0x139C	0x02B84242  	GPIOE_ODR+0
0x13A0	0x02BC4242  	GPIOE_ODR+0
0x13A4	0x04004002  	GPIOB_BASE+0
0x13A8	0x08084247  	RCC_APB1ENR+0
0x13AC	0x00004201  	TIM4_CR1+0
0x13B0	0x08284000  	TIM4_PSC+0
0x13B4	0x082C4000  	TIM4_ARR+0
0x13B8	0x01804201  	TIM4_DIER+0
0x13BC	0x00042000  	_dutyCycle+0
0x13C0	0x08B84247  	SYSCFGEN_bit+0
0x13C4	0x38084001  	SYSCFG_EXTICR1+0
0x13C8	0x3C084001  	EXTI_RTSR+0
0x13CC	0x3C0C4001  	EXTI_FTSR+0
0x13D0	0x3C004001  	EXTI_IMR+0
0x13D4	0x00062000  	?lstr1_main+0
0x13D8	0x00122000  	?lstr2_main+0
0x13DC	0x001A2000  	?lstr3_main+0
0x13E0	0xCCCD3FCC  	#1070386381
0x13E4	0x00582000  	_ToStr+0
0x13E8	0x00222000  	?lstr4_main+0
0x13EC	0x002C2000  	_setP+0
0x13F0	0x002E2000  	?lstr5_main+0
0x13F4	0x17F80000  	__GPIO_MODULE_TIM1_CH1_PE9+0
0x13F8	0x00682000  	_i+0
0x13FC	0x006C2000  	_MPV+0
0x1400	0x003C2000  	_sampleFlag+0
0x1404	0x82004240  	GPIOB_IDR+0
; end of _main
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x10C8	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x10CA	0x2804    CMP	R0, #4
0x10CC	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x10CE	0x4919    LDR	R1, [PC, #100]
0x10D0	0x6809    LDR	R1, [R1, #0]
0x10D2	0xF4413280  ORR	R2, R1, #65536
0x10D6	0x4917    LDR	R1, [PC, #92]
0x10D8	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x10DA	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x10DC	0x2805    CMP	R0, #5
0x10DE	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x10E0	0x4914    LDR	R1, [PC, #80]
0x10E2	0x6809    LDR	R1, [R1, #0]
0x10E4	0xF4413200  ORR	R2, R1, #131072
0x10E8	0x4912    LDR	R1, [PC, #72]
0x10EA	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x10EC	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x10EE	0x2806    CMP	R0, #6
0x10F0	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x10F2	0x4910    LDR	R1, [PC, #64]
0x10F4	0x6809    LDR	R1, [R1, #0]
0x10F6	0xF4412280  ORR	R2, R1, #262144
0x10FA	0x490E    LDR	R1, [PC, #56]
0x10FC	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x10FE	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x1100	0x280F    CMP	R0, #15
0x1102	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x1104	0x490C    LDR	R1, [PC, #48]
0x1106	0x6809    LDR	R1, [R1, #0]
0x1108	0xF0410202  ORR	R2, R1, #2
0x110C	0x490A    LDR	R1, [PC, #40]
0x110E	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x1110	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x1112	0x2810    CMP	R0, #16
0x1114	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x1116	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x111A	0x0961    LSRS	R1, R4, #5
0x111C	0x008A    LSLS	R2, R1, #2
0x111E	0x4907    LDR	R1, [PC, #28]
0x1120	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x1122	0xF004021F  AND	R2, R4, #31
0x1126	0xF04F0101  MOV	R1, #1
0x112A	0x4091    LSLS	R1, R2
0x112C	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x112E	0xB001    ADD	SP, SP, #4
0x1130	0x4770    BX	LR
0x1132	0xBF00    NOP
0x1134	0xED24E000  	SCB_SHCRS+0
0x1138	0xE010E000  	STK_CTRL+0
0x113C	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x10B4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x10B6	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x10BA	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x10BE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x10C2	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x10C4	0xB001    ADD	SP, SP, #4
0x10C6	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x115C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x115E	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x1162	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x1166	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x116A	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x116C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x1170	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x1172	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x1174	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x1176	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x117A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x117E	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x1180	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x1184	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x1186	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x1188	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x118C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x1190	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x1192	0xB001    ADD	SP, SP, #4
0x1194	0x4770    BX	LR
; end of ___FillZeros
_srand:
;__Lib_CStdlib.c, 301 :: 		
; x start address is: 0 (R0)
0x1140	0xB081    SUB	SP, SP, #4
; x end address is: 0 (R0)
; x start address is: 0 (R0)
;__Lib_CStdlib.c, 302 :: 		
0x1142	0x4904    LDR	R1, [PC, #16]
0x1144	0x6008    STR	R0, [R1, #0]
; x end address is: 0 (R0)
;__Lib_CStdlib.c, 303 :: 		
0x1146	0x2201    MOVS	R2, #1
0x1148	0xB212    SXTH	R2, R2
0x114A	0x4903    LDR	R1, [PC, #12]
0x114C	0x800A    STRH	R2, [R1, #0]
;__Lib_CStdlib.c, 304 :: 		
L_end_srand:
0x114E	0xB001    ADD	SP, SP, #4
0x1150	0x4770    BX	LR
0x1152	0xBF00    NOP
0x1154	0x00702000  	__Lib_CStdlib_randx+0
0x1158	0x006A2000  	__Lib_CStdlib_randf+0
; end of _srand
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1098	0xB081    SUB	SP, SP, #4
0x109A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x109E	0x4A04    LDR	R2, [PC, #16]
0x10A0	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x10A2	0xF7FFFB33  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x10A6	0xF8DDE000  LDR	LR, [SP, #0]
0x10AA	0xB001    ADD	SP, SP, #4
0x10AC	0x4770    BX	LR
0x10AE	0xBF00    NOP
0x10B0	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x070C	0xB084    SUB	SP, SP, #16
0x070E	0xF8CDE000  STR	LR, [SP, #0]
0x0712	0xB28D    UXTH	R5, R1
0x0714	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x0716	0x4B86    LDR	R3, [PC, #536]
0x0718	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x071C	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x071E	0x4618    MOV	R0, R3
0x0720	0xF7FFFE80  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0724	0xF1B50FFF  CMP	R5, #255
0x0728	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x072A	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x072C	0x4B81    LDR	R3, [PC, #516]
0x072E	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0732	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0734	0x4B80    LDR	R3, [PC, #512]
0x0736	0x429E    CMP	R6, R3
0x0738	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x073A	0xF2455355  MOVW	R3, #21845
0x073E	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0742	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0744	0x1D3D    ADDS	R5, R7, #4
0x0746	0x682C    LDR	R4, [R5, #0]
0x0748	0xF06F03FF  MVN	R3, #255
0x074C	0xEA040303  AND	R3, R4, R3, LSL #0
0x0750	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0752	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x0756	0x682C    LDR	R4, [R5, #0]
0x0758	0xF64F73FF  MOVW	R3, #65535
0x075C	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0760	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x0762	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0764	0x2E42    CMP	R6, #66
0x0766	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x0768	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x076A	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x076C	0xF64F73FF  MOVW	R3, #65535
0x0770	0x429D    CMP	R5, R3
0x0772	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0774	0x4B70    LDR	R3, [PC, #448]
0x0776	0x429E    CMP	R6, R3
0x0778	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x077A	0xF04F3355  MOV	R3, #1431655765
0x077E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x0780	0x1D3C    ADDS	R4, R7, #4
0x0782	0x2300    MOVS	R3, #0
0x0784	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x0786	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x078A	0xF04F33FF  MOV	R3, #-1
0x078E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x0790	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0792	0x2E42    CMP	R6, #66
0x0794	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x0796	0x2300    MOVS	R3, #0
0x0798	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x079A	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x079C	0xF0060301  AND	R3, R6, #1
0x07A0	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x07A2	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x07A4	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x07A6	0xF0060308  AND	R3, R6, #8
0x07AA	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x07AC	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x07AE	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x07B0	0xF0060304  AND	R3, R6, #4
0x07B4	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x07B6	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x07B8	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x07BA	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x07BC	0xF4062301  AND	R3, R6, #528384
0x07C0	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x07C2	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x07C4	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x07C6	0xF4066300  AND	R3, R6, #2048
0x07CA	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x07CC	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x07CE	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x07D0	0xF4066380  AND	R3, R6, #1024
0x07D4	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x07D6	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x07D8	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x07DA	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x07DC	0xF0060320  AND	R3, R6, #32
0x07E0	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x07E2	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x07E4	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x07E6	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x07E8	0xF4067380  AND	R3, R6, #256
0x07EC	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x07EE	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x07F0	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x07F2	0xF0060380  AND	R3, R6, #128
0x07F6	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x07F8	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x07FA	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x07FC	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x07FE	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0802	0x9201    STR	R2, [SP, #4]
0x0804	0xFA1FF985  UXTH	R9, R5
0x0808	0x46B0    MOV	R8, R6
0x080A	0x4606    MOV	R6, R0
0x080C	0x4618    MOV	R0, R3
0x080E	0x460A    MOV	R2, R1
0x0810	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0812	0xF1BA0F10  CMP	R10, #16
0x0816	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x081A	0xF04F0301  MOV	R3, #1
0x081E	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x0822	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x0826	0x42A3    CMP	R3, R4
0x0828	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x082C	0xEA4F044A  LSL	R4, R10, #1
0x0830	0xF04F0303  MOV	R3, #3
0x0834	0x40A3    LSLS	R3, R4
0x0836	0x43DC    MVN	R4, R3
0x0838	0x683B    LDR	R3, [R7, #0]
0x083A	0x4023    ANDS	R3, R4
0x083C	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x083E	0xEA4F034A  LSL	R3, R10, #1
0x0842	0xFA06F403  LSL	R4, R6, R3
0x0846	0x683B    LDR	R3, [R7, #0]
0x0848	0x4323    ORRS	R3, R4
0x084A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x084C	0xF008030C  AND	R3, R8, #12
0x0850	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x0852	0xF2070508  ADDW	R5, R7, #8
0x0856	0xEA4F044A  LSL	R4, R10, #1
0x085A	0xF04F0303  MOV	R3, #3
0x085E	0x40A3    LSLS	R3, R4
0x0860	0x43DC    MVN	R4, R3
0x0862	0x682B    LDR	R3, [R5, #0]
0x0864	0x4023    ANDS	R3, R4
0x0866	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x0868	0xF2070508  ADDW	R5, R7, #8
0x086C	0xEA4F034A  LSL	R3, R10, #1
0x0870	0xFA02F403  LSL	R4, R2, R3
0x0874	0x682B    LDR	R3, [R5, #0]
0x0876	0x4323    ORRS	R3, R4
0x0878	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x087A	0x1D3D    ADDS	R5, R7, #4
0x087C	0xFA1FF48A  UXTH	R4, R10
0x0880	0xF04F0301  MOV	R3, #1
0x0884	0x40A3    LSLS	R3, R4
0x0886	0x43DC    MVN	R4, R3
0x0888	0x682B    LDR	R3, [R5, #0]
0x088A	0x4023    ANDS	R3, R4
0x088C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x088E	0x1D3D    ADDS	R5, R7, #4
0x0890	0xFA1FF48A  UXTH	R4, R10
0x0894	0xB28B    UXTH	R3, R1
0x0896	0xFA03F404  LSL	R4, R3, R4
0x089A	0xB2A4    UXTH	R4, R4
0x089C	0x682B    LDR	R3, [R5, #0]
0x089E	0x4323    ORRS	R3, R4
0x08A0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x08A2	0xF207050C  ADDW	R5, R7, #12
0x08A6	0xFA1FF38A  UXTH	R3, R10
0x08AA	0x005C    LSLS	R4, R3, #1
0x08AC	0xB2A4    UXTH	R4, R4
0x08AE	0xF04F0303  MOV	R3, #3
0x08B2	0x40A3    LSLS	R3, R4
0x08B4	0x43DC    MVN	R4, R3
0x08B6	0x682B    LDR	R3, [R5, #0]
0x08B8	0x4023    ANDS	R3, R4
0x08BA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x08BC	0xF207050C  ADDW	R5, R7, #12
0x08C0	0xEA4F034A  LSL	R3, R10, #1
0x08C4	0xFA00F403  LSL	R4, R0, R3
0x08C8	0x682B    LDR	R3, [R5, #0]
0x08CA	0x4323    ORRS	R3, R4
0x08CC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x08CE	0xF0080308  AND	R3, R8, #8
0x08D2	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x08D4	0xF4080370  AND	R3, R8, #15728640
0x08D8	0x0D1B    LSRS	R3, R3, #20
0x08DA	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x08DE	0xF1BA0F07  CMP	R10, #7
0x08E2	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x08E4	0xF2070324  ADDW	R3, R7, #36
0x08E8	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x08EA	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x08EE	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x08F0	0xF2070320  ADDW	R3, R7, #32
0x08F4	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x08F6	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x08F8	0x00AC    LSLS	R4, R5, #2
0x08FA	0xF04F030F  MOV	R3, #15
0x08FE	0x40A3    LSLS	R3, R4
0x0900	0x43DC    MVN	R4, R3
0x0902	0x9B02    LDR	R3, [SP, #8]
0x0904	0x681B    LDR	R3, [R3, #0]
0x0906	0xEA030404  AND	R4, R3, R4, LSL #0
0x090A	0x9B02    LDR	R3, [SP, #8]
0x090C	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x090E	0xF89D400C  LDRB	R4, [SP, #12]
0x0912	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0914	0x409C    LSLS	R4, R3
0x0916	0x9B02    LDR	R3, [SP, #8]
0x0918	0x681B    LDR	R3, [R3, #0]
0x091A	0xEA430404  ORR	R4, R3, R4, LSL #0
0x091E	0x9B02    LDR	R3, [SP, #8]
0x0920	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0922	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x0926	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x0928	0xF8DDE000  LDR	LR, [SP, #0]
0x092C	0xB004    ADD	SP, SP, #16
0x092E	0x4770    BX	LR
0x0930	0xFC00FFFF  	#-1024
0x0934	0x0000FFFF  	#-65536
0x0938	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0424	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x0426	0x491E    LDR	R1, [PC, #120]
0x0428	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x042C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x042E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0430	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0432	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0434	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0436	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x0438	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x043A	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x043C	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x043E	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0440	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0442	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0444	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0446	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0448	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x044A	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x044C	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x044E	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0450	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x0452	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0456	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0458	0x4912    LDR	R1, [PC, #72]
0x045A	0x4288    CMP	R0, R1
0x045C	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x045E	0x4912    LDR	R1, [PC, #72]
0x0460	0x4288    CMP	R0, R1
0x0462	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x0464	0x4911    LDR	R1, [PC, #68]
0x0466	0x4288    CMP	R0, R1
0x0468	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x046A	0x4911    LDR	R1, [PC, #68]
0x046C	0x4288    CMP	R0, R1
0x046E	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x0470	0x4910    LDR	R1, [PC, #64]
0x0472	0x4288    CMP	R0, R1
0x0474	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x0476	0x4910    LDR	R1, [PC, #64]
0x0478	0x4288    CMP	R0, R1
0x047A	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x047C	0x490F    LDR	R1, [PC, #60]
0x047E	0x4288    CMP	R0, R1
0x0480	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x0482	0x490F    LDR	R1, [PC, #60]
0x0484	0x4288    CMP	R0, R1
0x0486	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x0488	0x490E    LDR	R1, [PC, #56]
0x048A	0x4288    CMP	R0, R1
0x048C	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x048E	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x0490	0x490D    LDR	R1, [PC, #52]
0x0492	0x6809    LDR	R1, [R1, #0]
0x0494	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0498	0x490B    LDR	R1, [PC, #44]
0x049A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x049C	0xB001    ADD	SP, SP, #4
0x049E	0x4770    BX	LR
0x04A0	0xFC00FFFF  	#-1024
0x04A4	0x00004002  	#1073872896
0x04A8	0x04004002  	#1073873920
0x04AC	0x08004002  	#1073874944
0x04B0	0x0C004002  	#1073875968
0x04B4	0x10004002  	#1073876992
0x04B8	0x14004002  	#1073878016
0x04BC	0x18004002  	#1073879040
0x04C0	0x1C004002  	#1073880064
0x04C4	0x20004002  	#1073881088
0x04C8	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Analog_Input:
;__Lib_GPIO_32F4xx.c, 241 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0FD8	0xB081    SUB	SP, SP, #4
0x0FDA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 242 :: 		
0x0FDE	0xF04F0201  MOV	R2, #1
0x0FE2	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0FE4	0xF7FFFB92  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 243 :: 		
L_end_GPIO_Analog_Input:
0x0FE8	0xF8DDE000  LDR	LR, [SP, #0]
0x0FEC	0xB001    ADD	SP, SP, #4
0x0FEE	0x4770    BX	LR
; end of _GPIO_Analog_Input
_PWM_TIM1_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 194 :: 		
; freq_hz start address is: 0 (R0)
0x1028	0xB081    SUB	SP, SP, #4
0x102A	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 195 :: 		
0x102E	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x1030	0x4803    LDR	R0, [PC, #12]
0x1032	0xF7FFFA7F  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 196 :: 		
L_end_PWM_TIM1_Init:
0x1036	0xF8DDE000  LDR	LR, [SP, #0]
0x103A	0xB001    ADD	SP, SP, #4
0x103C	0x4770    BX	LR
0x103E	0xBF00    NOP
0x1040	0x00004001  	TIM1_CR1+0
; end of _PWM_TIM1_Init
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 35 :: 		
; freq_hz start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0534	0xB081    SUB	SP, SP, #4
0x0536	0xF8CDE000  STR	LR, [SP, #0]
0x053A	0x460C    MOV	R4, R1
0x053C	0x4601    MOV	R1, R0
; freq_hz end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 4 (R1)
; freq_hz start address is: 16 (R4)
;__Lib_PWM_1234589_12_10_11_13_14.c, 39 :: 		
0x053E	0xF06F02FF  MVN	R2, #255
0x0542	0xEA010202  AND	R2, R1, R2, LSL #0
; _PWM_Base start address is: 0 (R0)
0x0546	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 41 :: 		
0x0548	0xE03B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0
; _PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 43 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2:
;__Lib_PWM_1234589_12_10_11_13_14.c, 44 :: 		
0x054A	0x2301    MOVS	R3, #1
0x054C	0xB25B    SXTB	R3, R3
0x054E	0x4A41    LDR	R2, [PC, #260]
0x0550	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 45 :: 		
0x0552	0xE05A    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 48 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3:
;__Lib_PWM_1234589_12_10_11_13_14.c, 49 :: 		
0x0554	0x2301    MOVS	R3, #1
0x0556	0xB25B    SXTB	R3, R3
0x0558	0x4A3F    LDR	R2, [PC, #252]
0x055A	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 50 :: 		
0x055C	0xE055    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 53 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4:
;__Lib_PWM_1234589_12_10_11_13_14.c, 54 :: 		
0x055E	0x2301    MOVS	R3, #1
0x0560	0xB25B    SXTB	R3, R3
0x0562	0x4A3E    LDR	R2, [PC, #248]
0x0564	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 55 :: 		
0x0566	0xE050    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 58 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5:
;__Lib_PWM_1234589_12_10_11_13_14.c, 59 :: 		
0x0568	0x2301    MOVS	R3, #1
0x056A	0xB25B    SXTB	R3, R3
0x056C	0x4A3C    LDR	R2, [PC, #240]
0x056E	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 60 :: 		
0x0570	0xE04B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 63 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6:
;__Lib_PWM_1234589_12_10_11_13_14.c, 64 :: 		
0x0572	0x2301    MOVS	R3, #1
0x0574	0xB25B    SXTB	R3, R3
0x0576	0x4A3B    LDR	R2, [PC, #236]
0x0578	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 65 :: 		
0x057A	0xE046    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 68 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7:
;__Lib_PWM_1234589_12_10_11_13_14.c, 69 :: 		
0x057C	0x2301    MOVS	R3, #1
0x057E	0xB25B    SXTB	R3, R3
0x0580	0x4A39    LDR	R2, [PC, #228]
0x0582	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 70 :: 		
0x0584	0xE041    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 73 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8:
;__Lib_PWM_1234589_12_10_11_13_14.c, 74 :: 		
0x0586	0x2301    MOVS	R3, #1
0x0588	0xB25B    SXTB	R3, R3
0x058A	0x4A38    LDR	R2, [PC, #224]
0x058C	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 75 :: 		
0x058E	0xE03C    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 78 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9:
;__Lib_PWM_1234589_12_10_11_13_14.c, 79 :: 		
0x0590	0x2301    MOVS	R3, #1
0x0592	0xB25B    SXTB	R3, R3
0x0594	0x4A36    LDR	R2, [PC, #216]
0x0596	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 80 :: 		
0x0598	0xE037    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 83 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10:
;__Lib_PWM_1234589_12_10_11_13_14.c, 84 :: 		
0x059A	0x2301    MOVS	R3, #1
0x059C	0xB25B    SXTB	R3, R3
0x059E	0x4A35    LDR	R2, [PC, #212]
0x05A0	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 85 :: 		
0x05A2	0xE032    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 88 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11:
;__Lib_PWM_1234589_12_10_11_13_14.c, 89 :: 		
0x05A4	0x2301    MOVS	R3, #1
0x05A6	0xB25B    SXTB	R3, R3
0x05A8	0x4A33    LDR	R2, [PC, #204]
0x05AA	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 90 :: 		
0x05AC	0xE02D    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 93 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12:
;__Lib_PWM_1234589_12_10_11_13_14.c, 94 :: 		
0x05AE	0x2301    MOVS	R3, #1
0x05B0	0xB25B    SXTB	R3, R3
0x05B2	0x4A32    LDR	R2, [PC, #200]
0x05B4	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 95 :: 		
0x05B6	0xE028    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 98 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13:
;__Lib_PWM_1234589_12_10_11_13_14.c, 99 :: 		
0x05B8	0x2301    MOVS	R3, #1
0x05BA	0xB25B    SXTB	R3, R3
0x05BC	0x4A30    LDR	R2, [PC, #192]
0x05BE	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 100 :: 		
0x05C0	0xE023    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 102 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0:
; _PWM_Base start address is: 0 (R0)
0x05C2	0x4A30    LDR	R2, [PC, #192]
0x05C4	0x4290    CMP	R0, R2
0x05C6	0xD0C0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2
0x05C8	0xF1B04F80  CMP	R0, #1073741824
0x05CC	0xD0C2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3
0x05CE	0x4A2E    LDR	R2, [PC, #184]
0x05D0	0x4290    CMP	R0, R2
0x05D2	0xD0C4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4
0x05D4	0x4A2D    LDR	R2, [PC, #180]
0x05D6	0x4290    CMP	R0, R2
0x05D8	0xD0C6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5
0x05DA	0x4A2D    LDR	R2, [PC, #180]
0x05DC	0x4290    CMP	R0, R2
0x05DE	0xD0C8    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6
0x05E0	0x4A2C    LDR	R2, [PC, #176]
0x05E2	0x4290    CMP	R0, R2
0x05E4	0xD0CA    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7
0x05E6	0x4A2C    LDR	R2, [PC, #176]
0x05E8	0x4290    CMP	R0, R2
0x05EA	0xD0CC    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8
0x05EC	0x4A2B    LDR	R2, [PC, #172]
0x05EE	0x4290    CMP	R0, R2
0x05F0	0xD0CE    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9
0x05F2	0x4A2B    LDR	R2, [PC, #172]
0x05F4	0x4290    CMP	R0, R2
0x05F6	0xD0D0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10
0x05F8	0x4A2A    LDR	R2, [PC, #168]
0x05FA	0x4290    CMP	R0, R2
0x05FC	0xD0D2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11
0x05FE	0x4A2A    LDR	R2, [PC, #168]
0x0600	0x4290    CMP	R0, R2
0x0602	0xD0D4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12
0x0604	0x4A29    LDR	R2, [PC, #164]
0x0606	0x4290    CMP	R0, R2
0x0608	0xD0D6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13
; _PWM_Base end address is: 0 (R0)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1:
;__Lib_PWM_1234589_12_10_11_13_14.c, 104 :: 		
0x060A	0xF7FFFE7D  BL	_Get_Fosc_kHz+0
; clk start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 106 :: 		
0x060E	0x680B    LDR	R3, [R1, #0]
0x0610	0xF06F0210  MVN	R2, #16
0x0614	0xEA030202  AND	R2, R3, R2, LSL #0
0x0618	0x600A    STR	R2, [R1, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 108 :: 		
0x061A	0xF24032E8  MOVW	R2, #1000
0x061E	0x4342    MULS	R2, R0, R2
; clk end address is: 0 (R0)
0x0620	0xFBB2F3F4  UDIV	R3, R2, R4
; freq_hz end address is: 16 (R4)
; per_reg start address is: 0 (R0)
0x0624	0x4618    MOV	R0, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 109 :: 		
0x0626	0xF64F72FF  MOVW	R2, #65535
0x062A	0xFBB3F2F2  UDIV	R2, R3, R2
; prescaler start address is: 16 (R4)
0x062E	0x4614    MOV	R4, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 110 :: 		
0x0630	0xF2010328  ADDW	R3, R1, #40
0x0634	0xB292    UXTH	R2, R2
0x0636	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 112 :: 		
0x0638	0x1C62    ADDS	R2, R4, #1
; prescaler end address is: 16 (R4)
0x063A	0xFBB0F2F2  UDIV	R2, R0, R2
0x063E	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 114 :: 		
0x0640	0xF201032C  ADDW	R3, R1, #44
; PWM_Base end address is: 4 (R1)
0x0644	0xB292    UXTH	R2, R2
0x0646	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 116 :: 		
0x0648	0xB280    UXTH	R0, R0
; per_reg end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 117 :: 		
L_end_PWM_TIMx_Init:
0x064A	0xF8DDE000  LDR	LR, [SP, #0]
0x064E	0xB001    ADD	SP, SP, #4
0x0650	0x4770    BX	LR
0x0652	0xBF00    NOP
0x0654	0x08804247  	RCC_APB2ENR+0
0x0658	0x08004247  	RCC_APB1ENR+0
0x065C	0x08044247  	RCC_APB1ENR+0
0x0660	0x08084247  	RCC_APB1ENR+0
0x0664	0x080C4247  	RCC_APB1ENR+0
0x0668	0x08844247  	RCC_APB2ENR+0
0x066C	0x08C04247  	RCC_APB2ENR+0
0x0670	0x08C44247  	RCC_APB2ENR+0
0x0674	0x08C84247  	RCC_APB2ENR+0
0x0678	0x08184247  	RCC_APB1ENR+0
0x067C	0x081C4247  	RCC_APB1ENR+0
0x0680	0x08204247  	RCC_APB1ENR+0
0x0684	0x00004001  	#1073807360
0x0688	0x04004000  	#1073742848
0x068C	0x08004000  	#1073743872
0x0690	0x0C004000  	#1073744896
0x0694	0x04004001  	#1073808384
0x0698	0x40004001  	#1073823744
0x069C	0x44004001  	#1073824768
0x06A0	0x48004001  	#1073825792
0x06A4	0x18004000  	#1073747968
0x06A8	0x1C004000  	#1073748992
0x06AC	0x20004000  	#1073750016
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0308	0x4801    LDR	R0, [PC, #4]
0x030A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x030C	0x4770    BX	LR
0x030E	0xBF00    NOP
0x0310	0x00742000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_PWM_TIM1_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 198 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x1044	0xB081    SUB	SP, SP, #4
0x1046	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 199 :: 		
0x104A	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x104C	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x104E	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x1050	0x4803    LDR	R0, [PC, #12]
0x1052	0xF7FFFDBD  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 200 :: 		
L_end_PWM_TIM1_Set_Duty:
0x1056	0xF8DDE000  LDR	LR, [SP, #0]
0x105A	0xB001    ADD	SP, SP, #4
0x105C	0x4770    BX	LR
0x105E	0xBF00    NOP
0x1060	0x00004001  	TIM1_CR1+0
; end of _PWM_TIM1_Set_Duty
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 121 :: 		
; channel start address is: 12 (R3)
; inverted start address is: 8 (R2)
; duty_ratio start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0BD0	0xB081    SUB	SP, SP, #4
0x0BD2	0xB2D5    UXTB	R5, R2
; channel end address is: 12 (R3)
; inverted end address is: 8 (R2)
; duty_ratio end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; duty_ratio start address is: 4 (R1)
; inverted start address is: 20 (R5)
; channel start address is: 12 (R3)
;__Lib_PWM_1234589_12_10_11_13_14.c, 126 :: 		
0x0BD4	0xF2000420  ADDW	R4, R0, #32
0x0BD8	0x6822    LDR	R2, [R4, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 127 :: 		
0x0BDA	0x2D01    CMP	R5, #1
0x0BDC	0xD108    BNE	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14
; inverted end address is: 20 (R5)
;__Lib_PWM_1234589_12_10_11_13_14.c, 128 :: 		
0x0BDE	0x009C    LSLS	R4, R3, #2
0x0BE0	0xB224    SXTH	R4, R4
0x0BE2	0x1C65    ADDS	R5, R4, #1
0x0BE4	0xB22D    SXTH	R5, R5
0x0BE6	0xF04F0401  MOV	R4, #1
0x0BEA	0x40AC    LSLS	R4, R5
0x0BEC	0x4322    ORRS	R2, R4
0x0BEE	0xE008    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14:
;__Lib_PWM_1234589_12_10_11_13_14.c, 130 :: 		
0x0BF0	0x009C    LSLS	R4, R3, #2
0x0BF2	0xB224    SXTH	R4, R4
0x0BF4	0x1C65    ADDS	R5, R4, #1
0x0BF6	0xB22D    SXTH	R5, R5
0x0BF8	0xF04F0401  MOV	R4, #1
0x0BFC	0x40AC    LSLS	R4, R5
0x0BFE	0x43E4    MVN	R4, R4
0x0C00	0x4022    ANDS	R2, R4
; tmpLong end address is: 8 (R2)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15:
;__Lib_PWM_1234589_12_10_11_13_14.c, 131 :: 		
; tmpLong start address is: 8 (R2)
0x0C02	0xF2000420  ADDW	R4, R0, #32
0x0C06	0x6022    STR	R2, [R4, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 134 :: 		
0x0C08	0xF2000534  ADDW	R5, R0, #52
; PWM_Base end address is: 0 (R0)
0x0C0C	0x009C    LSLS	R4, R3, #2
; channel end address is: 12 (R3)
0x0C0E	0x192C    ADDS	R4, R5, R4
0x0C10	0x6021    STR	R1, [R4, #0]
; duty_ratio end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 135 :: 		
L_end_PWM_TIMx_Set_Duty:
0x0C12	0xB001    ADD	SP, SP, #4
0x0C14	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
_UART1_Init:
;__Lib_UART_123_45_6.c, 439 :: 		
; baud_rate start address is: 0 (R0)
0x1064	0xB081    SUB	SP, SP, #4
0x1066	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 440 :: 		
0x106A	0x4A09    LDR	R2, [PC, #36]
0x106C	0xF2400100  MOVW	R1, #0
0x1070	0xB404    PUSH	(R2)
0x1072	0xB402    PUSH	(R1)
0x1074	0xF2400300  MOVW	R3, #0
0x1078	0xF2400200  MOVW	R2, #0
0x107C	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x107E	0x4805    LDR	R0, [PC, #20]
0x1080	0xF7FFFC5C  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x1084	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 441 :: 		
L_end_UART1_Init:
0x1086	0xF8DDE000  LDR	LR, [SP, #0]
0x108A	0xB001    ADD	SP, SP, #4
0x108C	0x4770    BX	LR
0x108E	0xBF00    NOP
0x1090	0x178C0000  	__GPIO_MODULE_USART1_PA9_10+0
0x1094	0x10004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x093C	0xB08B    SUB	SP, SP, #44
0x093E	0xF8CDE000  STR	LR, [SP, #0]
0x0942	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x0944	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x0948	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x094A	0xAC06    ADD	R4, SP, #24
0x094C	0xF8AD3004  STRH	R3, [SP, #4]
0x0950	0xF8AD2008  STRH	R2, [SP, #8]
0x0954	0x9103    STR	R1, [SP, #12]
0x0956	0x9004    STR	R0, [SP, #16]
0x0958	0x4620    MOV	R0, R4
0x095A	0xF7FFFCDB  BL	_RCC_GetClocksFrequency+0
0x095E	0x9804    LDR	R0, [SP, #16]
0x0960	0x9903    LDR	R1, [SP, #12]
0x0962	0xF8BD2008  LDRH	R2, [SP, #8]
0x0966	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x096A	0x4C71    LDR	R4, [PC, #452]
0x096C	0x42A0    CMP	R0, R4
0x096E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x0970	0x2501    MOVS	R5, #1
0x0972	0xB26D    SXTB	R5, R5
0x0974	0x4C6F    LDR	R4, [PC, #444]
0x0976	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x0978	0x4D6F    LDR	R5, [PC, #444]
0x097A	0x4C70    LDR	R4, [PC, #448]
0x097C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x097E	0x4D70    LDR	R5, [PC, #448]
0x0980	0x4C70    LDR	R4, [PC, #448]
0x0982	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x0984	0x4D70    LDR	R5, [PC, #448]
0x0986	0x4C71    LDR	R4, [PC, #452]
0x0988	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x098A	0x4D71    LDR	R5, [PC, #452]
0x098C	0x4C71    LDR	R4, [PC, #452]
0x098E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x0990	0x9C09    LDR	R4, [SP, #36]
0x0992	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x0994	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x0996	0x4C70    LDR	R4, [PC, #448]
0x0998	0x42A0    CMP	R0, R4
0x099A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x099C	0x2501    MOVS	R5, #1
0x099E	0xB26D    SXTB	R5, R5
0x09A0	0x4C6E    LDR	R4, [PC, #440]
0x09A2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x09A4	0x4D6E    LDR	R5, [PC, #440]
0x09A6	0x4C65    LDR	R4, [PC, #404]
0x09A8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x09AA	0x4D6E    LDR	R5, [PC, #440]
0x09AC	0x4C65    LDR	R4, [PC, #404]
0x09AE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x09B0	0x4D6D    LDR	R5, [PC, #436]
0x09B2	0x4C66    LDR	R4, [PC, #408]
0x09B4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x09B6	0x4D6D    LDR	R5, [PC, #436]
0x09B8	0x4C66    LDR	R4, [PC, #408]
0x09BA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x09BC	0x9C08    LDR	R4, [SP, #32]
0x09BE	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x09C0	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x09C2	0x4C6B    LDR	R4, [PC, #428]
0x09C4	0x42A0    CMP	R0, R4
0x09C6	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x09C8	0x2501    MOVS	R5, #1
0x09CA	0xB26D    SXTB	R5, R5
0x09CC	0x4C69    LDR	R4, [PC, #420]
0x09CE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x09D0	0x4D69    LDR	R5, [PC, #420]
0x09D2	0x4C5A    LDR	R4, [PC, #360]
0x09D4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x09D6	0x4D69    LDR	R5, [PC, #420]
0x09D8	0x4C5A    LDR	R4, [PC, #360]
0x09DA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x09DC	0x4D68    LDR	R5, [PC, #416]
0x09DE	0x4C5B    LDR	R4, [PC, #364]
0x09E0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x09E2	0x4D68    LDR	R5, [PC, #416]
0x09E4	0x4C5B    LDR	R4, [PC, #364]
0x09E6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x09E8	0x9C08    LDR	R4, [SP, #32]
0x09EA	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x09EC	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x09EE	0x4C66    LDR	R4, [PC, #408]
0x09F0	0x42A0    CMP	R0, R4
0x09F2	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x09F4	0x2501    MOVS	R5, #1
0x09F6	0xB26D    SXTB	R5, R5
0x09F8	0x4C64    LDR	R4, [PC, #400]
0x09FA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x09FC	0x4D64    LDR	R5, [PC, #400]
0x09FE	0x4C4F    LDR	R4, [PC, #316]
0x0A00	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x0A02	0x4D64    LDR	R5, [PC, #400]
0x0A04	0x4C4F    LDR	R4, [PC, #316]
0x0A06	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x0A08	0x4D63    LDR	R5, [PC, #396]
0x0A0A	0x4C50    LDR	R4, [PC, #320]
0x0A0C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x0A0E	0x4D63    LDR	R5, [PC, #396]
0x0A10	0x4C50    LDR	R4, [PC, #320]
0x0A12	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x0A14	0x9C08    LDR	R4, [SP, #32]
0x0A16	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x0A18	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x0A1A	0x4C61    LDR	R4, [PC, #388]
0x0A1C	0x42A0    CMP	R0, R4
0x0A1E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x0A20	0x2501    MOVS	R5, #1
0x0A22	0xB26D    SXTB	R5, R5
0x0A24	0x4C5F    LDR	R4, [PC, #380]
0x0A26	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x0A28	0x4D5F    LDR	R5, [PC, #380]
0x0A2A	0x4C44    LDR	R4, [PC, #272]
0x0A2C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x0A2E	0x4D5F    LDR	R5, [PC, #380]
0x0A30	0x4C44    LDR	R4, [PC, #272]
0x0A32	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x0A34	0x4D5E    LDR	R5, [PC, #376]
0x0A36	0x4C45    LDR	R4, [PC, #276]
0x0A38	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x0A3A	0x4D5E    LDR	R5, [PC, #376]
0x0A3C	0x4C45    LDR	R4, [PC, #276]
0x0A3E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x0A40	0x9C08    LDR	R4, [SP, #32]
0x0A42	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x0A44	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x0A46	0x4C5C    LDR	R4, [PC, #368]
0x0A48	0x42A0    CMP	R0, R4
0x0A4A	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x0A4C	0x2501    MOVS	R5, #1
0x0A4E	0xB26D    SXTB	R5, R5
0x0A50	0x4C5A    LDR	R4, [PC, #360]
0x0A52	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x0A54	0x4D5A    LDR	R5, [PC, #360]
0x0A56	0x4C39    LDR	R4, [PC, #228]
0x0A58	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x0A5A	0x4D5A    LDR	R5, [PC, #360]
0x0A5C	0x4C39    LDR	R4, [PC, #228]
0x0A5E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x0A60	0x4D59    LDR	R5, [PC, #356]
0x0A62	0x4C3A    LDR	R4, [PC, #232]
0x0A64	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x0A66	0x4D59    LDR	R5, [PC, #356]
0x0A68	0x4C3A    LDR	R4, [PC, #232]
0x0A6A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x0A6C	0x9C09    LDR	R4, [SP, #36]
0x0A6E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x0A70	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x0A74	0xF8AD2008  STRH	R2, [SP, #8]
0x0A78	0x9103    STR	R1, [SP, #12]
0x0A7A	0x9004    STR	R0, [SP, #16]
0x0A7C	0x4630    MOV	R0, R6
0x0A7E	0xF7FFFC11  BL	_GPIO_Alternate_Function_Enable+0
0x0A82	0x9804    LDR	R0, [SP, #16]
0x0A84	0x9903    LDR	R1, [SP, #12]
0x0A86	0xF8BD2008  LDRH	R2, [SP, #8]
0x0A8A	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x0A8E	0xF2000510  ADDW	R5, R0, #16
0x0A92	0x2400    MOVS	R4, #0
0x0A94	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x0A96	0xF2000510  ADDW	R5, R0, #16
0x0A9A	0x682C    LDR	R4, [R5, #0]
0x0A9C	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x0A9E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x0AA0	0xF200050C  ADDW	R5, R0, #12
0x0AA4	0x2400    MOVS	R4, #0
0x0AA6	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x0AA8	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x0AAA	0xF4426280  ORR	R2, R2, #1024
0x0AAE	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x0AB0	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x0AB2	0xF200050C  ADDW	R5, R0, #12
0x0AB6	0x682C    LDR	R4, [R5, #0]
0x0AB8	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x0ABA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x0ABC	0xF200060C  ADDW	R6, R0, #12
0x0AC0	0x2501    MOVS	R5, #1
0x0AC2	0x6834    LDR	R4, [R6, #0]
0x0AC4	0xF365344D  BFI	R4, R5, #13, #1
0x0AC8	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x0ACA	0xF200060C  ADDW	R6, R0, #12
0x0ACE	0x2501    MOVS	R5, #1
0x0AD0	0x6834    LDR	R4, [R6, #0]
0x0AD2	0xF36504C3  BFI	R4, R5, #3, #1
0x0AD6	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x0AD8	0xF200060C  ADDW	R6, R0, #12
0x0ADC	0x2501    MOVS	R5, #1
0x0ADE	0x6834    LDR	R4, [R6, #0]
0x0AE0	0xF3650482  BFI	R4, R5, #2, #1
0x0AE4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x0AE6	0xF2000514  ADDW	R5, R0, #20
0x0AEA	0x2400    MOVS	R4, #0
0x0AEC	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x0AEE	0x9D05    LDR	R5, [SP, #20]
0x0AF0	0x2419    MOVS	R4, #25
0x0AF2	0x4365    MULS	R5, R4, R5
0x0AF4	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x0AF6	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x0AFA	0x2464    MOVS	R4, #100
0x0AFC	0xFBB7F4F4  UDIV	R4, R7, R4
0x0B00	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x0B02	0x0935    LSRS	R5, R6, #4
0x0B04	0x2464    MOVS	R4, #100
0x0B06	0x436C    MULS	R4, R5, R4
0x0B08	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x0B0A	0x0124    LSLS	R4, R4, #4
0x0B0C	0xF2040532  ADDW	R5, R4, #50
0x0B10	0x2464    MOVS	R4, #100
0x0B12	0xFBB5F4F4  UDIV	R4, R5, R4
0x0B16	0xF004040F  AND	R4, R4, #15
0x0B1A	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x0B1E	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x0B22	0xB2A4    UXTH	R4, R4
0x0B24	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x0B26	0xF8DDE000  LDR	LR, [SP, #0]
0x0B2A	0xB00B    ADD	SP, SP, #44
0x0B2C	0x4770    BX	LR
0x0B2E	0xBF00    NOP
0x0B30	0x10004001  	USART1_SR+0
0x0B34	0x08904247  	RCC_APB2ENR+0
0x0B38	0x03990000  	_UART1_Write+0
0x0B3C	0x007C2000  	_UART_Wr_Ptr+0
0x0B40	0xFFFFFFFF  	_UART1_Read+0
0x0B44	0x00802000  	_UART_Rd_Ptr+0
0x0B48	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0B4C	0x00842000  	_UART_Rdy_Ptr+0
0x0B50	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0B54	0x00882000  	_UART_Tx_Idle_Ptr+0
0x0B58	0x44004000  	USART2_SR+0
0x0B5C	0x08444247  	RCC_APB1ENR+0
0x0B60	0x04090000  	_UART2_Write+0
0x0B64	0xFFFFFFFF  	_UART2_Read+0
0x0B68	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0B6C	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0B70	0x48004000  	USART3_SR+0
0x0B74	0x08484247  	RCC_APB1ENR+0
0x0B78	0x03B50000  	_UART3_Write+0
0x0B7C	0xFFFFFFFF  	_UART3_Read+0
0x0B80	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0B84	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0B88	0x4C004000  	UART4_SR+0
0x0B8C	0x084C4247  	RCC_APB1ENR+0
0x0B90	0x03D10000  	_UART4_Write+0
0x0B94	0xFFFFFFFF  	_UART4_Read+0
0x0B98	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0B9C	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0BA0	0x50004000  	UART5_SR+0
0x0BA4	0x08504247  	RCC_APB1ENR+0
0x0BA8	0x03ED0000  	_UART5_Write+0
0x0BAC	0xFFFFFFFF  	_UART5_Read+0
0x0BB0	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0BB4	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x0BB8	0x14004001  	USART6_SR+0
0x0BBC	0x08944247  	RCC_APB2ENR+0
0x0BC0	0x02ED0000  	_UART6_Write+0
0x0BC4	0xFFFFFFFF  	_UART6_Read+0
0x0BC8	0xFFFFFFFF  	_UART6_Data_Ready+0
0x0BCC	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0314	0xB082    SUB	SP, SP, #8
0x0316	0xF8CDE000  STR	LR, [SP, #0]
0x031A	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x031C	0x4619    MOV	R1, R3
0x031E	0x9101    STR	R1, [SP, #4]
0x0320	0xF7FFFFF2  BL	_Get_Fosc_kHz+0
0x0324	0xF24031E8  MOVW	R1, #1000
0x0328	0xFB00F201  MUL	R2, R0, R1
0x032C	0x9901    LDR	R1, [SP, #4]
0x032E	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x0330	0x4917    LDR	R1, [PC, #92]
0x0332	0x6809    LDR	R1, [R1, #0]
0x0334	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x0338	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x033A	0x4916    LDR	R1, [PC, #88]
0x033C	0x1889    ADDS	R1, R1, R2
0x033E	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0340	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x0342	0x1D1A    ADDS	R2, R3, #4
0x0344	0x6819    LDR	R1, [R3, #0]
0x0346	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0348	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x034A	0x4911    LDR	R1, [PC, #68]
0x034C	0x6809    LDR	R1, [R1, #0]
0x034E	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x0352	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x0354	0x490F    LDR	R1, [PC, #60]
0x0356	0x1889    ADDS	R1, R1, R2
0x0358	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x035A	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x035C	0xF2030208  ADDW	R2, R3, #8
0x0360	0x1D19    ADDS	R1, R3, #4
0x0362	0x6809    LDR	R1, [R1, #0]
0x0364	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0366	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x0368	0x4909    LDR	R1, [PC, #36]
0x036A	0x6809    LDR	R1, [R1, #0]
0x036C	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x0370	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x0372	0x4908    LDR	R1, [PC, #32]
0x0374	0x1889    ADDS	R1, R1, R2
0x0376	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0378	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x037A	0xF203020C  ADDW	R2, R3, #12
0x037E	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x0380	0x6809    LDR	R1, [R1, #0]
0x0382	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0384	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x0386	0xF8DDE000  LDR	LR, [SP, #0]
0x038A	0xB002    ADD	SP, SP, #8
0x038C	0x4770    BX	LR
0x038E	0xBF00    NOP
0x0390	0x38084002  	RCC_CFGR+0
0x0394	0x00482000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x02A4	0xB083    SUB	SP, SP, #12
0x02A6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x02AA	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x02AC	0x00A1    LSLS	R1, R4, #2
0x02AE	0x1841    ADDS	R1, R0, R1
0x02B0	0x6809    LDR	R1, [R1, #0]
0x02B2	0xF1B13FFF  CMP	R1, #-1
0x02B6	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x02B8	0xF2000134  ADDW	R1, R0, #52
0x02BC	0x00A3    LSLS	R3, R4, #2
0x02BE	0x18C9    ADDS	R1, R1, R3
0x02C0	0x6809    LDR	R1, [R1, #0]
0x02C2	0x460A    MOV	R2, R1
0x02C4	0x18C1    ADDS	R1, R0, R3
0x02C6	0x6809    LDR	R1, [R1, #0]
0x02C8	0x9001    STR	R0, [SP, #4]
0x02CA	0xF8AD4008  STRH	R4, [SP, #8]
0x02CE	0x4608    MOV	R0, R1
0x02D0	0x4611    MOV	R1, R2
0x02D2	0xF7FFFF69  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x02D6	0xF8BD4008  LDRH	R4, [SP, #8]
0x02DA	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x02DC	0x1C64    ADDS	R4, R4, #1
0x02DE	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x02E0	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x02E2	0xF8DDE000  LDR	LR, [SP, #0]
0x02E6	0xB003    ADD	SP, SP, #12
0x02E8	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x01A8	0xB083    SUB	SP, SP, #12
0x01AA	0xF8CDE000  STR	LR, [SP, #0]
0x01AE	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x01B0	0xF00403FF  AND	R3, R4, #255
0x01B4	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x01B6	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x01B8	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x01BC	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x01BE	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x01C0	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x01C4	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x01C6	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x01C8	0x4A2D    LDR	R2, [PC, #180]
0x01CA	0x9202    STR	R2, [SP, #8]
0x01CC	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x01CE	0x4A2D    LDR	R2, [PC, #180]
0x01D0	0x9202    STR	R2, [SP, #8]
0x01D2	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x01D4	0x4A2C    LDR	R2, [PC, #176]
0x01D6	0x9202    STR	R2, [SP, #8]
0x01D8	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x01DA	0x4A2C    LDR	R2, [PC, #176]
0x01DC	0x9202    STR	R2, [SP, #8]
0x01DE	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x01E0	0x4A2B    LDR	R2, [PC, #172]
0x01E2	0x9202    STR	R2, [SP, #8]
0x01E4	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x01E6	0x4A2B    LDR	R2, [PC, #172]
0x01E8	0x9202    STR	R2, [SP, #8]
0x01EA	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x01EC	0x4A2A    LDR	R2, [PC, #168]
0x01EE	0x9202    STR	R2, [SP, #8]
0x01F0	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x01F2	0x4A2A    LDR	R2, [PC, #168]
0x01F4	0x9202    STR	R2, [SP, #8]
0x01F6	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x01F8	0x4A29    LDR	R2, [PC, #164]
0x01FA	0x9202    STR	R2, [SP, #8]
0x01FC	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x01FE	0x2800    CMP	R0, #0
0x0200	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x0202	0x2801    CMP	R0, #1
0x0204	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x0206	0x2802    CMP	R0, #2
0x0208	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x020A	0x2803    CMP	R0, #3
0x020C	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x020E	0x2804    CMP	R0, #4
0x0210	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x0212	0x2805    CMP	R0, #5
0x0214	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x0216	0x2806    CMP	R0, #6
0x0218	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x021A	0x2807    CMP	R0, #7
0x021C	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x021E	0x2808    CMP	R0, #8
0x0220	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x0222	0x2201    MOVS	R2, #1
0x0224	0xB212    SXTH	R2, R2
0x0226	0xFA02F20C  LSL	R2, R2, R12
0x022A	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x022E	0x9802    LDR	R0, [SP, #8]
0x0230	0x460A    MOV	R2, R1
0x0232	0xF8BD1004  LDRH	R1, [SP, #4]
0x0236	0xF000FA69  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x023A	0x9A02    LDR	R2, [SP, #8]
0x023C	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0240	0xF1BC0F07  CMP	R12, #7
0x0244	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0246	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0248	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x024A	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x024E	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x0250	0x9101    STR	R1, [SP, #4]
0x0252	0x4601    MOV	R1, R0
0x0254	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0256	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0258	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x025A	0x0083    LSLS	R3, R0, #2
0x025C	0xF04F020F  MOV	R2, #15
0x0260	0x409A    LSLS	R2, R3
0x0262	0x43D3    MVN	R3, R2
0x0264	0x680A    LDR	R2, [R1, #0]
0x0266	0x401A    ANDS	R2, R3
0x0268	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x026A	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x026C	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x0270	0x680A    LDR	R2, [R1, #0]
0x0272	0x431A    ORRS	R2, R3
0x0274	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0276	0xF8DDE000  LDR	LR, [SP, #0]
0x027A	0xB003    ADD	SP, SP, #12
0x027C	0x4770    BX	LR
0x027E	0xBF00    NOP
0x0280	0x00004002  	#1073872896
0x0284	0x04004002  	#1073873920
0x0288	0x08004002  	#1073874944
0x028C	0x0C004002  	#1073875968
0x0290	0x10004002  	#1073876992
0x0294	0x14004002  	#1073878016
0x0298	0x18004002  	#1073879040
0x029C	0x1C004002  	#1073880064
0x02A0	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_UART_Write_Text:
;__Lib_UART_123_45_6.c, 476 :: 		
; uart_text start address is: 0 (R0)
0x0FF0	0xB083    SUB	SP, SP, #12
0x0FF2	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 477 :: 		
; counter start address is: 8 (R2)
0x0FF6	0x2200    MOVS	R2, #0
;__Lib_UART_123_45_6.c, 479 :: 		
0x0FF8	0x7801    LDRB	R1, [R0, #0]
; data_ start address is: 12 (R3)
0x0FFA	0xB2CB    UXTB	R3, R1
; data_ end address is: 12 (R3)
; counter end address is: 8 (R2)
0x0FFC	0xB2D9    UXTB	R1, R3
;__Lib_UART_123_45_6.c, 480 :: 		
L_UART_Write_Text27:
; data_ start address is: 4 (R1)
; counter start address is: 8 (R2)
; uart_text start address is: 0 (R0)
; uart_text end address is: 0 (R0)
0x0FFE	0xB171    CBZ	R1, L_UART_Write_Text28
; uart_text end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 481 :: 		
; uart_text start address is: 0 (R0)
0x1000	0x9001    STR	R0, [SP, #4]
; data_ end address is: 4 (R1)
0x1002	0xF88D2008  STRB	R2, [SP, #8]
0x1006	0xB2C8    UXTB	R0, R1
0x1008	0xF7FFFA60  BL	_UART_Write+0
0x100C	0xF89D2008  LDRB	R2, [SP, #8]
0x1010	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123_45_6.c, 482 :: 		
0x1012	0x1C51    ADDS	R1, R2, #1
0x1014	0xB2C9    UXTB	R1, R1
0x1016	0xB2CA    UXTB	R2, R1
;__Lib_UART_123_45_6.c, 483 :: 		
0x1018	0x1841    ADDS	R1, R0, R1
0x101A	0x7809    LDRB	R1, [R1, #0]
; data_ start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 484 :: 		
; uart_text end address is: 0 (R0)
; counter end address is: 8 (R2)
; data_ end address is: 4 (R1)
0x101C	0xE7EF    B	L_UART_Write_Text27
L_UART_Write_Text28:
;__Lib_UART_123_45_6.c, 485 :: 		
L_end_UART_Write_Text:
0x101E	0xF8DDE000  LDR	LR, [SP, #0]
0x1022	0xB003    ADD	SP, SP, #12
0x1024	0x4770    BX	LR
; end of _UART_Write_Text
_UART_Write:
;__Lib_UART_123_45_6.c, 472 :: 		
; _data start address is: 0 (R0)
0x04CC	0xB081    SUB	SP, SP, #4
0x04CE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 473 :: 		
; _data end address is: 0 (R0)
0x04D2	0x4C03    LDR	R4, [PC, #12]
0x04D4	0x6824    LDR	R4, [R4, #0]
0x04D6	0x47A0    BLX	R4
;__Lib_UART_123_45_6.c, 474 :: 		
L_end_UART_Write:
0x04D8	0xF8DDE000  LDR	LR, [SP, #0]
0x04DC	0xB001    ADD	SP, SP, #4
0x04DE	0x4770    BX	LR
0x04E0	0x007C2000  	_UART_Wr_Ptr+0
; end of _UART_Write
_UART1_Write:
;__Lib_UART_123_45_6.c, 41 :: 		
; _data start address is: 0 (R0)
0x0398	0xB081    SUB	SP, SP, #4
0x039A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 42 :: 		
0x039E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x03A0	0x4803    LDR	R0, [PC, #12]
0x03A2	0xF7FFFEF1  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 43 :: 		
L_end_UART1_Write:
0x03A6	0xF8DDE000  LDR	LR, [SP, #0]
0x03AA	0xB001    ADD	SP, SP, #4
0x03AC	0x4770    BX	LR
0x03AE	0xBF00    NOP
0x03B0	0x10004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x018A	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x018E	0x4601    MOV	R1, R0
0x0190	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0194	0x680B    LDR	R3, [R1, #0]
0x0196	0xF3C312C0  UBFX	R2, R3, #7, #1
0x019A	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x019C	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x019E	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x01A0	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x01A2	0xB001    ADD	SP, SP, #4
0x01A4	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45_6.c, 45 :: 		
; _data start address is: 0 (R0)
0x0408	0xB081    SUB	SP, SP, #4
0x040A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 46 :: 		
0x040E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0410	0x4803    LDR	R0, [PC, #12]
0x0412	0xF7FFFEB9  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 47 :: 		
L_end_UART2_Write:
0x0416	0xF8DDE000  LDR	LR, [SP, #0]
0x041A	0xB001    ADD	SP, SP, #4
0x041C	0x4770    BX	LR
0x041E	0xBF00    NOP
0x0420	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45_6.c, 49 :: 		
; _data start address is: 0 (R0)
0x03B4	0xB081    SUB	SP, SP, #4
0x03B6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 50 :: 		
0x03BA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x03BC	0x4803    LDR	R0, [PC, #12]
0x03BE	0xF7FFFEE3  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 51 :: 		
L_end_UART3_Write:
0x03C2	0xF8DDE000  LDR	LR, [SP, #0]
0x03C6	0xB001    ADD	SP, SP, #4
0x03C8	0x4770    BX	LR
0x03CA	0xBF00    NOP
0x03CC	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45_6.c, 53 :: 		
; _data start address is: 0 (R0)
0x03D0	0xB081    SUB	SP, SP, #4
0x03D2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 54 :: 		
0x03D6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x03D8	0x4803    LDR	R0, [PC, #12]
0x03DA	0xF7FFFED5  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 55 :: 		
L_end_UART4_Write:
0x03DE	0xF8DDE000  LDR	LR, [SP, #0]
0x03E2	0xB001    ADD	SP, SP, #4
0x03E4	0x4770    BX	LR
0x03E6	0xBF00    NOP
0x03E8	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45_6.c, 57 :: 		
; _data start address is: 0 (R0)
0x03EC	0xB081    SUB	SP, SP, #4
0x03EE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 58 :: 		
0x03F2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x03F4	0x4803    LDR	R0, [PC, #12]
0x03F6	0xF7FFFEC7  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 59 :: 		
L_end_UART5_Write:
0x03FA	0xF8DDE000  LDR	LR, [SP, #0]
0x03FE	0xB001    ADD	SP, SP, #4
0x0400	0x4770    BX	LR
0x0402	0xBF00    NOP
0x0404	0x50004000  	UART5_SR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_123_45_6.c, 61 :: 		
; _data start address is: 0 (R0)
0x02EC	0xB081    SUB	SP, SP, #4
0x02EE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 62 :: 		
0x02F2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x02F4	0x4803    LDR	R0, [PC, #12]
0x02F6	0xF7FFFF47  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 63 :: 		
L_end_UART6_Write:
0x02FA	0xF8DDE000  LDR	LR, [SP, #0]
0x02FE	0xB001    ADD	SP, SP, #4
0x0300	0x4770    BX	LR
0x0302	0xBF00    NOP
0x0304	0x14004001  	USART6_SR+0
; end of _UART6_Write
_UART1_Write_Text:
;__Lib_UART_123_45_6.c, 78 :: 		
; uart_text start address is: 0 (R0)
0x0CA8	0xB081    SUB	SP, SP, #4
0x0CAA	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 79 :: 		
0x0CAE	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x0CB0	0x4803    LDR	R0, [PC, #12]
0x0CB2	0xF7FFFCFD  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 80 :: 		
L_end_UART1_Write_Text:
0x0CB6	0xF8DDE000  LDR	LR, [SP, #0]
0x0CBA	0xB001    ADD	SP, SP, #4
0x0CBC	0x4770    BX	LR
0x0CBE	0xBF00    NOP
0x0CC0	0x10004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x06B0	0xB081    SUB	SP, SP, #4
0x06B2	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x06B6	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x06B8	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x06BA	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x06BC	0x4605    MOV	R5, R0
0x06BE	0xB2D8    UXTB	R0, R3
0x06C0	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x06C2	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x06C4	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x06C6	0x4628    MOV	R0, R5
0x06C8	0xF7FFFD5E  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x06CC	0x1C72    ADDS	R2, R6, #1
0x06CE	0xB2D2    UXTB	R2, R2
0x06D0	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x06D2	0x18A2    ADDS	R2, R4, R2
0x06D4	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x06D6	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x06D8	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x06DA	0xF8DDE000  LDR	LR, [SP, #0]
0x06DE	0xB001    ADD	SP, SP, #4
0x06E0	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 0 (R0)
0x0CC4	0xB083    SUB	SP, SP, #12
0x0CC6	0xF8CDE000  STR	LR, [SP, #0]
; fnum start address is: 0 (S0)
0x0CCA	0x4604    MOV	R4, R0
; str end address is: 0 (R0)
; fnum end address is: 0 (S0)
; fnum start address is: 0 (S0)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x0CCC	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 12 (R3)
0x0CCE	0x2300    MOVS	R3, #0
0x0CD0	0xB25B    SXTB	R3, R3
;__Lib_Conversions.c, 638 :: 		
0x0CD2	0xED8D0A02  VSTR.32	S0, [SP, #8]
; fnum end address is: 0 (S0)
;__Lib_Conversions.c, 639 :: 		
0x0CD6	0x9902    LDR	R1, [SP, #8]
0x0CD8	0xF1B13FFF  CMP	R1, #-1
0x0CDC	0xD105    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 640 :: 		
0x0CDE	0x4970    LDR	R1, [PC, #448]
0x0CE0	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x0CE2	0xF7FFFCFF  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x0CE6	0x2003    MOVS	R0, #3
0x0CE8	0xE0D5    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; bpoint start address is: 0 (R0)
0x0CEA	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x0CEC	0xA902    ADD	R1, SP, #8
0x0CEE	0x1CC9    ADDS	R1, R1, #3
0x0CF0	0x7809    LDRB	R1, [R1, #0]
0x0CF2	0xF0010180  AND	R1, R1, #128
0x0CF6	0xB2C9    UXTB	R1, R1
0x0CF8	0xB169    CBZ	R1, L__FloatToStr179
;__Lib_Conversions.c, 645 :: 		
0x0CFA	0xA902    ADD	R1, SP, #8
0x0CFC	0x1CCA    ADDS	R2, R1, #3
0x0CFE	0x7811    LDRB	R1, [R2, #0]
0x0D00	0xF0810180  EOR	R1, R1, #128
0x0D04	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 646 :: 		
0x0D06	0x1C69    ADDS	R1, R5, #1
; i end address is: 20 (R5)
; i start address is: 8 (R2)
0x0D08	0xB2CA    UXTB	R2, R1
;__Lib_Conversions.c, 647 :: 		
0x0D0A	0x212D    MOVS	R1, #45
0x0D0C	0x7021    STRB	R1, [R4, #0]
0x0D0E	0x1C64    ADDS	R4, R4, #1
; i end address is: 8 (R2)
; str end address is: 16 (R4)
0x0D10	0xB2D7    UXTB	R7, R2
0x0D12	0x4626    MOV	R6, R4
;__Lib_Conversions.c, 648 :: 		
0x0D14	0xE001    B	L_FloatToStr118
L__FloatToStr179:
;__Lib_Conversions.c, 644 :: 		
0x0D16	0x4626    MOV	R6, R4
0x0D18	0xB2EF    UXTB	R7, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0x0D1A	0x9902    LDR	R1, [SP, #8]
0x0D1C	0xB929    CBNZ	R1, L_FloatToStr119
; bpoint end address is: 0 (R0)
; i end address is: 28 (R7)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 650 :: 		
0x0D1E	0x4961    LDR	R1, [PC, #388]
0x0D20	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x0D22	0xF7FFFCDF  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x0D26	0x2000    MOVS	R0, #0
0x0D28	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; dexpon start address is: 12 (R3)
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x0D2A	0x9902    LDR	R1, [SP, #8]
0x0D2C	0xF1B14FFF  CMP	R1, #2139095040
0x0D30	0xD105    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 654 :: 		
0x0D32	0x495D    LDR	R1, [PC, #372]
0x0D34	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x0D36	0xF7FFFCD5  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x0D3A	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0x0D3C	0xE0AB    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x0D3E	0xF88D3004  STRB	R3, [SP, #4]
; str end address is: 24 (R6)
; dexpon end address is: 12 (R3)
0x0D42	0xB2C3    UXTB	R3, R0
0x0D44	0x4634    MOV	R4, R6
0x0D46	0xF99D0004  LDRSB	R0, [SP, #4]
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 16 (R4)
; dexpon start address is: 0 (R0)
; bpoint start address is: 12 (R3)
0x0D4A	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x0D4E	0xEEB70A00  VMOV.F32	S0, #1
0x0D52	0xEEF40AC0  VCMPE.F32	S1, S0
0x0D56	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0D5A	0xDA0A    BGE	L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x0D5C	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x0D60	0xEEB20A04  VMOV.F32	S0, #10
0x0D64	0xEE200A80  VMUL.F32	S0, S1, S0
0x0D68	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 666 :: 		
0x0D6C	0x1E40    SUBS	R0, R0, #1
0x0D6E	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 667 :: 		
0x0D70	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
L_FloatToStr123:
; str end address is: 16 (R4)
; bpoint start address is: 12 (R3)
; dexpon start address is: 0 (R0)
; str start address is: 16 (R4)
0x0D72	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x0D76	0xEEB20A04  VMOV.F32	S0, #10
0x0D7A	0xEEF40AC0  VCMPE.F32	S1, S0
0x0D7E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x0D82	0xDB0B    BLT	L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x0D84	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x0D88	0x4948    LDR	R1, [PC, #288]
0x0D8A	0xEE001A10  VMOV	S0, R1
0x0D8E	0xEE200A80  VMUL.F32	S0, S1, S0
0x0D92	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 674 :: 		
0x0D96	0x1C40    ADDS	R0, R0, #1
0x0D98	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 675 :: 		
0x0D9A	0xE7EA    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x0D9C	0x9902    LDR	R1, [SP, #8]
0x0D9E	0x0049    LSLS	R1, R1, #1
0x0DA0	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 689 :: 		
0x0DA2	0xA902    ADD	R1, SP, #8
0x0DA4	0x1CC9    ADDS	R1, R1, #3
0x0DA6	0x7809    LDRB	R1, [R1, #0]
0x0DA8	0x397F    SUBS	R1, #127
; d start address is: 20 (R5)
0x0DAA	0xB2CD    UXTB	R5, R1
;__Lib_Conversions.c, 692 :: 		
0x0DAC	0xA902    ADD	R1, SP, #8
0x0DAE	0x1CCA    ADDS	R2, R1, #3
0x0DB0	0x2101    MOVS	R1, #1
0x0DB2	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 693 :: 		
0x0DB4	0x9902    LDR	R1, [SP, #8]
0x0DB6	0x40A9    LSLS	R1, R5
; d end address is: 20 (R5)
0x0DB8	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 694 :: 		
0x0DBA	0xA902    ADD	R1, SP, #8
0x0DBC	0x1CC9    ADDS	R1, R1, #3
0x0DBE	0x7809    LDRB	R1, [R1, #0]
0x0DC0	0x3130    ADDS	R1, #48
0x0DC2	0x7021    STRB	R1, [R4, #0]
0x0DC4	0x1C62    ADDS	R2, R4, #1
; str end address is: 16 (R4)
; str start address is: 8 (R2)
;__Lib_Conversions.c, 695 :: 		
0x0DC6	0x2801    CMP	R0, #1
0x0DC8	0xDB03    BLT	L__FloatToStr178
0x0DCA	0x2806    CMP	R0, #6
0x0DCC	0xDC01    BGT	L__FloatToStr177
0x0DCE	0x4615    MOV	R5, R2
; bpoint end address is: 12 (R3)
0x0DD0	0xE003    B	L_FloatToStr127
L__FloatToStr178:
L__FloatToStr177:
;__Lib_Conversions.c, 696 :: 		
0x0DD2	0x212E    MOVS	R1, #46
0x0DD4	0x7011    STRB	R1, [R2, #0]
0x0DD6	0x1C55    ADDS	R5, R2, #1
; str end address is: 8 (R2)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 12 (R3)
0x0DD8	0x2301    MOVS	R3, #1
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 12 (R3)
; str start address is: 20 (R5)
; d start address is: 4 (R1)
0x0DDA	0x2106    MOVS	R1, #6
; d end address is: 4 (R1)
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
0x0DDC	0xB244    SXTB	R4, R0
0x0DDE	0xB2C8    UXTB	R0, R1
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x0DE0	0xB310    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x0DE2	0xA902    ADD	R1, SP, #8
0x0DE4	0x1CCA    ADDS	R2, R1, #3
0x0DE6	0x2100    MOVS	R1, #0
0x0DE8	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 701 :: 		
0x0DEA	0x9902    LDR	R1, [SP, #8]
0x0DEC	0x008A    LSLS	R2, R1, #2
0x0DEE	0x9902    LDR	R1, [SP, #8]
0x0DF0	0x1889    ADDS	R1, R1, R2
0x0DF2	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 702 :: 		
0x0DF4	0x9902    LDR	R1, [SP, #8]
0x0DF6	0x0049    LSLS	R1, R1, #1
0x0DF8	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 703 :: 		
0x0DFA	0xA902    ADD	R1, SP, #8
0x0DFC	0x1CC9    ADDS	R1, R1, #3
0x0DFE	0x7809    LDRB	R1, [R1, #0]
0x0E00	0x3130    ADDS	R1, #48
0x0E02	0x7029    STRB	R1, [R5, #0]
0x0E04	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x0E06	0xB963    CBNZ	R3, L__FloatToStr181
;__Lib_Conversions.c, 705 :: 		
0x0E08	0x1E61    SUBS	R1, R4, #1
0x0E0A	0xB249    SXTB	R1, R1
; dexpon end address is: 16 (R4)
; dexpon start address is: 8 (R2)
0x0E0C	0xB24A    SXTB	R2, R1
0x0E0E	0xB921    CBNZ	R1, L__FloatToStr180
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 706 :: 		
0x0E10	0x212E    MOVS	R1, #46
0x0E12	0x7029    STRB	R1, [R5, #0]
0x0E14	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x0E16	0x2101    MOVS	R1, #1
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
;__Lib_Conversions.c, 708 :: 		
0x0E18	0xE000    B	L_FloatToStr132
L__FloatToStr180:
;__Lib_Conversions.c, 705 :: 		
0x0E1A	0xB2D9    UXTB	R1, R3
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x0E1C	0xB254    SXTB	R4, R2
; dexpon end address is: 8 (R2)
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
0x0E1E	0xB2CB    UXTB	R3, R1
0x0E20	0xE7FF    B	L_FloatToStr131
L__FloatToStr181:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x0E22	0x1E40    SUBS	R0, R0, #1
0x0E24	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 12 (R3)
; d end address is: 0 (R0)
0x0E26	0xE7DB    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x0E28	0x462A    MOV	R2, R5
; dexpon end address is: 16 (R4)
0x0E2A	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 8 (R2)
0x0E2C	0x1E51    SUBS	R1, R2, #1
0x0E2E	0x7809    LDRB	R1, [R1, #0]
0x0E30	0x2930    CMP	R1, #48
0x0E32	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x0E34	0x1E52    SUBS	R2, R2, #1
0x0E36	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x0E38	0x1E51    SUBS	R1, R2, #1
0x0E3A	0x7809    LDRB	R1, [R1, #0]
0x0E3C	0x292E    CMP	R1, #46
0x0E3E	0xD101    BNE	L__FloatToStr182
;__Lib_Conversions.c, 713 :: 		
0x0E40	0x1E52    SUBS	R2, R2, #1
; str end address is: 8 (R2)
0x0E42	0xE7FF    B	L_FloatToStr135
L__FloatToStr182:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 8 (R2)
0x0E44	0xB318    CBZ	R0, L__FloatToStr185
;__Lib_Conversions.c, 715 :: 		
0x0E46	0x2165    MOVS	R1, #101
0x0E48	0x7011    STRB	R1, [R2, #0]
0x0E4A	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 716 :: 		
0x0E4C	0x2800    CMP	R0, #0
0x0E4E	0xDA06    BGE	L__FloatToStr183
;__Lib_Conversions.c, 717 :: 		
0x0E50	0x212D    MOVS	R1, #45
0x0E52	0x7011    STRB	R1, [R2, #0]
0x0E54	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 718 :: 		
0x0E56	0x4241    RSBS	R1, R0, #0
0x0E58	0xB248    SXTB	R0, R1
; dexpon end address is: 0 (R0)
; str end address is: 8 (R2)
0x0E5A	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x0E5C	0xE000    B	L_FloatToStr137
L__FloatToStr183:
;__Lib_Conversions.c, 716 :: 		
0x0E5E	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 8 (R2)
; d start address is: 0 (R0)
0x0E60	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x0E62	0xB2D9    UXTB	R1, R3
; dexpon end address is: 12 (R3)
0x0E64	0x2909    CMP	R1, #9
0x0E66	0xD907    BLS	L__FloatToStr184
;__Lib_Conversions.c, 722 :: 		
0x0E68	0x210A    MOVS	R1, #10
0x0E6A	0xFBB0F1F1  UDIV	R1, R0, R1
0x0E6E	0xB2C9    UXTB	R1, R1
0x0E70	0x3130    ADDS	R1, #48
0x0E72	0x7011    STRB	R1, [R2, #0]
0x0E74	0x1C53    ADDS	R3, R2, #1
; str end address is: 8 (R2)
; str start address is: 12 (R3)
; str end address is: 12 (R3)
0x0E76	0xE000    B	L_FloatToStr138
L__FloatToStr184:
;__Lib_Conversions.c, 721 :: 		
0x0E78	0x4613    MOV	R3, R2
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 12 (R3)
0x0E7A	0x220A    MOVS	R2, #10
0x0E7C	0xFBB0F1F2  UDIV	R1, R0, R2
0x0E80	0xFB020111  MLS	R1, R2, R1, R0
0x0E84	0xB2C9    UXTB	R1, R1
; d end address is: 0 (R0)
0x0E86	0x3130    ADDS	R1, #48
0x0E88	0x7019    STRB	R1, [R3, #0]
0x0E8A	0x1C58    ADDS	R0, R3, #1
; str end address is: 12 (R3)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x0E8C	0xE000    B	L_FloatToStr136
L__FloatToStr185:
;__Lib_Conversions.c, 714 :: 		
0x0E8E	0x4610    MOV	R0, R2
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x0E90	0x2100    MOVS	R1, #0
0x0E92	0x7001    STRB	R1, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x0E94	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x0E96	0xF8DDE000  LDR	LR, [SP, #0]
0x0E9A	0xB003    ADD	SP, SP, #12
0x0E9C	0x4770    BX	LR
0x0E9E	0xBF00    NOP
0x0EA0	0x003E2000  	?lstr1___Lib_Conversions+0
0x0EA4	0x00422000  	?lstr2___Lib_Conversions+0
0x0EA8	0x00442000  	?lstr3___Lib_Conversions+0
0x0EAC	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x06E4	0xB081    SUB	SP, SP, #4
0x06E6	0x9100    STR	R1, [SP, #0]
0x06E8	0x4601    MOV	R1, R0
0x06EA	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x06EC	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x06EE	0x461C    MOV	R4, R3
0x06F0	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x06F2	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x06F4	0x4603    MOV	R3, R0
0x06F6	0x1C42    ADDS	R2, R0, #1
0x06F8	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x06FA	0x781A    LDRB	R2, [R3, #0]
0x06FC	0x7022    STRB	R2, [R4, #0]
0x06FE	0x7822    LDRB	R2, [R4, #0]
0x0700	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x0702	0x462B    MOV	R3, R5
0x0704	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x0706	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x0708	0xB001    ADD	SP, SP, #4
0x070A	0x4770    BX	LR
; end of _strcpy
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0F68	0xB081    SUB	SP, SP, #4
0x0F6A	0xF8CDE000  STR	LR, [SP, #0]
0x0F6E	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x0F70	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x0F72	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x0F74	0x2800    CMP	R0, #0
0x0F76	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x0F78	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x0F7A	0x4240    RSBS	R0, R0, #0
0x0F7C	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x0F7E	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x0F80	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x0F82	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x0F84	0xB298    UXTH	R0, R3
0x0F86	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x0F88	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x0F8A	0xF7FFFAAB  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x0F8E	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x0F90	0x4634    MOV	R4, R6
0x0F92	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x0F94	0x2900    CMP	R1, #0
0x0F96	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x0F98	0x1863    ADDS	R3, R4, R1
0x0F9A	0x1E4A    SUBS	R2, R1, #1
0x0F9C	0xB292    UXTH	R2, R2
0x0F9E	0x18A2    ADDS	R2, R4, R2
0x0FA0	0x7812    LDRB	R2, [R2, #0]
0x0FA2	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x0FA4	0x1E49    SUBS	R1, R1, #1
0x0FA6	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x0FA8	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x0FAA	0x2220    MOVS	R2, #32
0x0FAC	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x0FAE	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x0FB0	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x0FB2	0xB281    UXTH	R1, R0
0x0FB4	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x0FB6	0x1842    ADDS	R2, R0, R1
0x0FB8	0x7812    LDRB	R2, [R2, #0]
0x0FBA	0x2A20    CMP	R2, #32
0x0FBC	0xD102    BNE	L_IntToStr42
0x0FBE	0x1C49    ADDS	R1, R1, #1
0x0FC0	0xB289    UXTH	R1, R1
0x0FC2	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x0FC4	0x1E4A    SUBS	R2, R1, #1
0x0FC6	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x0FC8	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x0FCA	0x222D    MOVS	R2, #45
0x0FCC	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x0FCE	0xF8DDE000  LDR	LR, [SP, #0]
0x0FD2	0xB001    ADD	SP, SP, #4
0x0FD4	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x04E4	0xB081    SUB	SP, SP, #4
0x04E6	0x460A    MOV	R2, R1
0x04E8	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x04EA	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x04EC	0xB28D    UXTH	R5, R1
0x04EE	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x04F0	0x2805    CMP	R0, #5
0x04F2	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x04F4	0x180B    ADDS	R3, R1, R0
0x04F6	0x2220    MOVS	R2, #32
0x04F8	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x04FA	0x1C40    ADDS	R0, R0, #1
0x04FC	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x04FE	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x0500	0x180B    ADDS	R3, R1, R0
0x0502	0x2200    MOVS	R2, #0
0x0504	0x701A    STRB	R2, [R3, #0]
0x0506	0x1E40    SUBS	R0, R0, #1
0x0508	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x050A	0x180C    ADDS	R4, R1, R0
0x050C	0x230A    MOVS	R3, #10
0x050E	0xFBB5F2F3  UDIV	R2, R5, R3
0x0512	0xFB035212  MLS	R2, R3, R2, R5
0x0516	0xB292    UXTH	R2, R2
0x0518	0x3230    ADDS	R2, #48
0x051A	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x051C	0x220A    MOVS	R2, #10
0x051E	0xFBB5F2F2  UDIV	R2, R5, R2
0x0522	0xB292    UXTH	R2, R2
0x0524	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x0526	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x0528	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x052A	0x1E40    SUBS	R0, R0, #1
0x052C	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x052E	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x0530	0xB001    ADD	SP, SP, #4
0x0532	0x4770    BX	LR
; end of _WordToStr
_PWM_TIM1_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 202 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x0EFC	0xB081    SUB	SP, SP, #4
0x0EFE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 203 :: 		
0x0F02	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x0F04	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x0F06	0x4803    LDR	R0, [PC, #12]
0x0F08	0xF7FFFE86  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 204 :: 		
L_end_PWM_TIM1_Start:
0x0F0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0F10	0xB001    ADD	SP, SP, #4
0x0F12	0x4770    BX	LR
0x0F14	0x00004001  	TIM1_CR1+0
; end of _PWM_TIM1_Start
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 139 :: 		
; module start address is: 8 (R2)
; channel start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0C18	0xB083    SUB	SP, SP, #12
0x0C1A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; channel end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; channel start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 142 :: 		
0x0C1E	0xF88D1004  STRB	R1, [SP, #4]
; module end address is: 8 (R2)
0x0C22	0x9002    STR	R0, [SP, #8]
0x0C24	0x4610    MOV	R0, R2
0x0C26	0xF7FFFB3D  BL	_GPIO_Alternate_Function_Enable+0
0x0C2A	0x9802    LDR	R0, [SP, #8]
0x0C2C	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_PWM_1234589_12_10_11_13_14.c, 145 :: 		
0x0C30	0xF2000320  ADDW	R3, R0, #32
0x0C34	0x681A    LDR	R2, [R3, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 146 :: 		
0x0C36	0x008C    LSLS	R4, R1, #2
0x0C38	0xB224    SXTH	R4, R4
0x0C3A	0xF04F0301  MOV	R3, #1
0x0C3E	0x40A3    LSLS	R3, R4
0x0C40	0x431A    ORRS	R2, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 147 :: 		
0x0C42	0xF2000320  ADDW	R3, R0, #32
0x0C46	0x601A    STR	R2, [R3, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 150 :: 		
0x0C48	0xF2000444  ADDW	R4, R0, #68
0x0C4C	0x6823    LDR	R3, [R4, #0]
0x0C4E	0xF4434300  ORR	R3, R3, #32768
0x0C52	0x6023    STR	R3, [R4, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 152 :: 		
0x0C54	0xF2000218  ADDW	R2, R0, #24
; tmpLongPtr start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
0x0C58	0x2901    CMP	R1, #1
0x0C5A	0xD901    BLS	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
0x0C5C	0x1D12    ADDS	R2, R2, #4
; tmpLongPtr end address is: 8 (R2)
0x0C5E	0xE7FF    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19:
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16:
;__Lib_PWM_1234589_12_10_11_13_14.c, 157 :: 		
; tmpLongPtr start address is: 8 (R2)
0x0C60	0x084B    LSRS	R3, R1, #1
0x0C62	0xB2DB    UXTB	R3, R3
0x0C64	0x005B    LSLS	R3, R3, #1
0x0C66	0xB21B    SXTH	R3, R3
0x0C68	0x428B    CMP	R3, R1
0x0C6A	0xD00A    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17
; channel end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 159 :: 		
0x0C6C	0x6814    LDR	R4, [R2, #0]
0x0C6E	0xF46F53D8  MVN	R3, #6912
0x0C72	0xEA040303  AND	R3, R4, R3, LSL #0
0x0C76	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 161 :: 		
0x0C78	0x6813    LDR	R3, [R2, #0]
0x0C7A	0xF44343C0  ORR	R3, R3, #24576
0x0C7E	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 162 :: 		
0x0C80	0xE009    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17:
;__Lib_PWM_1234589_12_10_11_13_14.c, 165 :: 		
; tmpLongPtr start address is: 8 (R2)
0x0C82	0x6814    LDR	R4, [R2, #0]
0x0C84	0xF06F031B  MVN	R3, #27
0x0C88	0xEA040303  AND	R3, R4, R3, LSL #0
0x0C8C	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 167 :: 		
0x0C8E	0x6813    LDR	R3, [R2, #0]
0x0C90	0xF0430360  ORR	R3, R3, #96
0x0C94	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 168 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18:
;__Lib_PWM_1234589_12_10_11_13_14.c, 171 :: 		
0x0C96	0x6803    LDR	R3, [R0, #0]
0x0C98	0xF0430301  ORR	R3, R3, #1
0x0C9C	0x6003    STR	R3, [R0, #0]
; PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 172 :: 		
L_end_PWM_TIMx_Start:
0x0C9E	0xF8DDE000  LDR	LR, [SP, #0]
0x0CA2	0xB003    ADD	SP, SP, #12
0x0CA4	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
_getForce:
;main.c, 159 :: 		int getForce()
;main.c, 164 :: 		measure = analogIn;
0x0F18	0x480F    LDR	R0, [PC, #60]
; measure start address is: 8 (S2)
0x0F1A	0xED101A00  VLDR.32	S2, [R0, #0]
;main.c, 165 :: 		averageForceReading = (((averageForceReading * 99) + measure) / 100);
0x0F1E	0x490F    LDR	R1, [PC, #60]
0x0F20	0xED510A00  VLDR.32	S1, [R1, #0]
0x0F24	0x480E    LDR	R0, [PC, #56]
0x0F26	0xEE000A10  VMOV	S0, R0
0x0F2A	0xEE200A80  VMUL.F32	S0, S1, S0
0x0F2E	0xEE700A01  VADD.F32	S1, S0, S2
; measure end address is: 8 (S2)
0x0F32	0x480C    LDR	R0, [PC, #48]
0x0F34	0xEE000A10  VMOV	S0, R0
0x0F38	0xEEC00A80  VDIV.F32	S1, S1, S0
0x0F3C	0xED410A00  VSTR.32	S1, [R1, #0]
;main.c, 167 :: 		return (int)(averageForceReading * 100);       //Converts read value to value between 0 and 100
0x0F40	0x4808    LDR	R0, [PC, #32]
0x0F42	0xEE000A10  VMOV	S0, R0
0x0F46	0xEE200A80  VMUL.F32	S0, S1, S0
0x0F4A	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x0F4E	0xEE100A10  VMOV	R0, S0
0x0F52	0xB200    SXTH	R0, R0
;main.c, 168 :: 		}
L_end_getForce:
0x0F54	0x4770    BX	LR
0x0F56	0xBF00    NOP
0x0F58	0x82004240  	GPIOB_IDR+0
0x0F5C	0x00002000  	_averageForceReading+0
0x0F60	0x000042C6  	#1120272384
0x0F64	0x000042C8  	#1120403456
; end of _getForce
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x1408	0xB082    SUB	SP, SP, #8
0x140A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x140E	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x1410	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x1412	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1414	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1416	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x1418	0x2803    CMP	R0, #3
0x141A	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x141E	0x4893    LDR	R0, [PC, #588]
0x1420	0x4281    CMP	R1, R0
0x1422	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x1424	0x4892    LDR	R0, [PC, #584]
0x1426	0x6800    LDR	R0, [R0, #0]
0x1428	0xF0400105  ORR	R1, R0, #5
0x142C	0x4890    LDR	R0, [PC, #576]
0x142E	0x6001    STR	R1, [R0, #0]
0x1430	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1432	0x4890    LDR	R0, [PC, #576]
0x1434	0x4281    CMP	R1, R0
0x1436	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x1438	0x488D    LDR	R0, [PC, #564]
0x143A	0x6800    LDR	R0, [R0, #0]
0x143C	0xF0400104  ORR	R1, R0, #4
0x1440	0x488B    LDR	R0, [PC, #556]
0x1442	0x6001    STR	R1, [R0, #0]
0x1444	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1446	0x488C    LDR	R0, [PC, #560]
0x1448	0x4281    CMP	R1, R0
0x144A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x144C	0x4888    LDR	R0, [PC, #544]
0x144E	0x6800    LDR	R0, [R0, #0]
0x1450	0xF0400103  ORR	R1, R0, #3
0x1454	0x4886    LDR	R0, [PC, #536]
0x1456	0x6001    STR	R1, [R0, #0]
0x1458	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x145A	0xF64E2060  MOVW	R0, #60000
0x145E	0x4281    CMP	R1, R0
0x1460	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x1462	0x4883    LDR	R0, [PC, #524]
0x1464	0x6800    LDR	R0, [R0, #0]
0x1466	0xF0400102  ORR	R1, R0, #2
0x146A	0x4881    LDR	R0, [PC, #516]
0x146C	0x6001    STR	R1, [R0, #0]
0x146E	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1470	0xF2475030  MOVW	R0, #30000
0x1474	0x4281    CMP	R1, R0
0x1476	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x1478	0x487D    LDR	R0, [PC, #500]
0x147A	0x6800    LDR	R0, [R0, #0]
0x147C	0xF0400101  ORR	R1, R0, #1
0x1480	0x487B    LDR	R0, [PC, #492]
0x1482	0x6001    STR	R1, [R0, #0]
0x1484	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x1486	0x487A    LDR	R0, [PC, #488]
0x1488	0x6801    LDR	R1, [R0, #0]
0x148A	0xF06F0007  MVN	R0, #7
0x148E	0x4001    ANDS	R1, R0
0x1490	0x4877    LDR	R0, [PC, #476]
0x1492	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x1494	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1496	0x2802    CMP	R0, #2
0x1498	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x149C	0x4877    LDR	R0, [PC, #476]
0x149E	0x4281    CMP	R1, R0
0x14A0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x14A2	0x4873    LDR	R0, [PC, #460]
0x14A4	0x6800    LDR	R0, [R0, #0]
0x14A6	0xF0400106  ORR	R1, R0, #6
0x14AA	0x4871    LDR	R0, [PC, #452]
0x14AC	0x6001    STR	R1, [R0, #0]
0x14AE	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x14B0	0x4870    LDR	R0, [PC, #448]
0x14B2	0x4281    CMP	R1, R0
0x14B4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x14B6	0x486E    LDR	R0, [PC, #440]
0x14B8	0x6800    LDR	R0, [R0, #0]
0x14BA	0xF0400105  ORR	R1, R0, #5
0x14BE	0x486C    LDR	R0, [PC, #432]
0x14C0	0x6001    STR	R1, [R0, #0]
0x14C2	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x14C4	0x486E    LDR	R0, [PC, #440]
0x14C6	0x4281    CMP	R1, R0
0x14C8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x14CA	0x4869    LDR	R0, [PC, #420]
0x14CC	0x6800    LDR	R0, [R0, #0]
0x14CE	0xF0400104  ORR	R1, R0, #4
0x14D2	0x4867    LDR	R0, [PC, #412]
0x14D4	0x6001    STR	R1, [R0, #0]
0x14D6	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x14D8	0x486A    LDR	R0, [PC, #424]
0x14DA	0x4281    CMP	R1, R0
0x14DC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x14DE	0x4864    LDR	R0, [PC, #400]
0x14E0	0x6800    LDR	R0, [R0, #0]
0x14E2	0xF0400103  ORR	R1, R0, #3
0x14E6	0x4862    LDR	R0, [PC, #392]
0x14E8	0x6001    STR	R1, [R0, #0]
0x14EA	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x14EC	0xF64B3080  MOVW	R0, #48000
0x14F0	0x4281    CMP	R1, R0
0x14F2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x14F4	0x485E    LDR	R0, [PC, #376]
0x14F6	0x6800    LDR	R0, [R0, #0]
0x14F8	0xF0400102  ORR	R1, R0, #2
0x14FC	0x485C    LDR	R0, [PC, #368]
0x14FE	0x6001    STR	R1, [R0, #0]
0x1500	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1502	0xF64550C0  MOVW	R0, #24000
0x1506	0x4281    CMP	R1, R0
0x1508	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x150A	0x4859    LDR	R0, [PC, #356]
0x150C	0x6800    LDR	R0, [R0, #0]
0x150E	0xF0400101  ORR	R1, R0, #1
0x1512	0x4857    LDR	R0, [PC, #348]
0x1514	0x6001    STR	R1, [R0, #0]
0x1516	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x1518	0x4855    LDR	R0, [PC, #340]
0x151A	0x6801    LDR	R1, [R0, #0]
0x151C	0xF06F0007  MVN	R0, #7
0x1520	0x4001    ANDS	R1, R0
0x1522	0x4853    LDR	R0, [PC, #332]
0x1524	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x1526	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1528	0x2801    CMP	R0, #1
0x152A	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x152E	0x4851    LDR	R0, [PC, #324]
0x1530	0x4281    CMP	R1, R0
0x1532	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x1534	0x484E    LDR	R0, [PC, #312]
0x1536	0x6800    LDR	R0, [R0, #0]
0x1538	0xF0400107  ORR	R1, R0, #7
0x153C	0x484C    LDR	R0, [PC, #304]
0x153E	0x6001    STR	R1, [R0, #0]
0x1540	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1542	0x4851    LDR	R0, [PC, #324]
0x1544	0x4281    CMP	R1, R0
0x1546	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x1548	0x4849    LDR	R0, [PC, #292]
0x154A	0x6800    LDR	R0, [R0, #0]
0x154C	0xF0400106  ORR	R1, R0, #6
0x1550	0x4847    LDR	R0, [PC, #284]
0x1552	0x6001    STR	R1, [R0, #0]
0x1554	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1556	0x4848    LDR	R0, [PC, #288]
0x1558	0x4281    CMP	R1, R0
0x155A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x155C	0x4844    LDR	R0, [PC, #272]
0x155E	0x6800    LDR	R0, [R0, #0]
0x1560	0xF0400105  ORR	R1, R0, #5
0x1564	0x4842    LDR	R0, [PC, #264]
0x1566	0x6001    STR	R1, [R0, #0]
0x1568	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x156A	0x4846    LDR	R0, [PC, #280]
0x156C	0x4281    CMP	R1, R0
0x156E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x1570	0x483F    LDR	R0, [PC, #252]
0x1572	0x6800    LDR	R0, [R0, #0]
0x1574	0xF0400104  ORR	R1, R0, #4
0x1578	0x483D    LDR	R0, [PC, #244]
0x157A	0x6001    STR	R1, [R0, #0]
0x157C	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x157E	0xF24D20F0  MOVW	R0, #54000
0x1582	0x4281    CMP	R1, R0
0x1584	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x1586	0x483A    LDR	R0, [PC, #232]
0x1588	0x6800    LDR	R0, [R0, #0]
0x158A	0xF0400103  ORR	R1, R0, #3
0x158E	0x4838    LDR	R0, [PC, #224]
0x1590	0x6001    STR	R1, [R0, #0]
0x1592	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1594	0xF64840A0  MOVW	R0, #36000
0x1598	0x4281    CMP	R1, R0
0x159A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x159C	0x4834    LDR	R0, [PC, #208]
0x159E	0x6800    LDR	R0, [R0, #0]
0x15A0	0xF0400102  ORR	R1, R0, #2
0x15A4	0x4832    LDR	R0, [PC, #200]
0x15A6	0x6001    STR	R1, [R0, #0]
0x15A8	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x15AA	0xF2446050  MOVW	R0, #18000
0x15AE	0x4281    CMP	R1, R0
0x15B0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x15B2	0x482F    LDR	R0, [PC, #188]
0x15B4	0x6800    LDR	R0, [R0, #0]
0x15B6	0xF0400101  ORR	R1, R0, #1
0x15BA	0x482D    LDR	R0, [PC, #180]
0x15BC	0x6001    STR	R1, [R0, #0]
0x15BE	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x15C0	0x482B    LDR	R0, [PC, #172]
0x15C2	0x6801    LDR	R1, [R0, #0]
0x15C4	0xF06F0007  MVN	R0, #7
0x15C8	0x4001    ANDS	R1, R0
0x15CA	0x4829    LDR	R0, [PC, #164]
0x15CC	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x15CE	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x15D0	0x2800    CMP	R0, #0
0x15D2	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x15D6	0x482D    LDR	R0, [PC, #180]
0x15D8	0x4281    CMP	R1, R0
0x15DA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x15DC	0x4824    LDR	R0, [PC, #144]
0x15DE	0x6800    LDR	R0, [R0, #0]
0x15E0	0xF0400107  ORR	R1, R0, #7
0x15E4	0x4822    LDR	R0, [PC, #136]
0x15E6	0x6001    STR	R1, [R0, #0]
0x15E8	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x15EA	0x4825    LDR	R0, [PC, #148]
0x15EC	0x4281    CMP	R1, R0
0x15EE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x15F0	0x481F    LDR	R0, [PC, #124]
0x15F2	0x6800    LDR	R0, [R0, #0]
0x15F4	0xF0400106  ORR	R1, R0, #6
0x15F8	0x481D    LDR	R0, [PC, #116]
0x15FA	0x6001    STR	R1, [R0, #0]
0x15FC	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x15FE	0x4824    LDR	R0, [PC, #144]
0x1600	0x4281    CMP	R1, R0
0x1602	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x1604	0x481A    LDR	R0, [PC, #104]
0x1606	0x6800    LDR	R0, [R0, #0]
0x1608	0xF0400105  ORR	R1, R0, #5
0x160C	0x4818    LDR	R0, [PC, #96]
0x160E	0x6001    STR	R1, [R0, #0]
0x1610	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1612	0xF5B14F7A  CMP	R1, #64000
0x1616	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x1618	0x4815    LDR	R0, [PC, #84]
0x161A	0x6800    LDR	R0, [R0, #0]
0x161C	0xF0400104  ORR	R1, R0, #4
0x1620	0x4813    LDR	R0, [PC, #76]
0x1622	0x6001    STR	R1, [R0, #0]
0x1624	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1626	0xF64B3080  MOVW	R0, #48000
0x162A	0x4281    CMP	R1, R0
0x162C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x162E	0x4810    LDR	R0, [PC, #64]
0x1630	0x6800    LDR	R0, [R0, #0]
0x1632	0xF0400103  ORR	R1, R0, #3
0x1636	0x480E    LDR	R0, [PC, #56]
0x1638	0x6001    STR	R1, [R0, #0]
0x163A	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x163C	0xF5B14FFA  CMP	R1, #32000
0x1640	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x1642	0x480B    LDR	R0, [PC, #44]
0x1644	0x6800    LDR	R0, [R0, #0]
0x1646	0xF0400102  ORR	R1, R0, #2
0x164A	0x4809    LDR	R0, [PC, #36]
0x164C	0x6001    STR	R1, [R0, #0]
0x164E	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1650	0xF5B15F7A  CMP	R1, #16000
0x1654	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x1656	0xE01D    B	#58
0x1658	0x00800101  	#16842880
0x165C	0x54190440  	#71324697
0x1660	0x00023D60  	#1029701634
0x1664	0x00030000  	#3
0x1668	0x90400002  	#168000
0x166C	0x49F00002  	#150000
0x1670	0x3C004002  	FLASH_ACR+0
0x1674	0xD4C00001  	#120000
0x1678	0x5F900001  	#90000
0x167C	0x32800002  	#144000
0x1680	0x77000001  	#96000
0x1684	0x19400001  	#72000
0x1688	0xA5E00001  	#108000
0x168C	0xB5800001  	#112000
0x1690	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x1694	0x482D    LDR	R0, [PC, #180]
0x1696	0x6800    LDR	R0, [R0, #0]
0x1698	0xF0400101  ORR	R1, R0, #1
0x169C	0x482B    LDR	R0, [PC, #172]
0x169E	0x6001    STR	R1, [R0, #0]
0x16A0	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x16A2	0x482A    LDR	R0, [PC, #168]
0x16A4	0x6801    LDR	R1, [R0, #0]
0x16A6	0xF06F0007  MVN	R0, #7
0x16AA	0x4001    ANDS	R1, R0
0x16AC	0x4827    LDR	R0, [PC, #156]
0x16AE	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x16B0	0x2101    MOVS	R1, #1
0x16B2	0xB249    SXTB	R1, R1
0x16B4	0x4826    LDR	R0, [PC, #152]
0x16B6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x16B8	0x4826    LDR	R0, [PC, #152]
0x16BA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x16BC	0xF7FFFBF8  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x16C0	0x4825    LDR	R0, [PC, #148]
0x16C2	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x16C4	0x4825    LDR	R0, [PC, #148]
0x16C6	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x16C8	0x4825    LDR	R0, [PC, #148]
0x16CA	0xEA020100  AND	R1, R2, R0, LSL #0
0x16CE	0x4825    LDR	R0, [PC, #148]
0x16D0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x16D2	0xF0020001  AND	R0, R2, #1
0x16D6	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x16D8	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x16DA	0x4822    LDR	R0, [PC, #136]
0x16DC	0x6800    LDR	R0, [R0, #0]
0x16DE	0xF0000002  AND	R0, R0, #2
0x16E2	0x2800    CMP	R0, #0
0x16E4	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x16E6	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x16E8	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x16EA	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x16EC	0xF4023080  AND	R0, R2, #65536
0x16F0	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x16F2	0x481C    LDR	R0, [PC, #112]
0x16F4	0x6800    LDR	R0, [R0, #0]
0x16F6	0xF4003000  AND	R0, R0, #131072
0x16FA	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x16FC	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x16FE	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1700	0x460A    MOV	R2, R1
0x1702	0x9901    LDR	R1, [SP, #4]
0x1704	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x1706	0x9101    STR	R1, [SP, #4]
0x1708	0x4611    MOV	R1, R2
0x170A	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x170C	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1710	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x1712	0x4814    LDR	R0, [PC, #80]
0x1714	0x6800    LDR	R0, [R0, #0]
0x1716	0xF0407180  ORR	R1, R0, #16777216
0x171A	0x4812    LDR	R0, [PC, #72]
0x171C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x171E	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x1720	0x4810    LDR	R0, [PC, #64]
0x1722	0x6800    LDR	R0, [R0, #0]
0x1724	0xF0007000  AND	R0, R0, #33554432
0x1728	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x172A	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x172C	0x460A    MOV	R2, R1
0x172E	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x1730	0x480A    LDR	R0, [PC, #40]
0x1732	0x6800    LDR	R0, [R0, #0]
0x1734	0xF000010C  AND	R1, R0, #12
0x1738	0x0090    LSLS	R0, R2, #2
0x173A	0xF000000C  AND	R0, R0, #12
0x173E	0x4281    CMP	R1, R0
0x1740	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1742	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x1744	0xF8DDE000  LDR	LR, [SP, #0]
0x1748	0xB002    ADD	SP, SP, #8
0x174A	0x4770    BX	LR
0x174C	0x3C004002  	FLASH_ACR+0
0x1750	0x80204247  	FLASH_ACR+0
0x1754	0x80244247  	FLASH_ACR+0
0x1758	0x38044002  	RCC_PLLCFGR+0
0x175C	0x38084002  	RCC_CFGR+0
0x1760	0xFFFF000F  	#1048575
0x1764	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x0EB0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x0EB2	0x480D    LDR	R0, [PC, #52]
0x0EB4	0x6800    LDR	R0, [R0, #0]
0x0EB6	0xF0400101  ORR	R1, R0, #1
0x0EBA	0x480B    LDR	R0, [PC, #44]
0x0EBC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x0EBE	0x2100    MOVS	R1, #0
0x0EC0	0x480A    LDR	R0, [PC, #40]
0x0EC2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x0EC4	0x4808    LDR	R0, [PC, #32]
0x0EC6	0x6801    LDR	R1, [R0, #0]
0x0EC8	0x4809    LDR	R0, [PC, #36]
0x0ECA	0x4001    ANDS	R1, R0
0x0ECC	0x4806    LDR	R0, [PC, #24]
0x0ECE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x0ED0	0x4908    LDR	R1, [PC, #32]
0x0ED2	0x4809    LDR	R0, [PC, #36]
0x0ED4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x0ED6	0x4804    LDR	R0, [PC, #16]
0x0ED8	0x6801    LDR	R1, [R0, #0]
0x0EDA	0xF46F2080  MVN	R0, #262144
0x0EDE	0x4001    ANDS	R1, R0
0x0EE0	0x4801    LDR	R0, [PC, #4]
0x0EE2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x0EE4	0xB001    ADD	SP, SP, #4
0x0EE6	0x4770    BX	LR
0x0EE8	0x38004002  	RCC_CR+0
0x0EEC	0x38084002  	RCC_CFGR+0
0x0EF0	0xFFFFFEF6  	#-17367041
0x0EF4	0x30102400  	#603992080
0x0EF8	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x1768	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x176A	0x4904    LDR	R1, [PC, #16]
0x176C	0x4804    LDR	R0, [PC, #16]
0x176E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x1770	0x4904    LDR	R1, [PC, #16]
0x1772	0x4805    LDR	R0, [PC, #20]
0x1774	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x1776	0xB001    ADD	SP, SP, #4
0x1778	0x4770    BX	LR
0x177A	0xBF00    NOP
0x177C	0x90400002  	#168000
0x1780	0x00742000  	___System_CLOCK_IN_KHZ+0
0x1784	0x00030000  	#3
0x1788	0x00782000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x1200	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x1202	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x1204	0xB001    ADD	SP, SP, #4
0x1206	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x1198	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x119A	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x119E	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x11A2	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x11A4	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x11A8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x11AA	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x11AC	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x11AE	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x11B0	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x11B2	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x11B6	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x11BA	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x11BE	0xB001    ADD	SP, SP, #4
0x11C0	0x4770    BX	LR
; end of ___EnableFPU
0x18BC	0xB500    PUSH	(R14)
0x18BE	0xF8DFB034  LDR	R11, [PC, #52]
0x18C2	0xF8DFA034  LDR	R10, [PC, #52]
0x18C6	0xF8DFC034  LDR	R12, [PC, #52]
0x18CA	0xF7FFFBF3  BL	4276
0x18CE	0xF8DFB030  LDR	R11, [PC, #48]
0x18D2	0xF8DFA030  LDR	R10, [PC, #48]
0x18D6	0xF8DFC030  LDR	R12, [PC, #48]
0x18DA	0xF7FFFBEB  BL	4276
0x18DE	0xF8DFB02C  LDR	R11, [PC, #44]
0x18E2	0xF8DFA02C  LDR	R10, [PC, #44]
0x18E6	0xF8DFC02C  LDR	R12, [PC, #44]
0x18EA	0xF7FFFBE3  BL	4276
0x18EE	0xBD00    POP	(R15)
0x18F0	0x4770    BX	LR
0x18F2	0xBF00    NOP
0x18F4	0x00002000  	#536870912
0x18F8	0x002B2000  	#536870955
0x18FC	0x18640000  	#6244
0x1900	0x002C2000  	#536870956
0x1904	0x003B2000  	#536870971
0x1908	0x18AC0000  	#6316
0x190C	0x003C2000  	#536870972
0x1910	0x00582000  	#536871000
0x1914	0x18900000  	#6288
0x1974	0xB500    PUSH	(R14)
0x1976	0xF8DFB010  LDR	R11, [PC, #16]
0x197A	0xF8DFA010  LDR	R10, [PC, #16]
0x197E	0xF7FFFBED  BL	4444
0x1982	0xBD00    POP	(R15)
0x1984	0x4770    BX	LR
0x1986	0xBF00    NOP
0x1988	0x00002000  	#536870912
0x198C	0x008C2000  	#536871052
_EnableInt:
;main.c, 38 :: 		void EnableInt() iv IVT_INT_EXTI0 ics ICS_AUTO {
;main.c, 39 :: 		EXTI_PR.B0 = 1;                     // clear flag
0x11E0	0x2101    MOVS	R1, #1
0x11E2	0xB249    SXTB	R1, R1
0x11E4	0x4804    LDR	R0, [PC, #16]
0x11E6	0x6001    STR	R1, [R0, #0]
;main.c, 40 :: 		motorEnable = ~motorEnable;         // toggle enable
0x11E8	0x4904    LDR	R1, [PC, #16]
0x11EA	0x6808    LDR	R0, [R1, #0]
0x11EC	0xF0800101  EOR	R1, R0, #1
0x11F0	0x4802    LDR	R0, [PC, #8]
0x11F2	0x6001    STR	R1, [R0, #0]
;main.c, 41 :: 		}
L_end_EnableInt:
0x11F4	0x4770    BX	LR
0x11F6	0xBF00    NOP
0x11F8	0x82804227  	EXTI_PR+0
0x11FC	0x02BC4242  	GPIOE_ODR+0
; end of _EnableInt
_timer4_ISR:
;main.c, 32 :: 		void timer4_ISR() iv IVT_INT_TIM4 {
;main.c, 33 :: 		TIM4_SR.UIF = 0;                   // Clear timer 4 interrupt flag
0x11C4	0x2100    MOVS	R1, #0
0x11C6	0xB249    SXTB	R1, R1
0x11C8	0x4803    LDR	R0, [PC, #12]
0x11CA	0x6001    STR	R1, [R0, #0]
;main.c, 34 :: 		sampleFlag = 1;
0x11CC	0x2101    MOVS	R1, #1
0x11CE	0xB209    SXTH	R1, R1
0x11D0	0x4802    LDR	R0, [PC, #8]
0x11D2	0x8001    STRH	R1, [R0, #0]
;main.c, 35 :: 		}
L_end_timer4_ISR:
0x11D4	0x4770    BX	LR
0x11D6	0xBF00    NOP
0x11D8	0x02004201  	TIM4_SR+0
0x11DC	0x003C2000  	_sampleFlag+0
; end of _timer4_ISR
;__Lib_GPIO_32F4xx_Defs.c,789 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x178C	0x00000709 ;__GPIO_MODULE_USART1_PA9_10+0
0x1790	0x0000070A ;__GPIO_MODULE_USART1_PA9_10+4
0x1794	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x1798	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x179C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x17A0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x17A4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x17A8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x17AC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x17B0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x17B4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x17B8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x17BC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x17C0	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+52
0x17C4	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+56
0x17C8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x17CC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x17D0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x17D4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x17D8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x17DC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x17E0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x17E4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x17E8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x17EC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x17F0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x17F4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F4xx_Defs.c,448 :: __GPIO_MODULE_TIM1_CH1_PE9 [108]
0x17F8	0x00000149 ;__GPIO_MODULE_TIM1_CH1_PE9+0
0x17FC	0xFFFFFFFF ;__GPIO_MODULE_TIM1_CH1_PE9+4
0x1800	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+8
0x1804	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+12
0x1808	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+16
0x180C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+20
0x1810	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+24
0x1814	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+28
0x1818	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+32
0x181C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+36
0x1820	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+40
0x1824	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+44
0x1828	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+48
0x182C	0x00001018 ;__GPIO_MODULE_TIM1_CH1_PE9+52
0x1830	0xFFFFFFFF ;__GPIO_MODULE_TIM1_CH1_PE9+56
0x1834	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+60
0x1838	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+64
0x183C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+68
0x1840	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+72
0x1844	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+76
0x1848	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+80
0x184C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+84
0x1850	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+88
0x1854	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+92
0x1858	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+96
0x185C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+100
0x1860	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+104
; end of __GPIO_MODULE_TIM1_CH1_PE9
;main.c,0 :: ?ICS_averageForceReading [4]
0x1864	0x00000000 ;?ICS_averageForceReading+0
; end of ?ICS_averageForceReading
;main.c,0 :: ?ICS_dutyCycle [2]
0x1868	0x001E ;?ICS_dutyCycle+0
; end of ?ICS_dutyCycle
;main.c,0 :: ?ICS?lstr1_main [12]
0x186A	0x74530A0D ;?ICS?lstr1_main+0
0x186E	0x65747261 ;?ICS?lstr1_main+4
0x1872	0x00202E64 ;?ICS?lstr1_main+8
; end of ?ICS?lstr1_main
;main.c,0 :: ?ICS?lstr2_main [8]
0x1876	0x746F4E0A ;?ICS?lstr2_main+0
0x187A	0x003A7365 ;?ICS?lstr2_main+4
; end of ?ICS?lstr2_main
;main.c,0 :: ?ICS?lstr3_main [8]
0x187E	0x4B202D0A ;?ICS?lstr3_main+0
0x1882	0x00203D20 ;?ICS?lstr3_main+4
; end of ?ICS?lstr3_main
;main.c,0 :: ?ICS?lstr4_main [9]
0x1886	0x53202D0A ;?ICS?lstr4_main+0
0x188A	0x203D2050 ;?ICS?lstr4_main+4
0x188E	0x00 ;?ICS?lstr4_main+8
; end of ?ICS?lstr4_main
;main.c,0 :: ?ICS_sampleFlag [2]
0x1890	0x0000 ;?ICS_sampleFlag+0
; end of ?ICS_sampleFlag
;__Lib_Conversions.c,0 :: ?ICS?lstr1___Lib_Conversions [4]
0x1892	0x004E614E ;?ICS?lstr1___Lib_Conversions+0
; end of ?ICS?lstr1___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr2___Lib_Conversions [2]
0x1896	0x0030 ;?ICS?lstr2___Lib_Conversions+0
; end of ?ICS?lstr2___Lib_Conversions
;__Lib_Conversions.c,0 :: ?ICS?lstr3___Lib_Conversions [4]
0x1898	0x00464E49 ;?ICS?lstr3___Lib_Conversions+0
; end of ?ICS?lstr3___Lib_Conversions
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x189C	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x18A0	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x18A4	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x18A8	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;main.c,0 :: ?ICS_setP [2]
0x18AC	0x003C ;?ICS_setP+0
; end of ?ICS_setP
;main.c,0 :: ?ICS?lstr5_main [13]
0x18AE	0x4D202D0A ;?ICS?lstr5_main+0
0x18B2	0x69677261 ;?ICS?lstr5_main+4
0x18B6	0x203D206E ;?ICS?lstr5_main+8
0x18BA	0x00 ;?ICS?lstr5_main+12
; end of ?ICS?lstr5_main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [30]    __Lib_UART_123_45_6_UARTx_Write
0x01A8     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x02A4      [70]    _GPIO_Alternate_Function_Enable
0x02EC      [28]    _UART6_Write
0x0308      [12]    _Get_Fosc_kHz
0x0314     [132]    _RCC_GetClocksFrequency
0x0398      [28]    _UART1_Write
0x03B4      [28]    _UART3_Write
0x03D0      [28]    _UART4_Write
0x03EC      [28]    _UART5_Write
0x0408      [28]    _UART2_Write
0x0424     [168]    _GPIO_Clk_Enable
0x04CC      [24]    _UART_Write
0x04E4      [80]    _WordToStr
0x0534     [380]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
0x06B0      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x06E4      [40]    _strcpy
0x070C     [560]    _GPIO_Config
0x093C     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x0BD0      [70]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
0x0C18     [142]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
0x0CA8      [28]    _UART1_Write_Text
0x0CC4     [492]    _FloatToStr
0x0EB0      [76]    __Lib_System_4XX_SystemClockSetDefault
0x0EFC      [28]    _PWM_TIM1_Start
0x0F18      [80]    _getForce
0x0F68     [110]    _IntToStr
0x0FD8      [24]    _GPIO_Analog_Input
0x0FF0      [54]    _UART_Write_Text
0x1028      [28]    _PWM_TIM1_Init
0x1044      [32]    _PWM_TIM1_Set_Duty
0x1064      [52]    _UART1_Init
0x1098      [28]    _GPIO_Digital_Output
0x10B4      [20]    ___CC2DW
0x10C8     [120]    _NVIC_IntEnable
0x1140      [28]    _srand
0x115C      [58]    ___FillZeros
0x1198      [42]    ___EnableFPU
0x11C4      [28]    _timer4_ISR
0x11E0      [32]    _EnableInt
0x1200       [8]    ___GenExcept
0x1208     [512]    _main
0x1408     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x1768      [36]    __Lib_System_4XX_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x20000000       [4]    _averageForceReading
0x20000004       [2]    _dutyCycle
0x20000006      [12]    ?lstr1_main
0x20000012       [8]    ?lstr2_main
0x2000001A       [8]    ?lstr3_main
0x20000022       [9]    ?lstr4_main
0x2000002C       [2]    _setP
0x2000002E      [13]    ?lstr5_main
0x2000003C       [2]    _sampleFlag
0x2000003E       [4]    ?lstr1___Lib_Conversions
0x20000042       [2]    ?lstr2___Lib_Conversions
0x20000044       [4]    ?lstr3___Lib_Conversions
0x20000048      [16]    __Lib_System_4XX_APBAHBPrescTable
0x20000058      [15]    _ToStr
0x20000068       [2]    _i
0x2000006A       [2]    __Lib_CStdlib_randf
0x2000006C       [4]    _MPV
0x20000070       [4]    __Lib_CStdlib_randx
0x20000074       [4]    ___System_CLOCK_IN_KHZ
0x20000078       [4]    __VOLTAGE_RANGE
0x2000007C       [4]    _UART_Wr_Ptr
0x20000080       [4]    _UART_Rd_Ptr
0x20000084       [4]    _UART_Rdy_Ptr
0x20000088       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x178C     [108]    __GPIO_MODULE_USART1_PA9_10
0x17F8     [108]    __GPIO_MODULE_TIM1_CH1_PE9
0x1864       [4]    ?ICS_averageForceReading
0x1868       [2]    ?ICS_dutyCycle
0x186A      [12]    ?ICS?lstr1_main
0x1876       [8]    ?ICS?lstr2_main
0x187E       [8]    ?ICS?lstr3_main
0x1886       [9]    ?ICS?lstr4_main
0x1890       [2]    ?ICS_sampleFlag
0x1892       [4]    ?ICS?lstr1___Lib_Conversions
0x1896       [2]    ?ICS?lstr2___Lib_Conversions
0x1898       [4]    ?ICS?lstr3___Lib_Conversions
0x189C      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x18AC       [2]    ?ICS_setP
0x18AE      [13]    ?ICS?lstr5_main
