<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="FPGA_control">
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder" CBX_FILE_NAME="decode_dvf.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter" CBX_FILE_NAME="cntr_23j.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|ADC0_drive:ADC0_drive|ADC0_FIFO:ADC0_FIFO_inst|scfifo:scfifo_component" CBX_FILE_NAME="scfifo_b941.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|ADC1_drive:ADC1_drive|ADC1_FIFO:ADC1_FIFO_inst|scfifo:scfifo_component" CBX_FILE_NAME="scfifo_b941.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux" CBX_FILE_NAME="mux_rsc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter" CBX_FILE_NAME="cntr_5hi.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter" CBX_FILE_NAME="cntr_g9j.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram" CBX_FILE_NAME="altsyncram_d124.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|FPGA_control|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter" CBX_FILE_NAME="cntr_1hi.tdf"/>
	</PROJECT>
</LOG_ROOT>
