;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB 1, <-1
	ADD @127, 150
	SUB #-12, @600
	ADD 210, 50
	SUB #-12, @600
	SLT 20, @12
	JMP -1, @-20
	JMP -1, @-20
	SUB <0, @1
	SUB #0, @2
	CMP 70, 30
	SUB -207, <-120
	MOV -7, <-20
	SUB @121, 105
	SUB 12, @110
	MOV @121, 106
	SLT 70, 30
	SUB #90, <52
	SLT 70, 30
	ADD @127, 150
	SUB #-7, <-22
	SUB #-7, <-22
	SUB @-127, 100
	ADD 210, 50
	CMP -702, -10
	SUB @-127, 100
	SUB 12, @10
	JMP -1, @-20
	MOV 70, 30
	MOV 70, 30
	MOV 70, 30
	SUB @121, 105
	SUB 1, <-1
	SUB @321, 105
	SUB -207, <-120
	SUB #12, @200
	SUB @-127, 100
	JMP -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	SUB @121, 105
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SUB #-12, @600
	SPL 0, <-2
	SPL 0, <-2
	SUB @-127, 100
	CMP 210, 0
	ADD @127, 150
