#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec 15 22:55:05 2025
# Process ID: 13180
# Current directory: E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/project
# Command line: vivado.exe -mode batch -source run.tcl
# Log file: E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/project/vivado.log
# Journal file: E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/project\vivado.jou
#-----------------------------------------------------------
source run.tcl
# open_project "E:\\Code\\CPU_Design\\HFUT_2020_MIPS_CPU\\project\\project.xpr"
Scanning sources...
Finished scanning sources
# launch_simulation -simset sim_1
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/BECtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BECtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/DMExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMExt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM_2k
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-311] analyzing module MUX3
INFO: [VRFC 10-311] analyzing module MUX4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/RegD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/RegE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/RegM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/RegW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegW
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/StartCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StartCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e6f7202c585f498eb4e5ec9ab3b2b493 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/project/project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MDU_sv
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM_2k
Compiling module xil_defaultlib.RegD
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.MUX4
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.Ext
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.StartCtrl
Compiling module xil_defaultlib.RegE
Compiling module xil_defaultlib.MUX3
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MultiplicationDivisionUnit
Compiling module xil_defaultlib.MUX2(WIDTH=5)
Compiling module xil_defaultlib.RegM
Compiling module xil_defaultlib.BECtrl
Compiling module xil_defaultlib.DM_4k
Compiling module xil_defaultlib.RegW
Compiling module xil_defaultlib.DMExt
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_tb_behav -key {Behavioral:sim_1:Functional:mips_tb} -tclbatch {mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source mips_tb.tcl
## current_wave_config
WARNING: Too many words specified in data file E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/pipeline-tester-py/code.txt
@00003000: $29 <= 00001000
@00003008: $ 0 <= 00000000
@0000311c: $29 <= 00010fe8
@00003120: *00000ffc <= 00000000
@00003124: *00000ff8 <= 00000000
@00003128: $30 <= 00010fe8
@0000312c: $ 4 <= 00001055
@00003130: $31 <= 00003138
@00003134: $ 5 <= 00000a18
@000030c0: $29 <= 00020fe0
@000030c4: *00000fe4 <= 00003138
@000030c8: *00000fe0 <= 00010fe8
@000030cc: $30 <= 00020fe0
@000030d0: $ 2 <= 00000a18
@000030d4: $ 5 <= 00001055
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 00000a18
@000030e8: $ 0 <= 00000000
@000030ec: $ 5 <= 0000063d
@000030f0: $ 1 <= 00000001
@000030f8: $ 0 <= 00000000
@00003100: $ 4 <= 00000a18
@000030d0: $ 2 <= 0000063d
@000030d4: $ 5 <= 00000a18
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 0000063d
@000030e8: $ 0 <= 00000000
@000030ec: $ 5 <= 000003db
@000030f0: $ 1 <= 00000001
@000030f8: $ 0 <= 00000000
@00003100: $ 4 <= 0000063d
@000030d0: $ 2 <= 000003db
@000030d4: $ 5 <= 0000063d
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 000003db
@000030e8: $ 0 <= 00000000
@000030ec: $ 5 <= 00000262
@000030f0: $ 1 <= 00000001
@000030f8: $ 0 <= 00000000
@00003100: $ 4 <= 000003db
@000030d0: $ 2 <= 00000262
@000030d4: $ 5 <= 000003db
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 00000262
@000030e8: $ 0 <= 00000000
@000030ec: $ 5 <= 00000179
@000030f0: $ 1 <= 00000001
@000030f8: $ 0 <= 00000000
@00003100: $ 4 <= 00000262
@000030d0: $ 2 <= 00000179
@000030d4: $ 5 <= 00000262
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 00000179
@000030e8: $ 0 <= 00000000
@000030ec: $ 5 <= 000000e9
@000030f0: $ 1 <= 00000001
@000030f8: $ 0 <= 00000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 337.086 ; gain = 15.199
# run all
@00003100: $ 4 <= 00000179
@000030d0: $ 2 <= 000000e9
@000030d4: $ 5 <= 00000179
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 000000e9
@000030e8: $ 0 <= 00000000
@000030ec: $ 5 <= 00000090
@000030f0: $ 1 <= 00000001
@000030f8: $ 0 <= 00000000
@00003100: $ 4 <= 000000e9
@000030d0: $ 2 <= 00000090
@000030d4: $ 5 <= 000000e9
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 00000090
@000030e8: $ 0 <= 00000000
@000030ec: $ 5 <= 00000059
@000030f0: $ 1 <= 00000001
@000030f8: $ 0 <= 00000000
@00003100: $ 4 <= 00000090
@000030d0: $ 2 <= 00000059
@000030d4: $ 5 <= 00000090
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 00000059
@000030e8: $ 0 <= 00000000
@000030ec: $ 5 <= 00000037
@000030f0: $ 1 <= 00000001
@000030f8: $ 0 <= 00000000
@00003100: $ 4 <= 00000059
@000030d0: $ 2 <= 00000037
@000030d4: $ 5 <= 00000059
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 00000037
@000030e8: $ 0 <= 00000000
@000030ec: $ 5 <= 00000022
@000030f0: $ 1 <= 00000001
@000030f8: $ 0 <= 00000000
@00003100: $ 4 <= 00000037
@000030d0: $ 2 <= 00000022
@000030d4: $ 5 <= 00000037
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 00000022
@000030e8: $ 0 <= 00000000
@000030ec: $ 5 <= 00000015
@000030f0: $ 1 <= 00000001
@000030f8: $ 0 <= 00000000
@00003100: $ 4 <= 00000022
@000030d0: $ 2 <= 00000015
@000030d4: $ 5 <= 00000022
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 00000015
@000030e8: $ 0 <= 00000000
@000030ec: $ 5 <= 0000000d
@000030f0: $ 1 <= 00000001
@000030f8: $ 0 <= 00000000
@00003100: $ 4 <= 00000015
@000030d0: $ 2 <= 0000000d
@000030d4: $ 5 <= 00000015
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 0000000d
@000030e8: $ 0 <= 00000000
@000030ec: $ 5 <= 00000008
@000030f0: $ 1 <= 00000001
@000030f8: $ 0 <= 00000000
@00003100: $ 4 <= 0000000d
@000030d0: $ 2 <= 00000008
@000030d4: $ 5 <= 0000000d
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 00000008
@000030e8: $ 0 <= 00000000
@000030ec: $ 5 <= 00000005
@000030f0: $ 1 <= 00000001
@000030f8: $ 0 <= 00000000
@00003100: $ 4 <= 00000008
@000030d0: $ 2 <= 00000005
@000030d4: $ 5 <= 00000008
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 00000005
@000030e8: $ 0 <= 00000000
@000030ec: $ 5 <= 00000003
@000030f0: $ 1 <= 00000001
@000030f8: $ 0 <= 00000000
@00003100: $ 4 <= 00000005
@000030d0: $ 2 <= 00000003
@000030d4: $ 5 <= 00000005
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 00000003
@000030e8: $ 0 <= 00000000
@000030ec: $ 5 <= 00000002
@000030f0: $ 1 <= 00000001
@000030f8: $ 0 <= 00000000
@00003100: $ 4 <= 00000003
@000030d0: $ 2 <= 00000002
@000030d4: $ 5 <= 00000003
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 00000002
@000030e8: $ 0 <= 00000000
@000030ec: $ 5 <= 00000001
@000030f0: $ 1 <= 00000001
@000030f8: $ 0 <= 00000000
@00003100: $ 4 <= 00000002
@000030d0: $ 2 <= 00000001
@000030d4: $ 5 <= 00000002
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 00000001
@000030e8: $ 0 <= 00000000
@000030ec: $ 5 <= 00000001
@000030f0: $ 1 <= 00000000
@000030f8: $ 0 <= 00000000
@000030ec: $ 5 <= 00000000
@000030f0: $ 1 <= 00000001
@000030f8: $ 0 <= 00000000
@00003100: $ 4 <= 00000001
@000030d0: $ 2 <= 00000000
@000030d4: $ 5 <= 00000001
@000030d8: $ 1 <= 00000000
@000030e0: $ 4 <= 00000000
@000030e8: $ 0 <= 00000000
@00003104: $ 2 <= 00000001
@00003108: $29 <= 00020fe0
@0000310c: $30 <= 00010fe8
@00003110: $31 <= 00003138
@00003118: $29 <= 00020fe8
@00003138: $ 3 <= 00000001
@0000313c: $ 2 <= 00000001
@00003140: $ 4 <= 00000001
DEBUG: syscall at PC 00003144, V0Data=         1, A0Data=         1, ForwardA0=zz, WriteRegM= 2, WriteRegW= 0
          1
@00003148: $ 2 <= 0000000a
DEBUG: syscall at PC 0000314c, V0Data=        10, A0Data=         1, ForwardA0=zz, WriteRegM= 2, WriteRegW= 0
$finish called at time : 3225 ns : File "E:/Code/CPU_Design/HFUT_2020_MIPS_CPU/code/MIPS.v" Line 158
# exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 22:55:18 2025...
