<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Bitstream Interpretation Library (BIL): datagen/v5data_gen/v5data_genData.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Bitstream Interpretation Library (BIL)
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d98ceaaf8457017cd015b8911b5a736c.html">datagen</a></li><li class="navelem"><a class="el" href="dir_f438e065c9acb9f31be947bb9045b41f.html">v5data_gen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">v5data_genData.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="v5data__gen_data_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#include &lt;boost/assign/list_of.hpp&gt;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="v5data__gen_data_8hpp.html" title="Contains definition of Virtex-5 device names, IDs, and address layouts.">datagen/v5data_gen/v5data_genData.hpp</a>&gt;</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="keyword">using namespace </span>bil;</div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">using namespace </span>bil::V5CfgColumn;</div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div>
<div class="line"><a name="l00013"></a><span class="lineno"><a class="code" href="v5data__gen_data_8hpp.html#a8764cca8a7adaa6f84819aec7002ad85">   13</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span>* <span class="keyword">const</span> <a class="code" href="v5data__gen_data_8cpp.html#a8764cca8a7adaa6f84819aec7002ad85" title="Virtex-5 device names.">V5_DEVICE_NAMES</a>[<a class="code" href="v5data__gen_data_8hpp.html#ae52182ed5ce4947c8bf2d638004a0d84" title="number of devices in Virtex-5 family">V5_DEVICE_COUNT</a>] =</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;{</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;    <span class="stringliteral">&quot;xc5vlx30&quot;</span>,</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;    <span class="stringliteral">&quot;xc5vlx50&quot;</span>,</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;    <span class="stringliteral">&quot;xc5vlx85&quot;</span>,</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;    <span class="stringliteral">&quot;xc5vlx110&quot;</span>,</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;    <span class="stringliteral">&quot;xc5vlx155&quot;</span>,</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;    <span class="stringliteral">&quot;xc5vlx220&quot;</span>,</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;    <span class="stringliteral">&quot;xc5vlx330&quot;</span>,</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    <span class="stringliteral">&quot;xc5vlx20t&quot;</span>,</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    <span class="stringliteral">&quot;xc5vlx30t&quot;</span>,</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    <span class="stringliteral">&quot;xc5vlx50t&quot;</span>,</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;    <span class="stringliteral">&quot;xc5vlx85t&quot;</span>,</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    <span class="stringliteral">&quot;xc5vlx110t&quot;</span>,</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    <span class="stringliteral">&quot;xc5vlx155t&quot;</span>,</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <span class="stringliteral">&quot;xc5vlx220t&quot;</span>,</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    <span class="stringliteral">&quot;xc5vlx330t&quot;</span>,</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    <span class="stringliteral">&quot;xc5vsx35t&quot;</span>,</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <span class="stringliteral">&quot;xc5vsx50t&quot;</span>,</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="stringliteral">&quot;xc5vsx95t&quot;</span>,</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="stringliteral">&quot;xc5vsx240t&quot;</span>,</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <span class="stringliteral">&quot;xc5vfx30t&quot;</span>,</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="stringliteral">&quot;xc5vfx70t&quot;</span>,</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="stringliteral">&quot;xc5vfx100t&quot;</span>,</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="stringliteral">&quot;xc5vfx130t&quot;</span>,</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="stringliteral">&quot;xc5vfx200t&quot;</span>,</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="stringliteral">&quot;xc5vtx150t&quot;</span>,</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="stringliteral">&quot;xc5vtx240t&quot;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;};</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="code" href="v5data__gen_data_8hpp.html#a74cf4041f1b73835b5ab3bde240602f6">   48</a></span>&#160;<span class="keyword">const</span> boost::uint32_t <a class="code" href="v5data__gen_data_8cpp.html#a74cf4041f1b73835b5ab3bde240602f6" title="Virtex-5 device IDs.">V5_DEVICE_IDS</a>[<a class="code" href="v5data__gen_data_8hpp.html#ae52182ed5ce4947c8bf2d638004a0d84" title="number of devices in Virtex-5 family">V5_DEVICE_COUNT</a>] =</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    0x286e093,</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    0x2896093,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    0x28ae093,</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    0x28d6093,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    0x28ec093,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    0x290c093,</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    0x295c093,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    0x2a56093,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    0x2a6e093,</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    0x2a96093,</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    0x2aae093,</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    0x2ad6093,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    0x2aec093,</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    0x2b0c093,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    0x2b5c093,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    0x2e72093,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    0x2e9a093,</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    0x2ece093,</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    0x2f3e093,</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    0x3276093,</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    0x32c6093,</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    0x32d8093,</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    0x3300093,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    0x3334093,</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    0x4502093,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    0x453e093</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;};</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="code" href="v5data__gen_data_8hpp.html#a051027041da99fa00226c1a27afcfc85">   83</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a> <a class="code" href="v5data__gen_data_8cpp.html#abfd0dee05208106dd99d2565bf716f82" title="Virtex-5 address layouts.">V5_ADDRESS_LAYOUTS</a>[<a class="code" href="v5data__gen_data_8hpp.html#ae52182ed5ce4947c8bf2d638004a0d84" title="number of devices in Virtex-5 family">V5_DEVICE_COUNT</a>] =</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;{</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(2, 2, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)),</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(3, 3, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)),</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(3, 3, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)),</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(4, 4, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)),</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(4, 4, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)),</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(4, 4, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)),</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(6, 6, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)),</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(1, 2, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(2, 2, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(3, 3, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(3, 3, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(4, 4, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(4, 4, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(4, 4, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(6, 6, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(2, 2, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(3, 3, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(4, 4, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(6, 6, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(2, 2, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(4, 4, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(4, 4, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(5, 5, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(6, 6, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(5, 5, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)),</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="classbil_1_1_v5_address_layout.html" title="Configuration address layout of a Virtex-5 device.">V5AddressLayout</a>(6, 6, boost::assign::list_of(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a7b868ab9d11e7cc95f6ba1182395a7b9" title="Digital signal processors.">DSP</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a74ea12740d62e99fc401dfca0d7d83a2" title="Clock generation and management.">CLK</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a333329ae5e15c4c4de86e455c1cabfe5" title="I/O buffers.">IOB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        (<a class="code" href="namespacebil_1_1_v5_cfg_column.html#aa5a72f968505aabd164e9b7c5e3851be" title="Configurable logic blocks.">CLB</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a534561f0c76d033baae62c3b7bac04d0" title="Block RAMs.">BRAM</a>)(<a class="code" href="namespacebil_1_1_v5_cfg_column.html#a229489f4766c1d74f9190e7bac7a4bd7" title="Serial connections.">SERIAL</a>))</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;};</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Aug 8 2012 21:57:40 for Bitstream Interpretation Library (BIL) by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.1.1
</small></address>
</body>
</html>
