#ifndef _ALTERA_HPS_H_
#define _ALTERA_HPS_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'gpu_qsys' in
 * file './gpu_qsys.sopcinfo'.
 */

/*
 * This file contains macros for module 'hps' and devices
 * connected to the following masters:
 *   h2f_axi_master
 *   h2f_lw_axi_master
 * 
 * Do not include this header file and another header file created for a
 * different module or master group at the same time.
 * Doing so may result in duplicate macro names.
 * Instead, use the system header file which has macros with unique names.
 */

/*
 * Macros for device 'prim_assembly_fifo', class 'altera_avalon_fifo'
 * The macros are prefixed with 'PRIM_ASSEMBLY_FIFO_'.
 * The prefix is the slave descriptor.
 */
#define PRIM_ASSEMBLY_FIFO_COMPONENT_TYPE altera_avalon_fifo
#define PRIM_ASSEMBLY_FIFO_COMPONENT_NAME prim_assembly_fifo
#define PRIM_ASSEMBLY_FIFO_BASE 0x0
#define PRIM_ASSEMBLY_FIFO_SPAN 32
#define PRIM_ASSEMBLY_FIFO_END 0x1f
#define PRIM_ASSEMBLY_FIFO_AVALONMM_AVALONMM_DATA_WIDTH 32
#define PRIM_ASSEMBLY_FIFO_AVALONMM_AVALONST_DATA_WIDTH 32
#define PRIM_ASSEMBLY_FIFO_BITS_PER_SYMBOL 32
#define PRIM_ASSEMBLY_FIFO_CHANNEL_WIDTH 0
#define PRIM_ASSEMBLY_FIFO_ERROR_WIDTH 0
#define PRIM_ASSEMBLY_FIFO_FIFO_DEPTH 4096
#define PRIM_ASSEMBLY_FIFO_SINGLE_CLOCK_MODE 0
#define PRIM_ASSEMBLY_FIFO_SYMBOLS_PER_BEAT 1
#define PRIM_ASSEMBLY_FIFO_USE_AVALONMM_READ_SLAVE 0
#define PRIM_ASSEMBLY_FIFO_USE_AVALONMM_WRITE_SLAVE 0
#define PRIM_ASSEMBLY_FIFO_USE_AVALONST_SINK 1
#define PRIM_ASSEMBLY_FIFO_USE_AVALONST_SOURCE 1
#define PRIM_ASSEMBLY_FIFO_USE_BACKPRESSURE 1
#define PRIM_ASSEMBLY_FIFO_USE_IRQ 0
#define PRIM_ASSEMBLY_FIFO_USE_PACKET 0
#define PRIM_ASSEMBLY_FIFO_USE_READ_CONTROL 1
#define PRIM_ASSEMBLY_FIFO_USE_REGISTER 0
#define PRIM_ASSEMBLY_FIFO_USE_WRITE_CONTROL 1

/*
 * Macros for device 'vert_processing_fifo', class 'altera_avalon_fifo'
 * The macros are prefixed with 'VERT_PROCESSING_FIFO_'.
 * The prefix is the slave descriptor.
 */
#define VERT_PROCESSING_FIFO_COMPONENT_TYPE altera_avalon_fifo
#define VERT_PROCESSING_FIFO_COMPONENT_NAME vert_processing_fifo
#define VERT_PROCESSING_FIFO_BASE 0x20
#define VERT_PROCESSING_FIFO_SPAN 32
#define VERT_PROCESSING_FIFO_END 0x3f
#define VERT_PROCESSING_FIFO_AVALONMM_AVALONMM_DATA_WIDTH 32
#define VERT_PROCESSING_FIFO_AVALONMM_AVALONST_DATA_WIDTH 32
#define VERT_PROCESSING_FIFO_BITS_PER_SYMBOL 32
#define VERT_PROCESSING_FIFO_CHANNEL_WIDTH 0
#define VERT_PROCESSING_FIFO_ERROR_WIDTH 0
#define VERT_PROCESSING_FIFO_FIFO_DEPTH 4096
#define VERT_PROCESSING_FIFO_SINGLE_CLOCK_MODE 0
#define VERT_PROCESSING_FIFO_SYMBOLS_PER_BEAT 1
#define VERT_PROCESSING_FIFO_USE_AVALONMM_READ_SLAVE 0
#define VERT_PROCESSING_FIFO_USE_AVALONMM_WRITE_SLAVE 0
#define VERT_PROCESSING_FIFO_USE_AVALONST_SINK 1
#define VERT_PROCESSING_FIFO_USE_AVALONST_SOURCE 1
#define VERT_PROCESSING_FIFO_USE_BACKPRESSURE 1
#define VERT_PROCESSING_FIFO_USE_IRQ 0
#define VERT_PROCESSING_FIFO_USE_PACKET 0
#define VERT_PROCESSING_FIFO_USE_READ_CONTROL 1
#define VERT_PROCESSING_FIFO_USE_REGISTER 0
#define VERT_PROCESSING_FIFO_USE_WRITE_CONTROL 1

/*
 * Macros for device 'raster_fifo', class 'altera_avalon_fifo'
 * The macros are prefixed with 'RASTER_FIFO_'.
 * The prefix is the slave descriptor.
 */
#define RASTER_FIFO_COMPONENT_TYPE altera_avalon_fifo
#define RASTER_FIFO_COMPONENT_NAME raster_fifo
#define RASTER_FIFO_BASE 0x40
#define RASTER_FIFO_SPAN 32
#define RASTER_FIFO_END 0x5f
#define RASTER_FIFO_AVALONMM_AVALONMM_DATA_WIDTH 32
#define RASTER_FIFO_AVALONMM_AVALONST_DATA_WIDTH 32
#define RASTER_FIFO_BITS_PER_SYMBOL 32
#define RASTER_FIFO_CHANNEL_WIDTH 0
#define RASTER_FIFO_ERROR_WIDTH 0
#define RASTER_FIFO_FIFO_DEPTH 4096
#define RASTER_FIFO_SINGLE_CLOCK_MODE 0
#define RASTER_FIFO_SYMBOLS_PER_BEAT 1
#define RASTER_FIFO_USE_AVALONMM_READ_SLAVE 0
#define RASTER_FIFO_USE_AVALONMM_WRITE_SLAVE 0
#define RASTER_FIFO_USE_AVALONST_SINK 1
#define RASTER_FIFO_USE_AVALONST_SOURCE 1
#define RASTER_FIFO_USE_BACKPRESSURE 1
#define RASTER_FIFO_USE_IRQ 0
#define RASTER_FIFO_USE_PACKET 0
#define RASTER_FIFO_USE_READ_CONTROL 1
#define RASTER_FIFO_USE_REGISTER 0
#define RASTER_FIFO_USE_WRITE_CONTROL 1

/*
 * Macros for device 'instr_fifo_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'INSTR_FIFO_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define INSTR_FIFO_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define INSTR_FIFO_IN_CSR_COMPONENT_NAME instr_fifo
#define INSTR_FIFO_IN_CSR_BASE 0x60
#define INSTR_FIFO_IN_CSR_SPAN 32
#define INSTR_FIFO_IN_CSR_END 0x7f
#define INSTR_FIFO_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define INSTR_FIFO_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define INSTR_FIFO_IN_CSR_BITS_PER_SYMBOL 32
#define INSTR_FIFO_IN_CSR_CHANNEL_WIDTH 0
#define INSTR_FIFO_IN_CSR_ERROR_WIDTH 0
#define INSTR_FIFO_IN_CSR_FIFO_DEPTH 4096
#define INSTR_FIFO_IN_CSR_SINGLE_CLOCK_MODE 0
#define INSTR_FIFO_IN_CSR_SYMBOLS_PER_BEAT 1
#define INSTR_FIFO_IN_CSR_USE_AVALONMM_READ_SLAVE 0
#define INSTR_FIFO_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define INSTR_FIFO_IN_CSR_USE_AVALONST_SINK 0
#define INSTR_FIFO_IN_CSR_USE_AVALONST_SOURCE 1
#define INSTR_FIFO_IN_CSR_USE_BACKPRESSURE 1
#define INSTR_FIFO_IN_CSR_USE_IRQ 0
#define INSTR_FIFO_IN_CSR_USE_PACKET 0
#define INSTR_FIFO_IN_CSR_USE_READ_CONTROL 1
#define INSTR_FIFO_IN_CSR_USE_REGISTER 0
#define INSTR_FIFO_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'pixel_dma', class 'altera_up_avalon_video_pixel_buffer_dma'
 * The macros are prefixed with 'PIXEL_DMA_'.
 * The prefix is the slave descriptor.
 */
#define PIXEL_DMA_COMPONENT_TYPE altera_up_avalon_video_pixel_buffer_dma
#define PIXEL_DMA_COMPONENT_NAME pixel_dma
#define PIXEL_DMA_BASE 0x80
#define PIXEL_DMA_SPAN 16
#define PIXEL_DMA_END 0x8f

/*
 * Macros for device 'instr_fifo_in', class 'altera_avalon_fifo'
 * The macros are prefixed with 'INSTR_FIFO_IN_'.
 * The prefix is the slave descriptor.
 */
#define INSTR_FIFO_IN_COMPONENT_TYPE altera_avalon_fifo
#define INSTR_FIFO_IN_COMPONENT_NAME instr_fifo
#define INSTR_FIFO_IN_BASE 0x90
#define INSTR_FIFO_IN_SPAN 8
#define INSTR_FIFO_IN_END 0x97
#define INSTR_FIFO_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define INSTR_FIFO_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define INSTR_FIFO_IN_BITS_PER_SYMBOL 32
#define INSTR_FIFO_IN_CHANNEL_WIDTH 0
#define INSTR_FIFO_IN_ERROR_WIDTH 0
#define INSTR_FIFO_IN_FIFO_DEPTH 4096
#define INSTR_FIFO_IN_SINGLE_CLOCK_MODE 0
#define INSTR_FIFO_IN_SYMBOLS_PER_BEAT 1
#define INSTR_FIFO_IN_USE_AVALONMM_READ_SLAVE 0
#define INSTR_FIFO_IN_USE_AVALONMM_WRITE_SLAVE 1
#define INSTR_FIFO_IN_USE_AVALONST_SINK 0
#define INSTR_FIFO_IN_USE_AVALONST_SOURCE 1
#define INSTR_FIFO_IN_USE_BACKPRESSURE 1
#define INSTR_FIFO_IN_USE_IRQ 0
#define INSTR_FIFO_IN_USE_PACKET 0
#define INSTR_FIFO_IN_USE_READ_CONTROL 1
#define INSTR_FIFO_IN_USE_REGISTER 0
#define INSTR_FIFO_IN_USE_WRITE_CONTROL 1


#endif /* _ALTERA_HPS_H_ */
