#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x564cb3284610 .scope module, "adder" "adder" 2 172;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 16 "y";
o0x7639df4e6018 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x564cb32c8b80_0 .net "a", 15 0, o0x7639df4e6018;  0 drivers
o0x7639df4e6048 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x564cb32c9eb0_0 .net "b", 15 0, o0x7639df4e6048;  0 drivers
v0x564cb32c09a0_0 .net "y", 15 0, L_0x564cb32edf40;  1 drivers
L_0x564cb32edf40 .arith/sum 16, o0x7639df4e6018, o0x7639df4e6048;
S_0x564cb32b8400 .scope module, "d_flipflop" "d_flipflop" 2 184;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x564cb32ac2b0 .param/l "WIDTH" 0 2 184, +C4<00000000000000000000000000001000>;
o0x7639df4e6138 .functor BUFZ 1, C4<z>; HiZ drive
v0x564cb32e5570_0 .net "clk", 0 0, o0x7639df4e6138;  0 drivers
o0x7639df4e6168 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x564cb32e5650_0 .net "d", 7 0, o0x7639df4e6168;  0 drivers
v0x564cb32e5730_0 .var "q", 7 0;
o0x7639df4e61c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564cb32e57f0_0 .net "reset", 0 0, o0x7639df4e61c8;  0 drivers
E_0x564cb32b2220 .event posedge, v0x564cb32e57f0_0, v0x564cb32e5570_0;
S_0x564cb32b85e0 .scope module, "sign_ext" "sign_ext" 2 180;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 16 "y";
v0x564cb32e5930_0 .net *"_ivl_1", 0 0, L_0x564cb32ee050;  1 drivers
v0x564cb32e5a30_0 .net *"_ivl_2", 8 0, L_0x564cb32ee0f0;  1 drivers
v0x564cb32e5b10_0 .net *"_ivl_4", 14 0, L_0x564cb32ee2a0;  1 drivers
L_0x7639df49d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564cb32e5bd0_0 .net *"_ivl_9", 0 0, L_0x7639df49d018;  1 drivers
o0x7639df4e6378 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x564cb32e5cb0_0 .net "a", 5 0, o0x7639df4e6378;  0 drivers
v0x564cb32e5de0_0 .net "y", 15 0, L_0x564cb32ee390;  1 drivers
L_0x564cb32ee050 .part o0x7639df4e6378, 5, 1;
LS_0x564cb32ee0f0_0_0 .concat [ 1 1 1 1], L_0x564cb32ee050, L_0x564cb32ee050, L_0x564cb32ee050, L_0x564cb32ee050;
LS_0x564cb32ee0f0_0_4 .concat [ 1 1 1 1], L_0x564cb32ee050, L_0x564cb32ee050, L_0x564cb32ee050, L_0x564cb32ee050;
LS_0x564cb32ee0f0_0_8 .concat [ 1 0 0 0], L_0x564cb32ee050;
L_0x564cb32ee0f0 .concat [ 4 4 1 0], LS_0x564cb32ee0f0_0_0, LS_0x564cb32ee0f0_0_4, LS_0x564cb32ee0f0_0_8;
L_0x564cb32ee2a0 .concat [ 6 9 0 0], o0x7639df4e6378, L_0x564cb32ee0f0;
L_0x564cb32ee390 .concat [ 15 1 0 0], L_0x564cb32ee2a0, L_0x7639df49d018;
S_0x564cb32aeaa0 .scope module, "sl1" "sl1" 2 176;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 16 "y";
v0x564cb32e5f20_0 .net *"_ivl_1", 13 0, L_0x564cb32ee4d0;  1 drivers
L_0x7639df49d060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564cb32e6000_0 .net/2u *"_ivl_2", 1 0, L_0x7639df49d060;  1 drivers
o0x7639df4e6498 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x564cb32e60e0_0 .net "a", 15 0, o0x7639df4e6498;  0 drivers
v0x564cb32e61a0_0 .net "y", 15 0, L_0x564cb32ee570;  1 drivers
L_0x564cb32ee4d0 .part o0x7639df4e6498, 0, 14;
L_0x564cb32ee570 .concat [ 2 14 0 0], L_0x7639df49d060, L_0x564cb32ee4d0;
S_0x564cb32aec30 .scope module, "tb_add" "tb_add" 3 8;
 .timescale 0 0;
v0x564cb32ed7c0_0 .var "clk", 0 0;
o0x7639df4e7158 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x564cb32ed880_0 .net "dataaddr", 15 0, o0x7639df4e7158;  0 drivers
v0x564cb32ed990_0 .net "instr", 15 0, v0x564cb32eb460_0;  1 drivers
o0x7639df4e71b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564cb32eda80_0 .net "memwrite", 0 0, o0x7639df4e71b8;  0 drivers
v0x564cb32edb70_0 .var "reset", 0 0;
v0x564cb32edcb0_0 .net "state", 1 0, v0x564cb32ed340_0;  1 drivers
v0x564cb32ede80_0 .net "writedata", 15 0, v0x564cb32e7aa0_0;  1 drivers
E_0x564cb327b2b0 .event negedge, v0x564cb32e6950_0;
S_0x564cb32e6300 .scope module, "main" "multi_cycle" 3 14, 2 11 0, S_0x564cb32aec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "write_data";
    .port_info 3 /INOUT 16 "data_addr";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 16 "instr";
    .port_info 6 /OUTPUT 2 "state";
v0x564cb32ec490_0 .net "alucontrol", 1 0, v0x564cb32e83c0_0;  1 drivers
o0x7639df4e79f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x564cb32ec570_0 .net "aluout", 15 0, o0x7639df4e79f8;  0 drivers
v0x564cb32ec630_0 .net "alusrc", 0 0, L_0x564cb32ee980;  1 drivers
v0x564cb32ec750_0 .net "carry", 0 0, v0x564cb32e7a00_0;  1 drivers
v0x564cb32ec7f0_0 .net "clk", 0 0, v0x564cb32ed7c0_0;  1 drivers
v0x564cb32ec930_0 .net "data_addr", 15 0, o0x7639df4e7158;  alias, 0 drivers
v0x564cb32ec9d0_0 .net "instr", 15 0, v0x564cb32eb460_0;  alias, 1 drivers
v0x564cb32eca70_0 .net "mem_write", 0 0, o0x7639df4e71b8;  alias, 0 drivers
v0x564cb32ecb40_0 .net "memtoreg", 0 0, L_0x564cb32eed00;  1 drivers
v0x564cb32ecbe0_0 .net "memwrite", 0 0, L_0x564cb32eeb80;  1 drivers
v0x564cb32ecc80_0 .var "pc", 15 0;
v0x564cb32ecd20_0 .net "pcsrc", 0 0, L_0x564cb32eef40;  1 drivers
v0x564cb32ecdc0_0 .net "read_data", 15 0, L_0x564cb32ef700;  1 drivers
v0x564cb32eceb0_0 .net "regdst", 0 0, L_0x564cb32ee850;  1 drivers
v0x564cb32ecf50_0 .net "regwrite", 0 0, L_0x564cb32ee780;  1 drivers
v0x564cb32ecff0_0 .net "reset", 0 0, v0x564cb32edb70_0;  1 drivers
v0x564cb32ed090_0 .net "result", 15 0, L_0x564cb32ef2b0;  1 drivers
v0x564cb32ed160_0 .net "srca", 15 0, v0x564cb32e6c00_0;  1 drivers
v0x564cb32ed250_0 .net "srcb", 15 0, v0x564cb32e6ce0_0;  1 drivers
v0x564cb32ed340_0 .var "state", 1 0;
v0x564cb32ed3e0_0 .net "write_data", 15 0, v0x564cb32e7aa0_0;  alias, 1 drivers
v0x564cb32ed4a0_0 .net "writereg", 2 0, L_0x564cb32ef050;  1 drivers
v0x564cb32ed5b0_0 .net "zero", 0 0, v0x564cb32e7b90_0;  1 drivers
L_0x564cb32ee6e0 .part v0x564cb32ecc80_0, 1, 5;
L_0x564cb32eefb0 .part v0x564cb32eb460_0, 12, 4;
L_0x564cb32ef0f0 .part v0x564cb32eb460_0, 9, 3;
L_0x564cb32ef1e0 .part v0x564cb32eb460_0, 3, 3;
L_0x564cb32ef3f0 .part v0x564cb32eb460_0, 9, 3;
L_0x564cb32ef490 .part v0x564cb32eb460_0, 6, 3;
S_0x564cb32e65b0 .scope module, "_reg" "regfile" 2 54, 2 89 0, S_0x564cb32e6300;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 3 "ra1";
    .port_info 5 /INPUT 3 "ra2";
    .port_info 6 /INPUT 3 "wa";
    .port_info 7 /INPUT 16 "wd";
    .port_info 8 /OUTPUT 16 "rd1";
    .port_info 9 /OUTPUT 16 "rd2";
v0x564cb32e6950_0 .net "clk", 0 0, v0x564cb32ed7c0_0;  alias, 1 drivers
v0x564cb32e6a30_0 .net "ra1", 2 0, L_0x564cb32ef3f0;  1 drivers
v0x564cb32e6b10_0 .net "ra2", 2 0, L_0x564cb32ef490;  1 drivers
v0x564cb32e6c00_0 .var "rd1", 15 0;
v0x564cb32e6ce0_0 .var "rd2", 15 0;
v0x564cb32e6e10 .array "register_file", 0 7, 15 0;
v0x564cb32e6ed0_0 .net "reset", 0 0, v0x564cb32edb70_0;  alias, 1 drivers
v0x564cb32e6f90_0 .net "state", 1 0, v0x564cb32ed340_0;  alias, 1 drivers
v0x564cb32e7070_0 .net "wa", 2 0, L_0x564cb32ef050;  alias, 1 drivers
v0x564cb32e7150_0 .net "wd", 15 0, v0x564cb32e7aa0_0;  alias, 1 drivers
v0x564cb32e7230_0 .net "we", 0 0, L_0x564cb32ee780;  alias, 1 drivers
E_0x564cb32cbd70/0 .event anyedge, v0x564cb32e6f90_0;
E_0x564cb32cbd70/1 .event posedge, v0x564cb32e6950_0;
E_0x564cb32cbd70 .event/or E_0x564cb32cbd70/0, E_0x564cb32cbd70/1;
E_0x564cb32e68f0 .event posedge, v0x564cb32e6ed0_0;
S_0x564cb32e7430 .scope module, "alu1" "alu" 2 58, 2 194 0, S_0x564cb32e6300;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 16 "i_data_A";
    .port_info 2 /INPUT 16 "i_data_B";
    .port_info 3 /INPUT 2 "i_alu_control";
    .port_info 4 /OUTPUT 16 "o_result";
    .port_info 5 /OUTPUT 1 "o_zero_flag";
    .port_info 6 /OUTPUT 1 "o_carry_flag";
v0x564cb32e7740_0 .net "i_alu_control", 1 0, v0x564cb32e83c0_0;  alias, 1 drivers
v0x564cb32e7840_0 .net "i_data_A", 15 0, v0x564cb32e6c00_0;  alias, 1 drivers
v0x564cb32e7900_0 .net "i_data_B", 15 0, v0x564cb32e6ce0_0;  alias, 1 drivers
v0x564cb32e7a00_0 .var "o_carry_flag", 0 0;
v0x564cb32e7aa0_0 .var "o_result", 15 0;
v0x564cb32e7b90_0 .var "o_zero_flag", 0 0;
v0x564cb32e7c30_0 .net "state", 1 0, v0x564cb32ed340_0;  alias, 1 drivers
E_0x564cb32e76d0/0 .event anyedge, v0x564cb32e6f90_0, v0x564cb32e7740_0, v0x564cb32e6c00_0, v0x564cb32e6ce0_0;
E_0x564cb32e76d0/1 .event anyedge, v0x564cb32e7150_0;
E_0x564cb32e76d0 .event/or E_0x564cb32e76d0/0, E_0x564cb32e76d0/1;
S_0x564cb32e7e20 .scope module, "cntrl" "controller" 2 49, 2 123 0, S_0x564cb32e6300;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 4 "op";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 2 "alucontrol";
L_0x564cb32eef40 .functor AND 1, L_0x564cb32eea20, v0x564cb32e7b90_0, C4<1>, C4<1>;
v0x564cb32e93e0_0 .net "alucontrol", 1 0, v0x564cb32e83c0_0;  alias, 1 drivers
v0x564cb32e94c0_0 .net "alusrc", 0 0, L_0x564cb32ee980;  alias, 1 drivers
v0x564cb32e9580_0 .net "branch", 0 0, L_0x564cb32eea20;  1 drivers
v0x564cb32e9680_0 .net "memread", 0 0, L_0x564cb32eec20;  1 drivers
v0x564cb32e9750_0 .net "memtoreg", 0 0, L_0x564cb32eed00;  alias, 1 drivers
v0x564cb32e9840_0 .net "memwrite", 0 0, L_0x564cb32eeb80;  alias, 1 drivers
v0x564cb32e9910_0 .net "op", 3 0, L_0x564cb32eefb0;  1 drivers
v0x564cb32e9a00_0 .net "pcsrc", 0 0, L_0x564cb32eef40;  alias, 1 drivers
v0x564cb32e9aa0_0 .net "regdst", 0 0, L_0x564cb32ee850;  alias, 1 drivers
v0x564cb32e9bd0_0 .net "regwrite", 0 0, L_0x564cb32ee780;  alias, 1 drivers
v0x564cb32e9c70_0 .net "state", 1 0, v0x564cb32ed340_0;  alias, 1 drivers
v0x564cb32e9da0_0 .net "zero", 0 0, v0x564cb32e7b90_0;  alias, 1 drivers
S_0x564cb32e8130 .scope module, "ad" "aludecoder" 2 131, 2 157 0, S_0x564cb32e7e20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /OUTPUT 2 "alucontrol";
v0x564cb32e83c0_0 .var "alucontrol", 1 0;
v0x564cb32e84d0_0 .net "opcode", 3 0, L_0x564cb32eefb0;  alias, 1 drivers
v0x564cb32e8590_0 .net "state", 1 0, v0x564cb32ed340_0;  alias, 1 drivers
E_0x564cb32e75e0 .event anyedge, v0x564cb32e6f90_0, v0x564cb32e84d0_0;
S_0x564cb32e8730 .scope module, "md" "decoder" 2 130, 2 137 0, S_0x564cb32e7e20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 4 "op";
    .port_info 2 /OUTPUT 1 "memtoreg";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "branch";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
v0x564cb32e8a40_0 .net *"_ivl_9", 6 0, v0x564cb32e8c80_0;  1 drivers
v0x564cb32e8b20_0 .net "alusrc", 0 0, L_0x564cb32ee980;  alias, 1 drivers
v0x564cb32e8be0_0 .net "branch", 0 0, L_0x564cb32eea20;  alias, 1 drivers
v0x564cb32e8c80_0 .var "controls", 6 0;
v0x564cb32e8d60_0 .net "memread", 0 0, L_0x564cb32eec20;  alias, 1 drivers
v0x564cb32e8e70_0 .net "memtoreg", 0 0, L_0x564cb32eed00;  alias, 1 drivers
v0x564cb32e8f30_0 .net "memwrite", 0 0, L_0x564cb32eeb80;  alias, 1 drivers
v0x564cb32e8ff0_0 .net "op", 3 0, L_0x564cb32eefb0;  alias, 1 drivers
v0x564cb32e90b0_0 .net "regdst", 0 0, L_0x564cb32ee850;  alias, 1 drivers
v0x564cb32e9150_0 .net "regwrite", 0 0, L_0x564cb32ee780;  alias, 1 drivers
v0x564cb32e9220_0 .net "state", 1 0, v0x564cb32ed340_0;  alias, 1 drivers
L_0x564cb32ee780 .part v0x564cb32e8c80_0, 6, 1;
L_0x564cb32ee850 .part v0x564cb32e8c80_0, 5, 1;
L_0x564cb32ee980 .part v0x564cb32e8c80_0, 4, 1;
L_0x564cb32eea20 .part v0x564cb32e8c80_0, 3, 1;
L_0x564cb32eeb80 .part v0x564cb32e8c80_0, 2, 1;
L_0x564cb32eec20 .part v0x564cb32e8c80_0, 1, 1;
L_0x564cb32eed00 .part v0x564cb32e8c80_0, 0, 1;
S_0x564cb32e9ec0 .scope module, "dmem" "data_memory" 2 61, 2 69 0, S_0x564cb32e6300;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 16 "addr";
    .port_info 4 /INPUT 16 "wd";
    .port_info 5 /OUTPUT 16 "rd";
L_0x564cb32ef700 .functor BUFZ 16, L_0x564cb32ef570, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x564cb32ea1b0 .array "RAM", 0 31, 15 0;
v0x564cb32ea290_0 .net *"_ivl_0", 15 0, L_0x564cb32ef570;  1 drivers
v0x564cb32ea370_0 .net *"_ivl_3", 13 0, L_0x564cb32ef610;  1 drivers
v0x564cb32ea460_0 .net "addr", 15 0, o0x7639df4e7158;  alias, 0 drivers
v0x564cb32ea540_0 .net "clk", 0 0, v0x564cb32ed7c0_0;  alias, 1 drivers
v0x564cb32ea630_0 .net "rd", 15 0, L_0x564cb32ef700;  alias, 1 drivers
v0x564cb32ea6f0_0 .net "state", 1 0, v0x564cb32ed340_0;  alias, 1 drivers
v0x564cb32ea7b0_0 .net "wd", 15 0, v0x564cb32e7aa0_0;  alias, 1 drivers
v0x564cb32ea8c0_0 .net "we", 0 0, o0x7639df4e71b8;  alias, 0 drivers
E_0x564cb32ea130 .event posedge, v0x564cb32e6950_0;
L_0x564cb32ef570 .array/port v0x564cb32ea1b0, L_0x564cb32ef610;
L_0x564cb32ef610 .part o0x7639df4e7158, 2, 14;
S_0x564cb32eab10 .scope module, "imem" "instr_memory" 2 46, 2 78 0, S_0x564cb32e6300;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "state";
    .port_info 1 /INPUT 5 "addr";
    .port_info 2 /OUTPUT 16 "rd";
v0x564cb32eaea0 .array "RAM", 0 31, 15 0;
v0x564cb32eb380_0 .net "addr", 4 0, L_0x564cb32ee6e0;  1 drivers
v0x564cb32eb460_0 .var "rd", 15 0;
v0x564cb32eb520_0 .net "state", 1 0, v0x564cb32ed340_0;  alias, 1 drivers
v0x564cb32eaea0_0 .array/port v0x564cb32eaea0, 0;
v0x564cb32eaea0_1 .array/port v0x564cb32eaea0, 1;
E_0x564cb32ea050/0 .event anyedge, v0x564cb32e6f90_0, v0x564cb32eb380_0, v0x564cb32eaea0_0, v0x564cb32eaea0_1;
v0x564cb32eaea0_2 .array/port v0x564cb32eaea0, 2;
v0x564cb32eaea0_3 .array/port v0x564cb32eaea0, 3;
v0x564cb32eaea0_4 .array/port v0x564cb32eaea0, 4;
v0x564cb32eaea0_5 .array/port v0x564cb32eaea0, 5;
E_0x564cb32ea050/1 .event anyedge, v0x564cb32eaea0_2, v0x564cb32eaea0_3, v0x564cb32eaea0_4, v0x564cb32eaea0_5;
v0x564cb32eaea0_6 .array/port v0x564cb32eaea0, 6;
v0x564cb32eaea0_7 .array/port v0x564cb32eaea0, 7;
v0x564cb32eaea0_8 .array/port v0x564cb32eaea0, 8;
v0x564cb32eaea0_9 .array/port v0x564cb32eaea0, 9;
E_0x564cb32ea050/2 .event anyedge, v0x564cb32eaea0_6, v0x564cb32eaea0_7, v0x564cb32eaea0_8, v0x564cb32eaea0_9;
v0x564cb32eaea0_10 .array/port v0x564cb32eaea0, 10;
v0x564cb32eaea0_11 .array/port v0x564cb32eaea0, 11;
v0x564cb32eaea0_12 .array/port v0x564cb32eaea0, 12;
v0x564cb32eaea0_13 .array/port v0x564cb32eaea0, 13;
E_0x564cb32ea050/3 .event anyedge, v0x564cb32eaea0_10, v0x564cb32eaea0_11, v0x564cb32eaea0_12, v0x564cb32eaea0_13;
v0x564cb32eaea0_14 .array/port v0x564cb32eaea0, 14;
v0x564cb32eaea0_15 .array/port v0x564cb32eaea0, 15;
v0x564cb32eaea0_16 .array/port v0x564cb32eaea0, 16;
v0x564cb32eaea0_17 .array/port v0x564cb32eaea0, 17;
E_0x564cb32ea050/4 .event anyedge, v0x564cb32eaea0_14, v0x564cb32eaea0_15, v0x564cb32eaea0_16, v0x564cb32eaea0_17;
v0x564cb32eaea0_18 .array/port v0x564cb32eaea0, 18;
v0x564cb32eaea0_19 .array/port v0x564cb32eaea0, 19;
v0x564cb32eaea0_20 .array/port v0x564cb32eaea0, 20;
v0x564cb32eaea0_21 .array/port v0x564cb32eaea0, 21;
E_0x564cb32ea050/5 .event anyedge, v0x564cb32eaea0_18, v0x564cb32eaea0_19, v0x564cb32eaea0_20, v0x564cb32eaea0_21;
v0x564cb32eaea0_22 .array/port v0x564cb32eaea0, 22;
v0x564cb32eaea0_23 .array/port v0x564cb32eaea0, 23;
v0x564cb32eaea0_24 .array/port v0x564cb32eaea0, 24;
v0x564cb32eaea0_25 .array/port v0x564cb32eaea0, 25;
E_0x564cb32ea050/6 .event anyedge, v0x564cb32eaea0_22, v0x564cb32eaea0_23, v0x564cb32eaea0_24, v0x564cb32eaea0_25;
v0x564cb32eaea0_26 .array/port v0x564cb32eaea0, 26;
v0x564cb32eaea0_27 .array/port v0x564cb32eaea0, 27;
v0x564cb32eaea0_28 .array/port v0x564cb32eaea0, 28;
v0x564cb32eaea0_29 .array/port v0x564cb32eaea0, 29;
E_0x564cb32ea050/7 .event anyedge, v0x564cb32eaea0_26, v0x564cb32eaea0_27, v0x564cb32eaea0_28, v0x564cb32eaea0_29;
v0x564cb32eaea0_30 .array/port v0x564cb32eaea0, 30;
v0x564cb32eaea0_31 .array/port v0x564cb32eaea0, 31;
E_0x564cb32ea050/8 .event anyedge, v0x564cb32eaea0_30, v0x564cb32eaea0_31;
E_0x564cb32ea050 .event/or E_0x564cb32ea050/0, E_0x564cb32ea050/1, E_0x564cb32ea050/2, E_0x564cb32ea050/3, E_0x564cb32ea050/4, E_0x564cb32ea050/5, E_0x564cb32ea050/6, E_0x564cb32ea050/7, E_0x564cb32ea050/8;
S_0x564cb32eb660 .scope module, "resultmux" "mux2" 2 53, 2 190 0, S_0x564cb32e6300;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "d0";
    .port_info 1 /INPUT 16 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 16 "y";
P_0x564cb32eb840 .param/l "WIDTH" 0 2 190, +C4<00000000000000000000000000010000>;
v0x564cb32eb9a0_0 .net "d0", 15 0, o0x7639df4e79f8;  alias, 0 drivers
v0x564cb32eba80_0 .net "d1", 15 0, L_0x564cb32ef700;  alias, 1 drivers
v0x564cb32ebb70_0 .net "s", 0 0, L_0x564cb32eed00;  alias, 1 drivers
v0x564cb32ebc90_0 .net "y", 15 0, L_0x564cb32ef2b0;  alias, 1 drivers
L_0x564cb32ef2b0 .functor MUXZ 16, o0x7639df4e79f8, L_0x564cb32ef700, L_0x564cb32eed00, C4<>;
S_0x564cb32ebdb0 .scope module, "writemux" "mux2" 2 52, 2 190 0, S_0x564cb32e6300;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "d0";
    .port_info 1 /INPUT 3 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 3 "y";
P_0x564cb32ebf90 .param/l "WIDTH" 0 2 190, +C4<00000000000000000000000000000011>;
v0x564cb32ec060_0 .net "d0", 2 0, L_0x564cb32ef0f0;  1 drivers
v0x564cb32ec160_0 .net "d1", 2 0, L_0x564cb32ef1e0;  1 drivers
v0x564cb32ec240_0 .net "s", 0 0, L_0x564cb32ee850;  alias, 1 drivers
v0x564cb32ec360_0 .net "y", 2 0, L_0x564cb32ef050;  alias, 1 drivers
L_0x564cb32ef050 .functor MUXZ 3, L_0x564cb32ef0f0, L_0x564cb32ef1e0, L_0x564cb32ee850, C4<>;
    .scope S_0x564cb32b8400;
T_0 ;
    %wait E_0x564cb32b2220;
    %load/vec4 v0x564cb32e57f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564cb32e5730_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x564cb32e5650_0;
    %assign/vec4 v0x564cb32e5730_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x564cb32eab10;
T_1 ;
    %vpi_call 2 82 "$readmemh", "memfile.dat", v0x564cb32eaea0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x564cb32eab10;
T_2 ;
    %wait E_0x564cb32ea050;
    %load/vec4 v0x564cb32eb520_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x564cb32eb380_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564cb32eaea0, 4;
    %store/vec4 v0x564cb32eb460_0, 0, 16;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x564cb32e8730;
T_3 ;
    %wait E_0x564cb32e75e0;
    %load/vec4 v0x564cb32e9220_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x564cb32e8ff0_0;
    %dup/vec4;
    %pushi/vec4 3, 3, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 127, 127, 7;
    %assign/vec4 v0x564cb32e8c80_0, 0;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 96, 0, 7;
    %assign/vec4 v0x564cb32e8c80_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 83, 0, 7;
    %assign/vec4 v0x564cb32e8c80_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 20, 0, 7;
    %assign/vec4 v0x564cb32e8c80_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 8, 0, 7;
    %assign/vec4 v0x564cb32e8c80_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 88, 0, 7;
    %assign/vec4 v0x564cb32e8c80_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x564cb32e8130;
T_4 ;
    %wait E_0x564cb32e75e0;
    %load/vec4 v0x564cb32e8590_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x564cb32e84d0_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x564cb32e83c0_0, 0;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564cb32e83c0_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564cb32e83c0_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x564cb32e83c0_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564cb32e83c0_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564cb32e83c0_0, 0;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x564cb32e83c0_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x564cb32e65b0;
T_5 ;
    %wait E_0x564cb32e68f0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564cb32e6e10, 4, 0;
    %pushi/vec4 11, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564cb32e6e10, 4, 0;
    %pushi/vec4 22, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564cb32e6e10, 4, 0;
    %pushi/vec4 33, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564cb32e6e10, 4, 0;
    %pushi/vec4 44, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564cb32e6e10, 4, 0;
    %pushi/vec4 55, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564cb32e6e10, 4, 0;
    %pushi/vec4 66, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564cb32e6e10, 4, 0;
    %pushi/vec4 77, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564cb32e6e10, 4, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x564cb32e65b0;
T_6 ;
    %wait E_0x564cb32cbd70;
    %load/vec4 v0x564cb32e6f90_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x564cb32e7230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x564cb32e7150_0;
    %load/vec4 v0x564cb32e7070_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564cb32e6e10, 0, 4;
T_6.2 ;
T_6.0 ;
    %load/vec4 v0x564cb32e6a30_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x564cb32e6e10, 4;
    %assign/vec4 v0x564cb32e6c00_0, 0;
    %load/vec4 v0x564cb32e6b10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x564cb32e6e10, 4;
    %assign/vec4 v0x564cb32e6ce0_0, 0;
    %load/vec4 v0x564cb32e6f90_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x564cb32e7230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x564cb32e7150_0;
    %load/vec4 v0x564cb32e7070_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564cb32e6e10, 0, 4;
T_6.6 ;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x564cb32e7430;
T_7 ;
    %wait E_0x564cb32e76d0;
    %load/vec4 v0x564cb32e7c30_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x564cb32e7740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_7.4, 4;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x564cb32e7aa0_0, 0, 16;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x564cb32e7840_0;
    %pad/u 17;
    %load/vec4 v0x564cb32e7900_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x564cb32e7aa0_0, 0, 16;
    %store/vec4 v0x564cb32e7a00_0, 0, 1;
    %load/vec4 v0x564cb32e7aa0_0;
    %nor/r;
    %store/vec4 v0x564cb32e7b90_0, 0, 1;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x564cb32e7840_0;
    %load/vec4 v0x564cb32e7900_0;
    %sub;
    %store/vec4 v0x564cb32e7aa0_0, 0, 16;
    %load/vec4 v0x564cb32e7aa0_0;
    %nor/r;
    %store/vec4 v0x564cb32e7b90_0, 0, 1;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x564cb32e7840_0;
    %load/vec4 v0x564cb32e7900_0;
    %and;
    %inv;
    %store/vec4 v0x564cb32e7aa0_0, 0, 16;
    %load/vec4 v0x564cb32e7aa0_0;
    %nor/r;
    %store/vec4 v0x564cb32e7b90_0, 0, 1;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x564cb32e9ec0;
T_8 ;
    %wait E_0x564cb32ea130;
    %load/vec4 v0x564cb32ea8c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x564cb32ea6f0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x564cb32ea7b0_0;
    %load/vec4 v0x564cb32ea460_0;
    %parti/s 14, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564cb32ea1b0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x564cb32e6300;
T_9 ;
    %wait E_0x564cb32e68f0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x564cb32ecc80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564cb32ed340_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x564cb32e6300;
T_10 ;
    %wait E_0x564cb32ea130;
    %load/vec4 v0x564cb32ed340_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x564cb32ec9d0_0;
    %parti/s 4, 12, 5;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x564cb32ed340_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x564cb32ed340_0, 0;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x564cb32ed340_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x564cb32ec9d0_0;
    %parti/s 4, 12, 5;
    %cmpi/e 10, 0, 4;
    %jmp/1 T_10.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x564cb32ec9d0_0;
    %parti/s 4, 12, 5;
    %cmpi/e 9, 0, 4;
    %flag_or 4, 8;
T_10.8;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x564cb32ed340_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x564cb32ed340_0, 0;
T_10.7 ;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x564cb32ed340_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x564cb32ed340_0, 0;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x564cb32ed340_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564cb32ed340_0, 0;
T_10.11 ;
T_10.10 ;
T_10.5 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x564cb32aec30;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564cb32edb70_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564cb32edb70_0, 0;
    %end;
    .thread T_11;
    .scope S_0x564cb32aec30;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564cb32ed7c0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564cb32ed7c0_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564cb32ed7c0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564cb32ed7c0_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564cb32ed7c0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564cb32ed7c0_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564cb32ed7c0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564cb32ed7c0_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564cb32ed7c0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564cb32ed7c0_0, 0;
    %delay 5, 0;
    %end;
    .thread T_12;
    .scope S_0x564cb32aec30;
T_13 ;
    %wait E_0x564cb327b2b0;
    %vpi_call 3 49 "$display", "Instruction: %h", v0x564cb32ed990_0 {0 0 0};
    %vpi_call 3 50 "$display", "State: %h", v0x564cb32edcb0_0 {0 0 0};
    %load/vec4 v0x564cb32ede80_0;
    %pad/u 32;
    %cmpi/e 33, 0, 32;
    %jmp/0xz  T_13.0, 6;
    %vpi_call 3 52 "$display", "Add successfull" {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call 3 54 "$display", "Failed to Add with writedata=%h & dataaddr=%h", v0x564cb32ede80_0, v0x564cb32ed880_0 {0 0 0};
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "multi_cycle.v";
    "tb_add.v";
