
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \nerv_extended_wrapper
Used module:         $paramod$f21793228a2d3836bc6c202e3c71abff68ffd6d9\nerv
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans
Used module:             \QueueModuleTLB
Used module:                 \Queue
Used module:             \QueueModule
Used module:                 \Queue_3

2.2. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \nerv_extended_wrapper
Used module:         $paramod$f21793228a2d3836bc6c202e3c71abff68ffd6d9\nerv
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans
Used module:             \QueueModuleTLB
Used module:                 \Queue
Used module:             \QueueModule
Used module:                 \Queue_3
Removed 0 unused modules.
Module top_formal directly or indirectly contains formal properties -> setting "keep" attribute.
Module CheckerWrapper directly or indirectly contains formal properties -> setting "keep" attribute.
Module CheckerWithResult directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== top_formal ===

   Number of wires:                 77
   Number of wire bits:           3834
   Number of public wires:          76
   Number of public wire bits:    3833
   Number of ports:                 10
   Number of port bits:            196
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $assume                         1
     $not                            1
     CheckerWrapper                  1
     nerv_extended_wrapper           1

=== nerv_extended_wrapper ===

   Number of wires:                159
   Number of wire bits:           5522
   Number of public wires:         114
   Number of public wire bits:    4471
   Number of ports:                 76
   Number of port bits:           3833
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 83
     $and                            2
     $anyseq                        18
     $assume                         1
     $eq                             3
     $ff                            14
     $logic_and                      2
     $logic_not                      2
     $logic_or                       1
     $mem_v2                         1
     $mux                           36
     $not                            1
     $paramod$f21793228a2d3836bc6c202e3c71abff68ffd6d9\nerv      1
     $reduce_bool                    1

=== RiscvTrans ===

   Number of wires:               8856
   Number of wire bits:         454170
   Number of public wires:        8633
   Number of public wire bits:  453947
   Number of ports:                133
   Number of port bits:           7577
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7759
     $add                           20
     $and                          105
     $div                            4
     $eq                           281
     $ge                             2
     $logic_not                     19
     $lt                             8
     $mod                            4
     $mul                            4
     $mux                         7105
     $ne                             3
     $not                           18
     $or                           146
     $reduce_bool                    8
     $shl                            7
     $shr                           11
     $sshr                           7
     $sub                            4
     $xor                            3

=== RiscvCore ===

   Number of wires:                316
   Number of wire bits:          18165
   Number of public wires:         260
   Number of public wire bits:   14818
   Number of ports:                 72
   Number of port bits:           3895
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     $anyinit                       55
     $assume                         1
     $mux                           55
     $not                            1
     RiscvTrans                      1

=== Queue_3 ===

   Number of wires:                 61
   Number of wire bits:            916
   Number of public wires:          45
   Number of public wire bits:     705
   Number of ports:                 12
   Number of port bits:            276
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                            4
     $anyinit                        3
     $anyseq                         4
     $assume                         1
     $eq                             1
     $mem_v2                         3
     $mux                           11
     $ne                             1
     $not                            4

=== QueueModuleTLB ===

   Number of wires:                 19
   Number of wire bits:            523
   Number of public wires:          18
   Number of public wire bits:     522
   Number of ports:                  8
   Number of port bits:            260
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $assume                         1
     $not                            1
     Queue                           1

=== QueueModule ===

   Number of wires:                 23
   Number of wire bits:            551
   Number of public wires:          22
   Number of public wire bits:     550
   Number of ports:                 10
   Number of port bits:            274
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $assume                         1
     $not                            1
     Queue_3                         1

=== Queue ===

   Number of wires:                 50
   Number of wire bits:            869
   Number of public wires:          35
   Number of public wire bits:     665
   Number of ports:                 10
   Number of port bits:            262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     $add                            2
     $and                            4
     $anyinit                        3
     $anyseq                         3
     $assume                         1
     $eq                             1
     $mem_v2                         2
     $mux                           10
     $ne                             1
     $not                            4

=== CheckerWrapper ===

   Number of wires:                181
   Number of wire bits:           9138
   Number of public wires:         180
   Number of public wire bits:    9137
   Number of ports:                112
   Number of port bits:           5434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $assume                         1
     $not                            1
     CheckerWithResult               1

=== CheckerWithResult ===

   Number of wires:                337
   Number of wire bits:           9457
   Number of public wires:         196
   Number of public wire bits:    9316
   Number of ports:                 68
   Number of port bits:           3703
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                236
     $and                           10
     $assert                        60
     $assume                         1
     $eq                            61
     $ff                            67
     $logic_not                      2
     $mux                           26
     $not                            2
     $or                             1
     QueueModule                     2
     QueueModuleTLB                  3
     RiscvCore                       1

=== $paramod$f21793228a2d3836bc6c202e3c71abff68ffd6d9\nerv ===

   Number of wires:               2294
   Number of wire bits:          59905
   Number of public wires:         973
   Number of public wire bits:   34855
   Number of ports:                465
   Number of port bits:          14408
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2131
     $add                           41
     $and                            4
     $anyinit                      474
     $anyseq                        20
     $assume                         1
     $eq                           244
     $ge                             2
     $logic_and                    228
     $logic_not                     13
     $logic_or                       8
     $lt                             4
     $mem_v2                         1
     $mux                          979
     $ne                             2
     $not                            2
     $or                             3
     $pmux                          44
     $reduce_bool                    4
     $reduce_or                     41
     $shl                            7
     $shr                            3
     $sshr                           2
     $sub                            2
     $xor                            2

=== design hierarchy ===

   top_formal                        1
     CheckerWrapper                  1
       CheckerWithResult             1
         QueueModule                 2
           Queue_3                   1
         QueueModuleTLB              3
           Queue                     1
         RiscvCore                   1
           RiscvTrans                1
     nerv_extended_wrapper           1
       $paramod$f21793228a2d3836bc6c202e3c71abff68ffd6d9\nerv      1

   Number of wires:              12595
   Number of wire bits:         567301
   Number of public wires:       10725
   Number of public wire bits:  536448
   Number of ports:               1034
   Number of port bits:          41712
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10489
     $add                           71
     $and                          141
     $anyinit                      544
     $anyseq                        55
     $assert                        60
     $assume                        16
     $div                            4
     $eq                           594
     $ff                            81
     $ge                             4
     $logic_and                    230
     $logic_not                     36
     $logic_or                       9
     $lt                            12
     $mem_v2                        14
     $mod                            4
     $mul                            4
     $mux                         8253
     $ne                            10
     $not                           51
     $or                           150
     $pmux                          44
     $reduce_bool                   13
     $reduce_or                     41
     $shl                           14
     $shr                           14
     $sshr                           9
     $sub                            6
     $xor                            5

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module $paramod$f21793228a2d3836bc6c202e3c71abff68ffd6d9\nerv.
Creating SMT-LIBv2 representation of module Queue.
Creating SMT-LIBv2 representation of module Queue_3.
Creating SMT-LIBv2 representation of module RiscvTrans.
Creating SMT-LIBv2 representation of module QueueModule.
Creating SMT-LIBv2 representation of module QueueModuleTLB.
Creating SMT-LIBv2 representation of module RiscvCore.
Creating SMT-LIBv2 representation of module nerv_extended_wrapper.
Creating SMT-LIBv2 representation of module CheckerWithResult.
Creating SMT-LIBv2 representation of module CheckerWrapper.
Creating SMT-LIBv2 representation of module top_formal.

End of script. Logfile hash: 959b8f9eab, CPU: user 1.37s system 0.08s, MEM: 91.00 MB peak
Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 90% 2x write_smt2 (1 sec), 7% 2x read_ilang (0 sec), ...
