
-- VHDL Instantiation Created from source file sevenSegment.vhd -- 12:00:28 11/29/2019
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT sevenSegment
	PORT(
		A : IN std_logic_vector(4 downto 0);
		B : IN std_logic_vector(4 downto 0);
		C : IN std_logic_vector(4 downto 0);
		D : IN std_logic_vector(4 downto 0);
		E : IN std_logic_vector(4 downto 0);
		F : IN std_logic_vector(4 downto 0);
		G : IN std_logic_vector(4 downto 0);
		H : IN std_logic_vector(4 downto 0);
		J : IN std_logic_vector(4 downto 0);
		clk : IN std_logic;          
		SevenSegControl : OUT std_logic_vector(7 downto 0);
		SevenSegBus : OUT std_logic_vector(7 downto 0)
		);
	END COMPONENT;

	Inst_sevenSegment: sevenSegment PORT MAP(
		A => ,
		B => ,
		C => ,
		D => ,
		E => ,
		F => ,
		G => ,
		H => ,
		J => ,
		clk => ,
		SevenSegControl => ,
		SevenSegBus => 
	);


