# do Clock_097.do 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Clock_097
# 
# Top level modules:
# 	Clock_097
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Clock_097_vlg_sample_tst
# -- Compiling module Clock_097_vlg_check_tst
# -- Compiling module Clock_097_vlg_vec_tst
# 
# Top level modules:
# 	Clock_097_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver -c -voptargs=\"+acc\" -t 1ps -novopt work.Clock_097_vlg_vec_tst 
# Loading work.Clock_097_vlg_vec_tst
# Loading work.Clock_097
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading work.Clock_097_vlg_sample_tst
# Loading work.Clock_097_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# Simulation passed !
# ** Note: $finish    : Waveform.vwf.vt(452)
#    Time: 1 us  Iteration: 0  Instance: /Clock_097_vlg_vec_tst/tb_out
