<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="HW_4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="COMP_1_bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="COMP_1_bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="COMP_1_bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="COMP_1_bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="COMP_1_bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="COMP_1_bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="COMP_1_bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="COMP_1_bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="COMP_1_bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="COMP_1_bit_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="COMP_1_bit_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="COMP_1_bit_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="COMP_1_bit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="COMP_1_bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CONNECT.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CONNECT.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CONNECT.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CONNECT.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONNECT.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CONNECT.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CONNECT.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CONNECT.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CONNECT_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CONNECT_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONNECT_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CONNECT_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CON_COMP_1_bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CON_COMP_1_bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CON_COMP_1_bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CON_COMP_1_bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CON_COMP_1_bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CON_COMP_1_bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CON_COMP_1_bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CON_COMP_1_bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CON_COMP_1_bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CON_COMP_1_bit_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CON_COMP_1_bit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CON_COMP_1_bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OR_gate.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="OR_gate.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="OR_gate.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="POZ_COMPARE.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="POZ_COMPARE.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="POZ_COMPARE.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="POZ_COMPARE.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="POZ_COMPARE.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="POZ_COMPARE.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="POZ_COMPARE.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="POZ_COMPARE.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="POZ_COMPARE_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="POZ_COMPARE_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="POZ_COMPARE_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="POZ_COMPARE_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="POZ_COMPARE_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="POZ_COMPARE_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="POZ_COMPARE_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="POZ_COMPARE_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Structural_Modelling.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Structural_Modelling.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Structural_Modelling.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Structural_Modelling.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Structural_Modelling.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Structural_Modelling.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Structural_Modelling_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Structural_Modelling_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1641579551" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1641579551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641579652" xil_pn:in_ck="-5652718155281595009" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1641579652">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="COMP_1_bit.vhd"/>
      <outfile xil_pn:name="COMP_1_bit_tb.vhd"/>
      <outfile xil_pn:name="CONNECT.vhd"/>
      <outfile xil_pn:name="POZ_COMPARE.vhd"/>
      <outfile xil_pn:name="POZ_COMPARE_tb.vhd"/>
      <outfile xil_pn:name="Structural_Modelling.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1641579551" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5960804858762125168" xil_pn:start_ts="1641579551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641579551" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1226542859526361746" xil_pn:start_ts="1641579551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641579551" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2666307400056414754" xil_pn:start_ts="1641579551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641579654" xil_pn:in_ck="-5652718155281595009" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1641579654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="COMP_1_bit.vhd"/>
      <outfile xil_pn:name="COMP_1_bit_tb.vhd"/>
      <outfile xil_pn:name="CONNECT.vhd"/>
      <outfile xil_pn:name="POZ_COMPARE.vhd"/>
      <outfile xil_pn:name="POZ_COMPARE_tb.vhd"/>
      <outfile xil_pn:name="Structural_Modelling.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1641579657" xil_pn:in_ck="-5652718155281595009" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4547920493658470884" xil_pn:start_ts="1641579654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="POZ_COMPARE_tb_beh.prj"/>
      <outfile xil_pn:name="POZ_COMPARE_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1641579657" xil_pn:in_ck="-7162723749066208028" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7166468156853591703" xil_pn:start_ts="1641579657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="POZ_COMPARE_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1641404752" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1641404752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641516612" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5759870566137534760" xil_pn:start_ts="1641516612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641516612" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2666307400056414754" xil_pn:start_ts="1641516612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641516612" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1641516612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641516612" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7352062346859236246" xil_pn:start_ts="1641516612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641516612" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1641516612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641516612" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8348559599108050664" xil_pn:start_ts="1641516612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1645959248" xil_pn:in_ck="1317745352719863385" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="708351349234572795" xil_pn:start_ts="1645959238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="COMP_1_bit.ngr"/>
      <outfile xil_pn:name="CONNECT.ngr"/>
      <outfile xil_pn:name="POZ_COMPARE.lso"/>
      <outfile xil_pn:name="POZ_COMPARE.ngc"/>
      <outfile xil_pn:name="POZ_COMPARE.ngr"/>
      <outfile xil_pn:name="POZ_COMPARE.prj"/>
      <outfile xil_pn:name="POZ_COMPARE.stx"/>
      <outfile xil_pn:name="POZ_COMPARE.syr"/>
      <outfile xil_pn:name="POZ_COMPARE.xst"/>
      <outfile xil_pn:name="POZ_COMPARE_tb_beh.prj"/>
      <outfile xil_pn:name="POZ_COMPARE_tb_stx_beh.prj"/>
      <outfile xil_pn:name="POZ_COMPARE_vhdl.prj"/>
      <outfile xil_pn:name="POZ_COMPARE_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
