--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

Design file:              LAB2.ncd
Physical constraint file: LAB2.pcf
Device,package,speed:     xc3s400a,ft256,-4 (PRODUCTION 1.42 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;

 5265202118232 paths analyzed, 8060 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  47.368ns.
--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_tquotient_13 (SLICE_X10Y70.CE), 14326264851 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_tquotient_13 (FF)
  Requirement:          62.500ns
  Data Path Delay:      47.226ns (Levels of Logic = 74)
  Clock Path Skew:      -0.142ns (0.546 - 0.688)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_tquotient_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X29Y69.G2      net (fanout=13)       2.191   cpu0_idecode_AluControl<3>
    SLICE_X29Y69.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_xor0000
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X24Y68.G3      net (fanout=3)        0.400   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X24Y68.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X24Y64.G1      net (fanout=34)       1.099   cpu0_ialu_div_N3
    SLICE_X24Y64.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X27Y65.G2      net (fanout=2)        0.458   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X27Y65.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X27Y64.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X27Y64.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X26Y65.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X26Y65.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X46Y59.F2      net (fanout=5)        1.525   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X46Y59.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X45Y51.G4      net (fanout=105)      2.677   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X45Y51.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00001
    SLICE_X44Y64.BY      net (fanout=5)        1.315   cpu0_ialu_div_tremainder_0_mux0000
    SLICE_X44Y64.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X46Y52.F3      net (fanout=135)      2.640   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X46Y52.X       Tilo                  0.692   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_7_mux00011
    SLICE_X45Y60.BX      net (fanout=5)        2.128   cpu0_ialu_div_tremainder_7_mux0001
    SLICE_X45Y60.COUT    Tbxcy                 0.967   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X42Y57.G4      net (fanout=155)      2.727   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X42Y57.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<1>
                                                       cpu0_ialu_div_tremainder_0_mux00021
    SLICE_X43Y57.BY      net (fanout=4)        0.682   cpu0_ialu_div_tremainder_0_mux0002
    SLICE_X43Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X12Y72.F1      net (fanout=117)      3.665   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X12Y72.X       Tilo                  0.692   cpu0_ialu_div_tquotient_0_not00012327
                                                       cpu0_ialu_div_tquotient_0_not00012327
    SLICE_X12Y73.F2      net (fanout=1)        0.381   cpu0_ialu_div_tquotient_0_not00012327
    SLICE_X12Y73.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012340
    SLICE_X6Y77.G3       net (fanout=10)       0.968   cpu0_ialu_div_N171
    SLICE_X6Y77.Y        Tilo                  0.707   cpu0_ialu_div_tquotient_22_not0001
                                                       cpu0_ialu_div_N51
    SLICE_X7Y72.F1       net (fanout=12)       1.066   cpu0_ialu_div_N5
    SLICE_X7Y72.X        Tilo                  0.643   cpu0_ialu_div_tquotient_13_not0001
                                                       cpu0_ialu_div_tquotient_13_not00011
    SLICE_X10Y70.CE      net (fanout=1)        1.493   cpu0_ialu_div_tquotient_13_not0001
    SLICE_X10Y70.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<13>
                                                       cpu0_ialu_div_tquotient_13
    -------------------------------------------------  ---------------------------
    Total                                     47.226ns (21.811ns logic, 25.415ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_tquotient_13 (FF)
  Requirement:          62.500ns
  Data Path Delay:      47.126ns (Levels of Logic = 74)
  Clock Path Skew:      -0.142ns (0.546 - 0.688)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_tquotient_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X29Y69.G2      net (fanout=13)       2.191   cpu0_idecode_AluControl<3>
    SLICE_X29Y69.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_xor0000
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X24Y68.G3      net (fanout=3)        0.400   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X24Y68.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X24Y64.G1      net (fanout=34)       1.099   cpu0_ialu_div_N3
    SLICE_X24Y64.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X27Y65.G2      net (fanout=2)        0.458   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X27Y65.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X27Y64.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X27Y64.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X26Y65.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X26Y65.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X46Y59.F2      net (fanout=5)        1.525   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X46Y59.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X45Y51.G4      net (fanout=105)      2.677   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X45Y51.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00001
    SLICE_X44Y64.BY      net (fanout=5)        1.315   cpu0_ialu_div_tremainder_0_mux0000
    SLICE_X44Y64.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X46Y52.F3      net (fanout=135)      2.640   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X46Y52.X       Tilo                  0.692   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_7_mux00011
    SLICE_X45Y60.BX      net (fanout=5)        2.128   cpu0_ialu_div_tremainder_7_mux0001
    SLICE_X45Y60.COUT    Tbxcy                 0.967   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X42Y57.G4      net (fanout=155)      2.727   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X42Y57.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<1>
                                                       cpu0_ialu_div_tremainder_0_mux00021
    SLICE_X43Y57.BY      net (fanout=4)        0.682   cpu0_ialu_div_tremainder_0_mux0002
    SLICE_X43Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X12Y73.G4      net (fanout=117)      3.888   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X12Y73.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012319_SW0
    SLICE_X12Y73.F3      net (fanout=1)        0.043   cpu0_ialu_div_tquotient_0_not00012319_SW0/O
    SLICE_X12Y73.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012340
    SLICE_X6Y77.G3       net (fanout=10)       0.968   cpu0_ialu_div_N171
    SLICE_X6Y77.Y        Tilo                  0.707   cpu0_ialu_div_tquotient_22_not0001
                                                       cpu0_ialu_div_N51
    SLICE_X7Y72.F1       net (fanout=12)       1.066   cpu0_ialu_div_N5
    SLICE_X7Y72.X        Tilo                  0.643   cpu0_ialu_div_tquotient_13_not0001
                                                       cpu0_ialu_div_tquotient_13_not00011
    SLICE_X10Y70.CE      net (fanout=1)        1.493   cpu0_ialu_div_tquotient_13_not0001
    SLICE_X10Y70.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<13>
                                                       cpu0_ialu_div_tquotient_13
    -------------------------------------------------  ---------------------------
    Total                                     47.126ns (21.826ns logic, 25.300ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_tquotient_13 (FF)
  Requirement:          62.500ns
  Data Path Delay:      46.936ns (Levels of Logic = 75)
  Clock Path Skew:      -0.142ns (0.546 - 0.688)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_tquotient_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X29Y69.G2      net (fanout=13)       2.191   cpu0_idecode_AluControl<3>
    SLICE_X29Y69.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_xor0000
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X24Y68.G3      net (fanout=3)        0.400   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X24Y68.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X24Y64.G1      net (fanout=34)       1.099   cpu0_ialu_div_N3
    SLICE_X24Y64.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X27Y65.G2      net (fanout=2)        0.458   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X27Y65.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X27Y64.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X27Y64.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X26Y65.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X26Y65.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X46Y59.F2      net (fanout=5)        1.525   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X46Y59.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X45Y51.G4      net (fanout=105)      2.677   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X45Y51.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00001
    SLICE_X44Y64.BY      net (fanout=5)        1.315   cpu0_ialu_div_tremainder_0_mux0000
    SLICE_X44Y64.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X45Y54.F4      net (fanout=135)      2.308   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X45Y54.X       Tilo                  0.643   cpu0_ialu_div_tremainder_6_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00011
    SLICE_X45Y59.BY      net (fanout=5)        2.060   cpu0_ialu_div_tremainder_6_mux0001
    SLICE_X45Y59.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X42Y57.G4      net (fanout=155)      2.727   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X42Y57.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<1>
                                                       cpu0_ialu_div_tremainder_0_mux00021
    SLICE_X43Y57.BY      net (fanout=4)        0.682   cpu0_ialu_div_tremainder_0_mux0002
    SLICE_X43Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X12Y72.F1      net (fanout=117)      3.665   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X12Y72.X       Tilo                  0.692   cpu0_ialu_div_tquotient_0_not00012327
                                                       cpu0_ialu_div_tquotient_0_not00012327
    SLICE_X12Y73.F2      net (fanout=1)        0.381   cpu0_ialu_div_tquotient_0_not00012327
    SLICE_X12Y73.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012340
    SLICE_X6Y77.G3       net (fanout=10)       0.968   cpu0_ialu_div_N171
    SLICE_X6Y77.Y        Tilo                  0.707   cpu0_ialu_div_tquotient_22_not0001
                                                       cpu0_ialu_div_N51
    SLICE_X7Y72.F1       net (fanout=12)       1.066   cpu0_ialu_div_N5
    SLICE_X7Y72.X        Tilo                  0.643   cpu0_ialu_div_tquotient_13_not0001
                                                       cpu0_ialu_div_tquotient_13_not00011
    SLICE_X10Y70.CE      net (fanout=1)        1.493   cpu0_ialu_div_tquotient_13_not0001
    SLICE_X10Y70.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<13>
                                                       cpu0_ialu_div_tquotient_13
    -------------------------------------------------  ---------------------------
    Total                                     46.936ns (21.921ns logic, 25.015ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_tquotient_0 (SLICE_X12Y64.CE), 21289397539 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_tquotient_0 (FF)
  Requirement:          62.500ns
  Data Path Delay:      46.985ns (Levels of Logic = 74)
  Clock Path Skew:      -0.114ns (0.574 - 0.688)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_tquotient_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X29Y69.G2      net (fanout=13)       2.191   cpu0_idecode_AluControl<3>
    SLICE_X29Y69.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_xor0000
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X24Y68.G3      net (fanout=3)        0.400   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X24Y68.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X24Y64.G1      net (fanout=34)       1.099   cpu0_ialu_div_N3
    SLICE_X24Y64.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X27Y65.G2      net (fanout=2)        0.458   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X27Y65.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X27Y64.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X27Y64.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X26Y65.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X26Y65.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X46Y59.F2      net (fanout=5)        1.525   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X46Y59.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X45Y51.G4      net (fanout=105)      2.677   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X45Y51.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00001
    SLICE_X44Y64.BY      net (fanout=5)        1.315   cpu0_ialu_div_tremainder_0_mux0000
    SLICE_X44Y64.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X46Y52.F3      net (fanout=135)      2.640   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X46Y52.X       Tilo                  0.692   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_7_mux00011
    SLICE_X45Y60.BX      net (fanout=5)        2.128   cpu0_ialu_div_tremainder_7_mux0001
    SLICE_X45Y60.COUT    Tbxcy                 0.967   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X42Y57.G4      net (fanout=155)      2.727   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X42Y57.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<1>
                                                       cpu0_ialu_div_tremainder_0_mux00021
    SLICE_X43Y57.BY      net (fanout=4)        0.682   cpu0_ialu_div_tremainder_0_mux0002
    SLICE_X43Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X12Y72.F1      net (fanout=117)      3.665   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X12Y72.X       Tilo                  0.692   cpu0_ialu_div_tquotient_0_not00012327
                                                       cpu0_ialu_div_tquotient_0_not00012327
    SLICE_X12Y73.F2      net (fanout=1)        0.381   cpu0_ialu_div_tquotient_0_not00012327
    SLICE_X12Y73.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012340
    SLICE_X6Y77.G3       net (fanout=10)       0.968   cpu0_ialu_div_N171
    SLICE_X6Y77.Y        Tilo                  0.707   cpu0_ialu_div_tquotient_22_not0001
                                                       cpu0_ialu_div_N51
    SLICE_X5Y73.G3       net (fanout=12)       1.077   cpu0_ialu_div_N5
    SLICE_X5Y73.Y        Tilo                  0.648   cpu0_ialu_div_tquotient_12_not0001
                                                       cpu0_ialu_div_tquotient_0_not00011
    SLICE_X12Y64.CE      net (fanout=1)        1.236   cpu0_ialu_div_tquotient_0_not0001
    SLICE_X12Y64.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<0>
                                                       cpu0_ialu_div_tquotient_0
    -------------------------------------------------  ---------------------------
    Total                                     46.985ns (21.816ns logic, 25.169ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_tquotient_0 (FF)
  Requirement:          62.500ns
  Data Path Delay:      46.885ns (Levels of Logic = 74)
  Clock Path Skew:      -0.114ns (0.574 - 0.688)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_tquotient_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X29Y69.G2      net (fanout=13)       2.191   cpu0_idecode_AluControl<3>
    SLICE_X29Y69.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_xor0000
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X24Y68.G3      net (fanout=3)        0.400   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X24Y68.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X24Y64.G1      net (fanout=34)       1.099   cpu0_ialu_div_N3
    SLICE_X24Y64.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X27Y65.G2      net (fanout=2)        0.458   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X27Y65.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X27Y64.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X27Y64.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X26Y65.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X26Y65.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X46Y59.F2      net (fanout=5)        1.525   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X46Y59.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X45Y51.G4      net (fanout=105)      2.677   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X45Y51.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00001
    SLICE_X44Y64.BY      net (fanout=5)        1.315   cpu0_ialu_div_tremainder_0_mux0000
    SLICE_X44Y64.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X46Y52.F3      net (fanout=135)      2.640   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X46Y52.X       Tilo                  0.692   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_7_mux00011
    SLICE_X45Y60.BX      net (fanout=5)        2.128   cpu0_ialu_div_tremainder_7_mux0001
    SLICE_X45Y60.COUT    Tbxcy                 0.967   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X42Y57.G4      net (fanout=155)      2.727   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X42Y57.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<1>
                                                       cpu0_ialu_div_tremainder_0_mux00021
    SLICE_X43Y57.BY      net (fanout=4)        0.682   cpu0_ialu_div_tremainder_0_mux0002
    SLICE_X43Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X12Y73.G4      net (fanout=117)      3.888   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X12Y73.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012319_SW0
    SLICE_X12Y73.F3      net (fanout=1)        0.043   cpu0_ialu_div_tquotient_0_not00012319_SW0/O
    SLICE_X12Y73.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012340
    SLICE_X6Y77.G3       net (fanout=10)       0.968   cpu0_ialu_div_N171
    SLICE_X6Y77.Y        Tilo                  0.707   cpu0_ialu_div_tquotient_22_not0001
                                                       cpu0_ialu_div_N51
    SLICE_X5Y73.G3       net (fanout=12)       1.077   cpu0_ialu_div_N5
    SLICE_X5Y73.Y        Tilo                  0.648   cpu0_ialu_div_tquotient_12_not0001
                                                       cpu0_ialu_div_tquotient_0_not00011
    SLICE_X12Y64.CE      net (fanout=1)        1.236   cpu0_ialu_div_tquotient_0_not0001
    SLICE_X12Y64.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<0>
                                                       cpu0_ialu_div_tquotient_0
    -------------------------------------------------  ---------------------------
    Total                                     46.885ns (21.831ns logic, 25.054ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_tquotient_0 (FF)
  Requirement:          62.500ns
  Data Path Delay:      46.695ns (Levels of Logic = 75)
  Clock Path Skew:      -0.114ns (0.574 - 0.688)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_tquotient_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X29Y69.G2      net (fanout=13)       2.191   cpu0_idecode_AluControl<3>
    SLICE_X29Y69.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_xor0000
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X24Y68.G3      net (fanout=3)        0.400   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X24Y68.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X24Y64.G1      net (fanout=34)       1.099   cpu0_ialu_div_N3
    SLICE_X24Y64.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X27Y65.G2      net (fanout=2)        0.458   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X27Y65.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X27Y64.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X27Y64.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X26Y65.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X26Y65.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X46Y59.F2      net (fanout=5)        1.525   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X46Y59.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X45Y51.G4      net (fanout=105)      2.677   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X45Y51.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00001
    SLICE_X44Y64.BY      net (fanout=5)        1.315   cpu0_ialu_div_tremainder_0_mux0000
    SLICE_X44Y64.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X45Y54.F4      net (fanout=135)      2.308   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X45Y54.X       Tilo                  0.643   cpu0_ialu_div_tremainder_6_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00011
    SLICE_X45Y59.BY      net (fanout=5)        2.060   cpu0_ialu_div_tremainder_6_mux0001
    SLICE_X45Y59.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X42Y57.G4      net (fanout=155)      2.727   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X42Y57.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<1>
                                                       cpu0_ialu_div_tremainder_0_mux00021
    SLICE_X43Y57.BY      net (fanout=4)        0.682   cpu0_ialu_div_tremainder_0_mux0002
    SLICE_X43Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X12Y72.F1      net (fanout=117)      3.665   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X12Y72.X       Tilo                  0.692   cpu0_ialu_div_tquotient_0_not00012327
                                                       cpu0_ialu_div_tquotient_0_not00012327
    SLICE_X12Y73.F2      net (fanout=1)        0.381   cpu0_ialu_div_tquotient_0_not00012327
    SLICE_X12Y73.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012340
    SLICE_X6Y77.G3       net (fanout=10)       0.968   cpu0_ialu_div_N171
    SLICE_X6Y77.Y        Tilo                  0.707   cpu0_ialu_div_tquotient_22_not0001
                                                       cpu0_ialu_div_N51
    SLICE_X5Y73.G3       net (fanout=12)       1.077   cpu0_ialu_div_N5
    SLICE_X5Y73.Y        Tilo                  0.648   cpu0_ialu_div_tquotient_12_not0001
                                                       cpu0_ialu_div_tquotient_0_not00011
    SLICE_X12Y64.CE      net (fanout=1)        1.236   cpu0_ialu_div_tquotient_0_not0001
    SLICE_X12Y64.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<0>
                                                       cpu0_ialu_div_tquotient_0
    -------------------------------------------------  ---------------------------
    Total                                     46.695ns (21.926ns logic, 24.769ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_tquotient_12 (SLICE_X10Y71.CE), 21289397539 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_tquotient_12 (FF)
  Requirement:          62.500ns
  Data Path Delay:      46.715ns (Levels of Logic = 74)
  Clock Path Skew:      -0.142ns (0.546 - 0.688)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_tquotient_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X29Y69.G2      net (fanout=13)       2.191   cpu0_idecode_AluControl<3>
    SLICE_X29Y69.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_xor0000
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X24Y68.G3      net (fanout=3)        0.400   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X24Y68.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X24Y64.G1      net (fanout=34)       1.099   cpu0_ialu_div_N3
    SLICE_X24Y64.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X27Y65.G2      net (fanout=2)        0.458   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X27Y65.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X27Y64.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X27Y64.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X26Y65.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X26Y65.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X46Y59.F2      net (fanout=5)        1.525   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X46Y59.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X45Y51.G4      net (fanout=105)      2.677   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X45Y51.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00001
    SLICE_X44Y64.BY      net (fanout=5)        1.315   cpu0_ialu_div_tremainder_0_mux0000
    SLICE_X44Y64.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X46Y52.F3      net (fanout=135)      2.640   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X46Y52.X       Tilo                  0.692   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_7_mux00011
    SLICE_X45Y60.BX      net (fanout=5)        2.128   cpu0_ialu_div_tremainder_7_mux0001
    SLICE_X45Y60.COUT    Tbxcy                 0.967   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X42Y57.G4      net (fanout=155)      2.727   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X42Y57.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<1>
                                                       cpu0_ialu_div_tremainder_0_mux00021
    SLICE_X43Y57.BY      net (fanout=4)        0.682   cpu0_ialu_div_tremainder_0_mux0002
    SLICE_X43Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X12Y72.F1      net (fanout=117)      3.665   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X12Y72.X       Tilo                  0.692   cpu0_ialu_div_tquotient_0_not00012327
                                                       cpu0_ialu_div_tquotient_0_not00012327
    SLICE_X12Y73.F2      net (fanout=1)        0.381   cpu0_ialu_div_tquotient_0_not00012327
    SLICE_X12Y73.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012340
    SLICE_X6Y77.G3       net (fanout=10)       0.968   cpu0_ialu_div_N171
    SLICE_X6Y77.Y        Tilo                  0.707   cpu0_ialu_div_tquotient_22_not0001
                                                       cpu0_ialu_div_N51
    SLICE_X5Y73.F1       net (fanout=12)       1.428   cpu0_ialu_div_N5
    SLICE_X5Y73.X        Tilo                  0.643   cpu0_ialu_div_tquotient_12_not0001
                                                       cpu0_ialu_div_tquotient_12_not00011
    SLICE_X10Y71.CE      net (fanout=1)        0.620   cpu0_ialu_div_tquotient_12_not0001
    SLICE_X10Y71.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<12>
                                                       cpu0_ialu_div_tquotient_12
    -------------------------------------------------  ---------------------------
    Total                                     46.715ns (21.811ns logic, 24.904ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_tquotient_12 (FF)
  Requirement:          62.500ns
  Data Path Delay:      46.615ns (Levels of Logic = 74)
  Clock Path Skew:      -0.142ns (0.546 - 0.688)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_tquotient_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X29Y69.G2      net (fanout=13)       2.191   cpu0_idecode_AluControl<3>
    SLICE_X29Y69.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_xor0000
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X24Y68.G3      net (fanout=3)        0.400   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X24Y68.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X24Y64.G1      net (fanout=34)       1.099   cpu0_ialu_div_N3
    SLICE_X24Y64.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X27Y65.G2      net (fanout=2)        0.458   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X27Y65.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X27Y64.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X27Y64.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X26Y65.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X26Y65.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X46Y59.F2      net (fanout=5)        1.525   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X46Y59.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X45Y51.G4      net (fanout=105)      2.677   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X45Y51.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00001
    SLICE_X44Y64.BY      net (fanout=5)        1.315   cpu0_ialu_div_tremainder_0_mux0000
    SLICE_X44Y64.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X46Y52.F3      net (fanout=135)      2.640   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X46Y52.X       Tilo                  0.692   cpu0_ialu_div_tremainder_7_mux0001
                                                       cpu0_ialu_div_tremainder_7_mux00011
    SLICE_X45Y60.BX      net (fanout=5)        2.128   cpu0_ialu_div_tremainder_7_mux0001
    SLICE_X45Y60.COUT    Tbxcy                 0.967   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X42Y57.G4      net (fanout=155)      2.727   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X42Y57.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<1>
                                                       cpu0_ialu_div_tremainder_0_mux00021
    SLICE_X43Y57.BY      net (fanout=4)        0.682   cpu0_ialu_div_tremainder_0_mux0002
    SLICE_X43Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X12Y73.G4      net (fanout=117)      3.888   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X12Y73.Y       Tilo                  0.707   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012319_SW0
    SLICE_X12Y73.F3      net (fanout=1)        0.043   cpu0_ialu_div_tquotient_0_not00012319_SW0/O
    SLICE_X12Y73.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012340
    SLICE_X6Y77.G3       net (fanout=10)       0.968   cpu0_ialu_div_N171
    SLICE_X6Y77.Y        Tilo                  0.707   cpu0_ialu_div_tquotient_22_not0001
                                                       cpu0_ialu_div_N51
    SLICE_X5Y73.F1       net (fanout=12)       1.428   cpu0_ialu_div_N5
    SLICE_X5Y73.X        Tilo                  0.643   cpu0_ialu_div_tquotient_12_not0001
                                                       cpu0_ialu_div_tquotient_12_not00011
    SLICE_X10Y71.CE      net (fanout=1)        0.620   cpu0_ialu_div_tquotient_12_not0001
    SLICE_X10Y71.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<12>
                                                       cpu0_ialu_div_tquotient_12
    -------------------------------------------------  ---------------------------
    Total                                     46.615ns (21.826ns logic, 24.789ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluControl_3 (FF)
  Destination:          cpu0_ialu_div_tquotient_12 (FF)
  Requirement:          62.500ns
  Data Path Delay:      46.425ns (Levels of Logic = 75)
  Clock Path Skew:      -0.142ns (0.546 - 0.688)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluControl_3 to cpu0_ialu_div_tquotient_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y52.XQ      Tcko                  0.631   cpu0_idecode_AluControl<3>
                                                       cpu0_idecode_AluControl_3
    SLICE_X29Y69.G2      net (fanout=13)       2.191   cpu0_idecode_AluControl<3>
    SLICE_X29Y69.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_xor0000
                                                       cpu0_ialu_divIsSigned_cmp_eq000011_1
    SLICE_X24Y68.G3      net (fanout=3)        0.400   cpu0_ialu_divIsSigned_cmp_eq000011
    SLICE_X24Y68.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<25>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux00011011
    SLICE_X24Y64.G1      net (fanout=34)       1.099   cpu0_ialu_div_N3
    SLICE_X24Y64.Y       Tilo                  0.707   cpu0_ialu_div_cOperand1<19>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0001221
    SLICE_X27Y65.G2      net (fanout=2)        0.458   cpu0_ialu_div_Mmux_cOperand1_mux0002_82
    SLICE_X27Y65.F5      Tif5                  0.773   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_82_rt
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF5.I0
    SLICE_X27Y64.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/F5.I0
    SLICE_X27Y64.FX      Tinbfx                0.254   cpu0_ialu_div_cOperand1<22>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6/MUXF6
    SLICE_X26Y65.FXINB   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_5_f6
    SLICE_X26Y65.FX      Tinbfx                0.285   cpu0_ialu_div_cOperand1<26>
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.FXINA   net (fanout=1)        0.000   cpu0_ialu_div_Mmux_cOperand1_mux0002_3_f7
    SLICE_X27Y65.Y       Tif6y                 0.291   cpu0_ialu_div_cOperand1_mux0002
                                                       cpu0_ialu_div_Mmux_cOperand1_mux0002_2_f8
    SLICE_X46Y59.F2      net (fanout=5)        1.525   cpu0_ialu_div_cOperand1_mux0002
    SLICE_X46Y59.COUT    Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<0>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<1>
    SLICE_X46Y60.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X46Y61.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X46Y62.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X46Y63.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X46Y64.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X46Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X46Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X46Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X46Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X46Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X46Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X46Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X46Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X46Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X46Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X45Y51.G4      net (fanout=105)      2.677   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X45Y51.Y       Tilo                  0.648   cpu0_ialu_div_tremainder_1_mux0001
                                                       cpu0_ialu_div_tremainder_0_mux00001
    SLICE_X44Y64.BY      net (fanout=5)        1.315   cpu0_ialu_div_tremainder_0_mux0000
    SLICE_X44Y64.COUT    Tbycy                 1.095   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<1>
    SLICE_X44Y65.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X44Y66.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X44Y67.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X44Y68.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X44Y69.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X44Y70.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X44Y71.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X44Y72.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X44Y73.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X44Y74.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X44Y75.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X44Y76.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X44Y77.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X44Y78.COUT    Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X44Y79.COUT    Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X45Y54.F4      net (fanout=135)      2.308   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X45Y54.X       Tilo                  0.643   cpu0_ialu_div_tremainder_6_mux0001
                                                       cpu0_ialu_div_tremainder_6_mux00011
    SLICE_X45Y59.BY      net (fanout=5)        2.060   cpu0_ialu_div_tremainder_6_mux0001
    SLICE_X45Y59.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X45Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X45Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X45Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X45Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X45Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X45Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X45Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X45Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X45Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X45Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X45Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X45Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X42Y57.G4      net (fanout=155)      2.727   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X42Y57.Y       Tilo                  0.707   cpu0_ialu_div_tremainder<1>
                                                       cpu0_ialu_div_tremainder_0_mux00021
    SLICE_X43Y57.BY      net (fanout=4)        0.682   cpu0_ialu_div_tremainder_0_mux0002
    SLICE_X43Y57.COUT    Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<1>
    SLICE_X43Y58.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X43Y59.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X43Y60.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X43Y61.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X43Y62.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X43Y63.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X43Y64.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X43Y65.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X43Y66.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X43Y67.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X43Y68.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X43Y69.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X43Y70.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X43Y71.COUT    Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.CIN     net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X43Y72.COUT    Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X12Y72.F1      net (fanout=117)      3.665   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X12Y72.X       Tilo                  0.692   cpu0_ialu_div_tquotient_0_not00012327
                                                       cpu0_ialu_div_tquotient_0_not00012327
    SLICE_X12Y73.F2      net (fanout=1)        0.381   cpu0_ialu_div_tquotient_0_not00012327
    SLICE_X12Y73.X       Tilo                  0.692   cpu0_ialu_div_N171
                                                       cpu0_ialu_div_tquotient_0_not00012340
    SLICE_X6Y77.G3       net (fanout=10)       0.968   cpu0_ialu_div_N171
    SLICE_X6Y77.Y        Tilo                  0.707   cpu0_ialu_div_tquotient_22_not0001
                                                       cpu0_ialu_div_N51
    SLICE_X5Y73.F1       net (fanout=12)       1.428   cpu0_ialu_div_N5
    SLICE_X5Y73.X        Tilo                  0.643   cpu0_ialu_div_tquotient_12_not0001
                                                       cpu0_ialu_div_tquotient_12_not00011
    SLICE_X10Y71.CE      net (fanout=1)        0.620   cpu0_ialu_div_tquotient_12_not0001
    SLICE_X10Y71.CLK     Tceck                 0.311   cpu0_ialu_div_tquotient<12>
                                                       cpu0_ialu_div_tquotient_12
    -------------------------------------------------  ---------------------------
    Total                                     46.425ns (21.921ns logic, 24.504ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X18Y26.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.677ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.276 - 0.231)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y27.YQ      Tcko                  0.464   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X18Y26.BY      net (fanout=2)        0.384   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_I
    SLICE_X18Y26.CLK     Tdh         (-Th)     0.126   mcs0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<11>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.338ns logic, 0.384ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X18Y22.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.680ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.266 - 0.224)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.YQ      Tcko                  0.464   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X18Y22.BY      net (fanout=2)        0.384   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/pc_I
    SLICE_X18Y22.CLK     Tdh         (-Th)     0.126   mcs0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<3>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.338ns logic, 0.384ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X12Y29.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.259 - 0.238)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.YQ      Tcko                  0.464   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X12Y29.BY      net (fanout=2)        0.428   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I
    SLICE_X12Y29.CLK     Tdh         (-Th)     0.126   mcs0/U0/microblaze_I/MicroBlaze_Core_I/imm_Value<15>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.338ns logic, 0.428ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y7.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X0Y7.CLKB
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   47.368|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5265202118232 paths, 0 nets, and 24455 connections

Design statistics:
   Minimum period:  47.368ns{1}   (Maximum frequency:  21.111MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 08 02:28:31 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 265 MB



