{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 07 15:27:28 2017 " "Info: Processing started: Fri Apr 07 15:27:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VGA_BALL -c VGA_BALL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA_BALL -c VGA_BALL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Vert_sync " "Info: Assuming node \"Vert_sync\" is an undefined clock" {  } { { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Vert_sync" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Vert_sync register register Ball_Y_motion\[2\] Ball_Y_pos\[9\] 420.17 MHz Internal " "Info: Clock \"Vert_sync\" Internal fmax is restricted to 420.17 MHz between source register \"Ball_Y_motion\[2\]\" and destination register \"Ball_Y_pos\[9\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.913 ns + Longest register register " "Info: + Longest register to register delay is 1.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ball_Y_motion\[2\] 1 REG LCFF_X35_Y35_N1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y35_N1; Fanout = 18; REG Node = 'Ball_Y_motion\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ball_Y_motion[2] } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.504 ns) 1.064 ns Ball_Y_pos\[3\]~14 2 COMB LCCOMB_X35_Y35_N14 2 " "Info: 2: + IC(0.560 ns) + CELL(0.504 ns) = 1.064 ns; Loc. = LCCOMB_X35_Y35_N14; Fanout = 2; COMB Node = 'Ball_Y_pos\[3\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { Ball_Y_motion[2] Ball_Y_pos[3]~14 } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.135 ns Ball_Y_pos\[4\]~16 3 COMB LCCOMB_X35_Y35_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.135 ns; Loc. = LCCOMB_X35_Y35_N16; Fanout = 2; COMB Node = 'Ball_Y_pos\[4\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Ball_Y_pos[3]~14 Ball_Y_pos[4]~16 } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.206 ns Ball_Y_pos\[5\]~18 4 COMB LCCOMB_X35_Y35_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.206 ns; Loc. = LCCOMB_X35_Y35_N18; Fanout = 2; COMB Node = 'Ball_Y_pos\[5\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Ball_Y_pos[4]~16 Ball_Y_pos[5]~18 } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.277 ns Ball_Y_pos\[6\]~20 5 COMB LCCOMB_X35_Y35_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.277 ns; Loc. = LCCOMB_X35_Y35_N20; Fanout = 2; COMB Node = 'Ball_Y_pos\[6\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Ball_Y_pos[5]~18 Ball_Y_pos[6]~20 } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.348 ns Ball_Y_pos\[7\]~22 6 COMB LCCOMB_X35_Y35_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.348 ns; Loc. = LCCOMB_X35_Y35_N22; Fanout = 2; COMB Node = 'Ball_Y_pos\[7\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Ball_Y_pos[6]~20 Ball_Y_pos[7]~22 } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.419 ns Ball_Y_pos\[8\]~24 7 COMB LCCOMB_X35_Y35_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.419 ns; Loc. = LCCOMB_X35_Y35_N24; Fanout = 1; COMB Node = 'Ball_Y_pos\[8\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Ball_Y_pos[7]~22 Ball_Y_pos[8]~24 } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.829 ns Ball_Y_pos\[9\]~25 8 COMB LCCOMB_X35_Y35_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.829 ns; Loc. = LCCOMB_X35_Y35_N26; Fanout = 1; COMB Node = 'Ball_Y_pos\[9\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Ball_Y_pos[8]~24 Ball_Y_pos[9]~25 } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.913 ns Ball_Y_pos\[9\] 9 REG LCFF_X35_Y35_N27 4 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 1.913 ns; Loc. = LCFF_X35_Y35_N27; Fanout = 4; REG Node = 'Ball_Y_pos\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Ball_Y_pos[9]~25 Ball_Y_pos[9] } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.353 ns ( 70.73 % ) " "Info: Total cell delay = 1.353 ns ( 70.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.560 ns ( 29.27 % ) " "Info: Total interconnect delay = 0.560 ns ( 29.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { Ball_Y_motion[2] Ball_Y_pos[3]~14 Ball_Y_pos[4]~16 Ball_Y_pos[5]~18 Ball_Y_pos[6]~20 Ball_Y_pos[7]~22 Ball_Y_pos[8]~24 Ball_Y_pos[9]~25 Ball_Y_pos[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.913 ns" { Ball_Y_motion[2] {} Ball_Y_pos[3]~14 {} Ball_Y_pos[4]~16 {} Ball_Y_pos[5]~18 {} Ball_Y_pos[6]~20 {} Ball_Y_pos[7]~22 {} Ball_Y_pos[8]~24 {} Ball_Y_pos[9]~25 {} Ball_Y_pos[9] {} } { 0.000ns 0.560ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Vert_sync destination 2.671 ns + Shortest register " "Info: + Shortest clock path from clock \"Vert_sync\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Vert_sync 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Vert_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Vert_sync } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Vert_sync~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'Vert_sync~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Vert_sync Vert_sync~clkctrl } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns Ball_Y_pos\[9\] 3 REG LCFF_X35_Y35_N27 4 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X35_Y35_N27; Fanout = 4; REG Node = 'Ball_Y_pos\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { Vert_sync~clkctrl Ball_Y_pos[9] } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Vert_sync Vert_sync~clkctrl Ball_Y_pos[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { Vert_sync {} Vert_sync~combout {} Vert_sync~clkctrl {} Ball_Y_pos[9] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Vert_sync source 2.671 ns - Longest register " "Info: - Longest clock path from clock \"Vert_sync\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Vert_sync 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Vert_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Vert_sync } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Vert_sync~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'Vert_sync~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Vert_sync Vert_sync~clkctrl } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns Ball_Y_motion\[2\] 3 REG LCFF_X35_Y35_N1 18 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X35_Y35_N1; Fanout = 18; REG Node = 'Ball_Y_motion\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { Vert_sync~clkctrl Ball_Y_motion[2] } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Vert_sync Vert_sync~clkctrl Ball_Y_motion[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { Vert_sync {} Vert_sync~combout {} Vert_sync~clkctrl {} Ball_Y_motion[2] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Vert_sync Vert_sync~clkctrl Ball_Y_pos[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { Vert_sync {} Vert_sync~combout {} Vert_sync~clkctrl {} Ball_Y_pos[9] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Vert_sync Vert_sync~clkctrl Ball_Y_motion[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { Vert_sync {} Vert_sync~combout {} Vert_sync~clkctrl {} Ball_Y_motion[2] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 56 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { Ball_Y_motion[2] Ball_Y_pos[3]~14 Ball_Y_pos[4]~16 Ball_Y_pos[5]~18 Ball_Y_pos[6]~20 Ball_Y_pos[7]~22 Ball_Y_pos[8]~24 Ball_Y_pos[9]~25 Ball_Y_pos[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.913 ns" { Ball_Y_motion[2] {} Ball_Y_pos[3]~14 {} Ball_Y_pos[4]~16 {} Ball_Y_pos[5]~18 {} Ball_Y_pos[6]~20 {} Ball_Y_pos[7]~22 {} Ball_Y_pos[8]~24 {} Ball_Y_pos[9]~25 {} Ball_Y_pos[9] {} } { 0.000ns 0.560ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Vert_sync Vert_sync~clkctrl Ball_Y_pos[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { Vert_sync {} Vert_sync~combout {} Vert_sync~clkctrl {} Ball_Y_pos[9] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Vert_sync Vert_sync~clkctrl Ball_Y_motion[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { Vert_sync {} Vert_sync~combout {} Vert_sync~clkctrl {} Ball_Y_motion[2] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ball_Y_pos[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Ball_Y_pos[9] {} } {  } {  } "" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 56 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Vert_sync Green Ball_Y_pos\[3\] 13.447 ns register " "Info: tco from clock \"Vert_sync\" to destination pin \"Green\" through register \"Ball_Y_pos\[3\]\" is 13.447 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Vert_sync source 2.671 ns + Longest register " "Info: + Longest clock path from clock \"Vert_sync\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Vert_sync 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Vert_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Vert_sync } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Vert_sync~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'Vert_sync~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Vert_sync Vert_sync~clkctrl } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns Ball_Y_pos\[3\] 3 REG LCFF_X35_Y35_N15 7 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X35_Y35_N15; Fanout = 7; REG Node = 'Ball_Y_pos\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { Vert_sync~clkctrl Ball_Y_pos[3] } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Vert_sync Vert_sync~clkctrl Ball_Y_pos[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { Vert_sync {} Vert_sync~combout {} Vert_sync~clkctrl {} Ball_Y_pos[3] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.526 ns + Longest register pin " "Info: + Longest register to pin delay is 10.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Ball_Y_pos\[3\] 1 REG LCFF_X35_Y35_N15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y35_N15; Fanout = 7; REG Node = 'Ball_Y_pos\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ball_Y_pos[3] } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.414 ns) 1.457 ns Add3~1 2 COMB LCCOMB_X36_Y34_N0 2 " "Info: 2: + IC(1.043 ns) + CELL(0.414 ns) = 1.457 ns; Loc. = LCCOMB_X36_Y34_N0; Fanout = 2; COMB Node = 'Add3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { Ball_Y_pos[3] Add3~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.528 ns Add3~3 3 COMB LCCOMB_X36_Y34_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.528 ns; Loc. = LCCOMB_X36_Y34_N2; Fanout = 2; COMB Node = 'Add3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~1 Add3~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.599 ns Add3~5 4 COMB LCCOMB_X36_Y34_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.599 ns; Loc. = LCCOMB_X36_Y34_N4; Fanout = 2; COMB Node = 'Add3~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~3 Add3~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.009 ns Add3~6 5 COMB LCCOMB_X36_Y34_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 2.009 ns; Loc. = LCCOMB_X36_Y34_N6; Fanout = 1; COMB Node = 'Add3~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add3~5 Add3~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.414 ns) 2.688 ns LessThan3~15 6 COMB LCCOMB_X36_Y34_N26 1 " "Info: 6: + IC(0.265 ns) + CELL(0.414 ns) = 2.688 ns; Loc. = LCCOMB_X36_Y34_N26; Fanout = 1; COMB Node = 'LessThan3~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add3~6 LessThan3~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.759 ns LessThan3~17 7 COMB LCCOMB_X36_Y34_N28 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.759 ns; Loc. = LCCOMB_X36_Y34_N28; Fanout = 1; COMB Node = 'LessThan3~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { LessThan3~15 LessThan3~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.169 ns LessThan3~18 8 COMB LCCOMB_X36_Y34_N30 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 3.169 ns; Loc. = LCCOMB_X36_Y34_N30; Fanout = 1; COMB Node = 'LessThan3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { LessThan3~17 LessThan3~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.150 ns) 3.714 ns Ball_on 9 COMB LCCOMB_X35_Y34_N30 2 " "Info: 9: + IC(0.395 ns) + CELL(0.150 ns) = 3.714 ns; Loc. = LCCOMB_X35_Y34_N30; Fanout = 2; COMB Node = 'Ball_on'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { LessThan3~18 Ball_on } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.034 ns) + CELL(2.778 ns) 10.526 ns Green 10 PIN PIN_AC16 0 " "Info: 10: + IC(4.034 ns) + CELL(2.778 ns) = 10.526 ns; Loc. = PIN_AC16; Fanout = 0; PIN Node = 'Green'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.812 ns" { Ball_on Green } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.789 ns ( 45.50 % ) " "Info: Total cell delay = 4.789 ns ( 45.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.737 ns ( 54.50 % ) " "Info: Total interconnect delay = 5.737 ns ( 54.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.526 ns" { Ball_Y_pos[3] Add3~1 Add3~3 Add3~5 Add3~6 LessThan3~15 LessThan3~17 LessThan3~18 Ball_on Green } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.526 ns" { Ball_Y_pos[3] {} Add3~1 {} Add3~3 {} Add3~5 {} Add3~6 {} LessThan3~15 {} LessThan3~17 {} LessThan3~18 {} Ball_on {} Green {} } { 0.000ns 1.043ns 0.000ns 0.000ns 0.000ns 0.265ns 0.000ns 0.000ns 0.395ns 4.034ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.410ns 0.150ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Vert_sync Vert_sync~clkctrl Ball_Y_pos[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { Vert_sync {} Vert_sync~combout {} Vert_sync~clkctrl {} Ball_Y_pos[3] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.526 ns" { Ball_Y_pos[3] Add3~1 Add3~3 Add3~5 Add3~6 LessThan3~15 LessThan3~17 LessThan3~18 Ball_on Green } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.526 ns" { Ball_Y_pos[3] {} Add3~1 {} Add3~3 {} Add3~5 {} Add3~6 {} LessThan3~15 {} LessThan3~17 {} LessThan3~18 {} Ball_on {} Green {} } { 0.000ns 1.043ns 0.000ns 0.000ns 0.000ns 0.265ns 0.000ns 0.000ns 0.395ns 4.034ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.410ns 0.150ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pixel_column\[5\] Green 16.235 ns Longest " "Info: Longest tpd from source pin \"pixel_column\[5\]\" to destination pin \"Green\" is 16.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns pixel_column\[5\] 1 PIN PIN_V14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V14; Fanout = 2; PIN Node = 'pixel_column\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pixel_column[5] } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.872 ns) + CELL(0.393 ns) 7.105 ns Add0~3 2 COMB LCCOMB_X29_Y34_N18 2 " "Info: 2: + IC(5.872 ns) + CELL(0.393 ns) = 7.105 ns; Loc. = LCCOMB_X29_Y34_N18; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.265 ns" { pixel_column[5] Add0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.176 ns Add0~5 3 COMB LCCOMB_X29_Y34_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.176 ns; Loc. = LCCOMB_X29_Y34_N20; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.586 ns Add0~6 4 COMB LCCOMB_X29_Y34_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 7.586 ns; Loc. = LCCOMB_X29_Y34_N22; Fanout = 1; COMB Node = 'Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~5 Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.419 ns) 8.251 ns Ball_on~0 5 COMB LCCOMB_X29_Y34_N8 1 " "Info: 5: + IC(0.246 ns) + CELL(0.419 ns) = 8.251 ns; Loc. = LCCOMB_X29_Y34_N8; Fanout = 1; COMB Node = 'Ball_on~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { Add0~6 Ball_on~0 } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.275 ns) 9.423 ns Ball_on 6 COMB LCCOMB_X35_Y34_N30 2 " "Info: 6: + IC(0.897 ns) + CELL(0.275 ns) = 9.423 ns; Loc. = LCCOMB_X35_Y34_N30; Fanout = 2; COMB Node = 'Ball_on'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { Ball_on~0 Ball_on } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.034 ns) + CELL(2.778 ns) 16.235 ns Green 7 PIN PIN_AC16 0 " "Info: 7: + IC(4.034 ns) + CELL(2.778 ns) = 16.235 ns; Loc. = PIN_AC16; Fanout = 0; PIN Node = 'Green'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.812 ns" { Ball_on Green } "NODE_NAME" } } { "VGA_BALL.VHD" "" { Text "X:/318/DE2Core/VGA_BALL.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.186 ns ( 31.94 % ) " "Info: Total cell delay = 5.186 ns ( 31.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.049 ns ( 68.06 % ) " "Info: Total interconnect delay = 11.049 ns ( 68.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.235 ns" { pixel_column[5] Add0~3 Add0~5 Add0~6 Ball_on~0 Ball_on Green } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.235 ns" { pixel_column[5] {} pixel_column[5]~combout {} Add0~3 {} Add0~5 {} Add0~6 {} Ball_on~0 {} Ball_on {} Green {} } { 0.000ns 0.000ns 5.872ns 0.000ns 0.000ns 0.246ns 0.897ns 4.034ns } { 0.000ns 0.840ns 0.393ns 0.071ns 0.410ns 0.419ns 0.275ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 07 15:27:29 2017 " "Info: Processing ended: Fri Apr 07 15:27:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
