set_global_assignment -library pcie4_uscale_plus_1_ex -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) ep_mem.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) pcie_app_uscale.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) pio_ep_mem_access.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) pio_ep.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) pio_intr_ctrl.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) pio_rx_engine.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) pio_to_ctrl.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) pio_tx_engine.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) pio.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) xilinx_pcie4_uscale_ep.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name XCI_PATH [file join $::quartus(qip_path) ../../pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/pcie4_uscale_plus_1.xci]

set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/sim/pcie4_uscale_plus_1.v]

set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/pcie4_uscale_plus_1_gt_gtwizard_top.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/pcie4_uscale_plus_1_gt.v]

#set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/gen4_phy_defines.vh]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_16k_int.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_16k.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_32k.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_4k_int.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_msix.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_rep_int.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_rep.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_tph.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_cdr_ctrl_on_eidle.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_gt_channel.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_gt_common.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_clk.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_rst.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_rxeq.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_txeq.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_wrapper.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_receiver_detect_rxterm.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gtwizard_top.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_init_ctrl.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_pcie4_uscale_core_top.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_pipeline.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_top.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_pipe.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_pl_eq.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_seqnum_fifo.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync_cell.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sys_clk_gen_ps.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../../pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_vf_decode.v]

#set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v]
#set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_common.v]
#set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/pcie4_uscale_plus_1_gt_gtwizard_gtye4.v]
#set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/pcie4_uscale_plus_1_gt_gtye4_channel_wrapper.v]
#set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/pcie4_uscale_plus_1_gt_gtye4_common_wrapper.v]

set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_common.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/pcie4_uscale_plus_1_gt_gtwizard_gthe4.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/pcie4_uscale_plus_1_gt_gthe4_channel_wrapper.v]
set_global_assignment -library pcie4_uscale_plus_1_ex -name SIMVERILOG_FILE [file join $::quartus(qip_path) ../pcie4_uscale_plus_1_ex.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/sim/pcie4_uscale_plus_1_gt_gthe4_common_wrapper.v]
