

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Tue Apr 26 03:20:33 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        project5_hls_opt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.223 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_example_Pipeline_KENEL_INIT_fu_197       |example_Pipeline_KENEL_INIT       |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
        |grp_example_Pipeline_RECEIVING_INPUT_fu_203  |example_Pipeline_RECEIVING_INPUT  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_example_Pipeline_Clear_dst_fu_229        |example_Pipeline_Clear_dst        |      902|      902|  9.020 us|  9.020 us|  902|  902|       no|
        |grp_example_Pipeline_convR_fu_234            |example_Pipeline_convR            |      459|      459|  4.590 us|  4.590 us|  459|  459|       no|
        |grp_example_Pipeline_SENDING_OUTPUT_fu_251   |example_Pipeline_SENDING_OUTPUT   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_dest_V_loc = alloca i64 1"   --->   Operation 15 'alloca' 'tmp_dest_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_id_V_loc = alloca i64 1"   --->   Operation 16 'alloca' 'tmp_id_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_user_V_loc = alloca i64 1"   --->   Operation 17 'alloca' 'tmp_user_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_strb_V_loc = alloca i64 1"   --->   Operation 18 'alloca' 'tmp_strb_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_keep_V_loc = alloca i64 1"   --->   Operation 19 'alloca' 'tmp_keep_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ii_loc = alloca i64 1"   --->   Operation 20 'alloca' 'ii_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%local_in_buffer = alloca i64 1" [hls/example.cpp:26]   --->   Operation 21 'alloca' 'local_in_buffer' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%local_out_buffer = alloca i64 1" [hls/example.cpp:27]   --->   Operation 22 'alloca' 'local_out_buffer' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%kernel = alloca i64 1" [hls/example.cpp:28]   --->   Operation 23 'alloca' 'kernel' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @example_Pipeline_KENEL_INIT, i32 %kernel"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @example_Pipeline_KENEL_INIT, i32 %kernel"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 26 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (3.25ns)   --->   "%call_ln0 = call void @example_Pipeline_RECEIVING_INPUT, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V, i32 %kernel, i32 %local_in_buffer, i32 %ii_loc, i4 %tmp_keep_V_loc, i4 %tmp_strb_V_loc, i2 %tmp_user_V_loc, i5 %tmp_id_V_loc, i6 %tmp_dest_V_loc"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @example_Pipeline_RECEIVING_INPUT, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V, i32 %kernel, i32 %local_in_buffer, i32 %ii_loc, i4 %tmp_keep_V_loc, i4 %tmp_strb_V_loc, i2 %tmp_user_V_loc, i5 %tmp_id_V_loc, i6 %tmp_dest_V_loc"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 29 'wait' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @example_Pipeline_Clear_dst, i32 %local_out_buffer"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr i32 %kernel, i64 0, i64 1" [hls/example.cpp:152]   --->   Operation 31 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (2.32ns)   --->   "%kernel_load = load i4 %kernel_addr_2" [hls/example.cpp:152]   --->   Operation 32 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i64 0, i64 4"   --->   Operation 33 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @example_Pipeline_Clear_dst, i32 %local_out_buffer"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 35 [1/2] (2.32ns)   --->   "%kernel_load = load i4 %kernel_addr_2" [hls/example.cpp:152]   --->   Operation 35 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr i32 %kernel, i64 0, i64 2" [hls/example.cpp:152]   --->   Operation 36 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [2/2] (2.32ns)   --->   "%kernel_load_1 = load i4 %kernel_addr_3" [hls/example.cpp:152]   --->   Operation 37 'load' 'kernel_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 38 [2/2] (2.32ns)   --->   "%kernel_load_2 = load i4 %kernel_addr" [hls/example.cpp:148]   --->   Operation 38 'load' 'kernel_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 39 [1/2] (2.32ns)   --->   "%kernel_load_1 = load i4 %kernel_addr_3" [hls/example.cpp:152]   --->   Operation 39 'load' 'kernel_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 40 [1/2] (2.32ns)   --->   "%kernel_load_2 = load i4 %kernel_addr" [hls/example.cpp:148]   --->   Operation 40 'load' 'kernel_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr i32 %kernel, i64 0, i64 5" [hls/example.cpp:148]   --->   Operation 41 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [2/2] (2.32ns)   --->   "%kernel_load_3 = load i4 %kernel_addr_4" [hls/example.cpp:148]   --->   Operation 42 'load' 'kernel_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr i32 %kernel, i64 0, i64 7" [hls/example.cpp:148]   --->   Operation 43 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [2/2] (2.32ns)   --->   "%kernel_load_4 = load i4 %kernel_addr_5" [hls/example.cpp:148]   --->   Operation 44 'load' 'kernel_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 45 [1/2] (2.32ns)   --->   "%kernel_load_3 = load i4 %kernel_addr_4" [hls/example.cpp:148]   --->   Operation 45 'load' 'kernel_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 46 [1/2] (2.32ns)   --->   "%kernel_load_4 = load i4 %kernel_addr_5" [hls/example.cpp:148]   --->   Operation 46 'load' 'kernel_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr i32 %kernel, i64 0, i64 8" [hls/example.cpp:148]   --->   Operation 47 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [2/2] (2.32ns)   --->   "%kernel_load_5 = load i4 %kernel_addr_6" [hls/example.cpp:148]   --->   Operation 48 'load' 'kernel_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr i32 %kernel, i64 0, i64 6" [hls/example.cpp:160]   --->   Operation 49 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [2/2] (2.32ns)   --->   "%kernel_load_6 = load i4 %kernel_addr_7" [hls/example.cpp:160]   --->   Operation 50 'load' 'kernel_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 51 [1/2] (2.32ns)   --->   "%kernel_load_5 = load i4 %kernel_addr_6" [hls/example.cpp:148]   --->   Operation 51 'load' 'kernel_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 52 [1/2] (2.32ns)   --->   "%kernel_load_6 = load i4 %kernel_addr_7" [hls/example.cpp:160]   --->   Operation 52 'load' 'kernel_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr i32 %kernel, i64 0, i64 3" [hls/example.cpp:158]   --->   Operation 53 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [2/2] (2.32ns)   --->   "%kernel_load_7 = load i4 %kernel_addr_8" [hls/example.cpp:158]   --->   Operation 54 'load' 'kernel_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_addr_9 = getelementptr i32 %kernel, i64 0, i64 0" [hls/example.cpp:158]   --->   Operation 55 'getelementptr' 'kernel_addr_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [2/2] (2.32ns)   --->   "%kernel_load_8 = load i4 %kernel_addr_9" [hls/example.cpp:158]   --->   Operation 56 'load' 'kernel_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 57 [1/2] (2.32ns)   --->   "%kernel_load_7 = load i4 %kernel_addr_8" [hls/example.cpp:158]   --->   Operation 57 'load' 'kernel_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 58 [1/2] (2.32ns)   --->   "%kernel_load_8 = load i4 %kernel_addr_9" [hls/example.cpp:158]   --->   Operation 58 'load' 'kernel_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln158 = call void @example_Pipeline_convR, i32 %local_in_buffer, i32 %kernel_load_8, i32 %kernel_load, i32 %kernel_load_1, i32 %kernel_load_7, i32 %kernel_load_2, i32 %kernel_load_3, i32 %kernel_load_6, i32 %kernel_load_4, i32 %kernel_load_5, i32 %local_out_buffer" [hls/example.cpp:158]   --->   Operation 59 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln158 = call void @example_Pipeline_convR, i32 %local_in_buffer, i32 %kernel_load_8, i32 %kernel_load, i32 %kernel_load_1, i32 %kernel_load_7, i32 %kernel_load_2, i32 %kernel_load_3, i32 %kernel_load_6, i32 %kernel_load_4, i32 %kernel_load_5, i32 %local_out_buffer" [hls/example.cpp:158]   --->   Operation 60 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%ii_loc_load = load i32 %ii_loc"   --->   Operation 61 'load' 'ii_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_keep_V_loc_load = load i4 %tmp_keep_V_loc"   --->   Operation 62 'load' 'tmp_keep_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_strb_V_loc_load = load i4 %tmp_strb_V_loc"   --->   Operation 63 'load' 'tmp_strb_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_user_V_loc_load = load i2 %tmp_user_V_loc"   --->   Operation 64 'load' 'tmp_user_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_id_V_loc_load = load i5 %tmp_id_V_loc"   --->   Operation 65 'load' 'tmp_id_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_dest_V_loc_load = load i6 %tmp_dest_V_loc"   --->   Operation 66 'load' 'tmp_dest_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 67 'wait' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @example_Pipeline_SENDING_OUTPUT, i32 %local_out_buffer, i32 %ii_loc_load, i4 %tmp_keep_V_loc_load, i4 %tmp_strb_V_loc_load, i2 %tmp_user_V_loc_load, i5 %tmp_id_V_loc_load, i6 %tmp_dest_V_loc_load, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i2 %B_V_user_V, i1 %B_V_last_V, i5 %B_V_id_V, i6 %B_V_dest_V"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 69 [1/2] (3.25ns)   --->   "%call_ln0 = call void @example_Pipeline_SENDING_OUTPUT, i32 %local_out_buffer, i32 %ii_loc_load, i4 %tmp_keep_V_loc_load, i4 %tmp_strb_V_loc_load, i2 %tmp_user_V_loc_load, i5 %tmp_id_V_loc_load, i6 %tmp_dest_V_loc_load, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i2 %B_V_user_V, i1 %B_V_last_V, i5 %B_V_id_V, i6 %B_V_dest_V"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 70 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_V_data_V"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %A_V_keep_V"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %A_V_strb_V"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %A_V_user_V"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %A_V_last_V"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A_V_id_V"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %A_V_dest_V"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i2 %B_V_user_V, i1 %B_V_last_V, i5 %B_V_id_V, i6 %B_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_V_data_V"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %B_V_keep_V"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %B_V_strb_V"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %B_V_user_V"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %B_V_last_V"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %B_V_id_V"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B_V_dest_V"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln274 = ret" [hls/example.cpp:274]   --->   Operation 88 'ret' 'ret_ln274' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_dest_V_loc      (alloca       ) [ 001111111111100]
tmp_id_V_loc        (alloca       ) [ 001111111111100]
tmp_user_V_loc      (alloca       ) [ 001111111111100]
tmp_strb_V_loc      (alloca       ) [ 001111111111100]
tmp_keep_V_loc      (alloca       ) [ 001111111111100]
ii_loc              (alloca       ) [ 001111111111100]
local_in_buffer     (alloca       ) [ 001111111111000]
local_out_buffer    (alloca       ) [ 001111111111110]
kernel              (alloca       ) [ 001111111100000]
call_ln0            (call         ) [ 000000000000000]
empty               (wait         ) [ 000000000000000]
call_ln0            (call         ) [ 000000000000000]
empty_15            (wait         ) [ 000000000000000]
kernel_addr_2       (getelementptr) [ 000000100000000]
kernel_addr         (getelementptr) [ 000000010000000]
call_ln0            (call         ) [ 000000000000000]
kernel_load         (load         ) [ 000000011111000]
kernel_addr_3       (getelementptr) [ 000000010000000]
kernel_load_1       (load         ) [ 000000001111000]
kernel_load_2       (load         ) [ 000000001111000]
kernel_addr_4       (getelementptr) [ 000000001000000]
kernel_addr_5       (getelementptr) [ 000000001000000]
kernel_load_3       (load         ) [ 000000000111000]
kernel_load_4       (load         ) [ 000000000111000]
kernel_addr_6       (getelementptr) [ 000000000100000]
kernel_addr_7       (getelementptr) [ 000000000100000]
kernel_load_5       (load         ) [ 000000000011000]
kernel_load_6       (load         ) [ 000000000011000]
kernel_addr_8       (getelementptr) [ 000000000010000]
kernel_addr_9       (getelementptr) [ 000000000010000]
kernel_load_7       (load         ) [ 000000000001000]
kernel_load_8       (load         ) [ 000000000001000]
call_ln158          (call         ) [ 000000000000000]
ii_loc_load         (load         ) [ 000000000000010]
tmp_keep_V_loc_load (load         ) [ 000000000000010]
tmp_strb_V_loc_load (load         ) [ 000000000000010]
tmp_user_V_loc_load (load         ) [ 000000000000010]
tmp_id_V_loc_load   (load         ) [ 000000000000010]
tmp_dest_V_loc_load (load         ) [ 000000000000010]
empty_16            (wait         ) [ 000000000000000]
call_ln0            (call         ) [ 000000000000000]
spectopmodule_ln0   (spectopmodule) [ 000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000]
ret_ln274           (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="B_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="B_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="example_Pipeline_KENEL_INIT"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="example_Pipeline_RECEIVING_INPUT"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="example_Pipeline_Clear_dst"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="example_Pipeline_convR"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="example_Pipeline_SENDING_OUTPUT"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_dest_V_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_dest_V_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_id_V_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_id_V_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_user_V_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_user_V_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_strb_V_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_strb_V_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_keep_V_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_keep_V_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="ii_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="local_in_buffer_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_in_buffer/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="local_out_buffer_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_out_buffer/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="kernel_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="kernel_addr_2_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_2/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="0"/>
<pin id="143" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="144" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
<pin id="146" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/5 kernel_load_1/6 kernel_load_2/6 kernel_load_3/7 kernel_load_4/7 kernel_load_5/8 kernel_load_6/8 kernel_load_7/9 kernel_load_8/9 "/>
</bind>
</comp>

<comp id="129" class="1004" name="kernel_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="kernel_addr_3_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="3" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_3/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="kernel_addr_4_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_4/7 "/>
</bind>
</comp>

<comp id="157" class="1004" name="kernel_addr_5_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_5/7 "/>
</bind>
</comp>

<comp id="165" class="1004" name="kernel_addr_6_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_6/8 "/>
</bind>
</comp>

<comp id="173" class="1004" name="kernel_addr_7_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_7/8 "/>
</bind>
</comp>

<comp id="181" class="1004" name="kernel_addr_8_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="3" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_8/9 "/>
</bind>
</comp>

<comp id="189" class="1004" name="kernel_addr_9_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_9/9 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_example_Pipeline_KENEL_INIT_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_example_Pipeline_RECEIVING_INPUT_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="0" index="3" bw="4" slack="0"/>
<pin id="208" dir="0" index="4" bw="2" slack="0"/>
<pin id="209" dir="0" index="5" bw="1" slack="0"/>
<pin id="210" dir="0" index="6" bw="5" slack="0"/>
<pin id="211" dir="0" index="7" bw="6" slack="0"/>
<pin id="212" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="10" bw="32" slack="2"/>
<pin id="215" dir="0" index="11" bw="4" slack="2"/>
<pin id="216" dir="0" index="12" bw="4" slack="2"/>
<pin id="217" dir="0" index="13" bw="2" slack="2"/>
<pin id="218" dir="0" index="14" bw="5" slack="2"/>
<pin id="219" dir="0" index="15" bw="6" slack="2"/>
<pin id="220" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_example_Pipeline_Clear_dst_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_example_Pipeline_convR_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="0" index="3" bw="32" slack="4"/>
<pin id="239" dir="0" index="4" bw="32" slack="3"/>
<pin id="240" dir="0" index="5" bw="32" slack="0"/>
<pin id="241" dir="0" index="6" bw="32" slack="3"/>
<pin id="242" dir="0" index="7" bw="32" slack="2"/>
<pin id="243" dir="0" index="8" bw="32" slack="1"/>
<pin id="244" dir="0" index="9" bw="32" slack="2"/>
<pin id="245" dir="0" index="10" bw="32" slack="1"/>
<pin id="246" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="247" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln158/10 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_example_Pipeline_SENDING_OUTPUT_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="0" index="3" bw="4" slack="0"/>
<pin id="256" dir="0" index="4" bw="4" slack="0"/>
<pin id="257" dir="0" index="5" bw="2" slack="0"/>
<pin id="258" dir="0" index="6" bw="5" slack="0"/>
<pin id="259" dir="0" index="7" bw="6" slack="0"/>
<pin id="260" dir="0" index="8" bw="32" slack="0"/>
<pin id="261" dir="0" index="9" bw="4" slack="0"/>
<pin id="262" dir="0" index="10" bw="4" slack="0"/>
<pin id="263" dir="0" index="11" bw="2" slack="0"/>
<pin id="264" dir="0" index="12" bw="1" slack="0"/>
<pin id="265" dir="0" index="13" bw="5" slack="0"/>
<pin id="266" dir="0" index="14" bw="6" slack="0"/>
<pin id="267" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="276" class="1004" name="ii_loc_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="11"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_loc_load/12 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_keep_V_loc_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="11"/>
<pin id="282" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_keep_V_loc_load/12 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_strb_V_loc_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="11"/>
<pin id="286" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_strb_V_loc_load/12 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_user_V_loc_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="2" slack="11"/>
<pin id="290" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V_loc_load/12 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_id_V_loc_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="11"/>
<pin id="294" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_id_V_loc_load/12 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_dest_V_loc_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="11"/>
<pin id="298" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_dest_V_loc_load/12 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_dest_V_loc_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="2"/>
<pin id="302" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_dest_V_loc "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_id_V_loc_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="2"/>
<pin id="308" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_id_V_loc "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_user_V_loc_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="2"/>
<pin id="314" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_user_V_loc "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_strb_V_loc_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="2"/>
<pin id="320" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_strb_V_loc "/>
</bind>
</comp>

<comp id="324" class="1005" name="tmp_keep_V_loc_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="2"/>
<pin id="326" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_keep_V_loc "/>
</bind>
</comp>

<comp id="330" class="1005" name="ii_loc_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="2"/>
<pin id="332" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ii_loc "/>
</bind>
</comp>

<comp id="336" class="1005" name="kernel_addr_2_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="kernel_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="1"/>
<pin id="343" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="kernel_load_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="4"/>
<pin id="348" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="351" class="1005" name="kernel_addr_3_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="1"/>
<pin id="353" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_3 "/>
</bind>
</comp>

<comp id="356" class="1005" name="kernel_load_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="3"/>
<pin id="358" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="kernel_load_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="kernel_load_2_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="3"/>
<pin id="363" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="kernel_load_2 "/>
</bind>
</comp>

<comp id="366" class="1005" name="kernel_addr_4_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="1"/>
<pin id="368" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_4 "/>
</bind>
</comp>

<comp id="371" class="1005" name="kernel_addr_5_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_5 "/>
</bind>
</comp>

<comp id="376" class="1005" name="kernel_load_3_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="2"/>
<pin id="378" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_3 "/>
</bind>
</comp>

<comp id="381" class="1005" name="kernel_load_4_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="2"/>
<pin id="383" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_4 "/>
</bind>
</comp>

<comp id="386" class="1005" name="kernel_addr_6_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="1"/>
<pin id="388" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_6 "/>
</bind>
</comp>

<comp id="391" class="1005" name="kernel_addr_7_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="1"/>
<pin id="393" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_7 "/>
</bind>
</comp>

<comp id="396" class="1005" name="kernel_load_5_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_5 "/>
</bind>
</comp>

<comp id="401" class="1005" name="kernel_load_6_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_6 "/>
</bind>
</comp>

<comp id="406" class="1005" name="kernel_addr_8_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="1"/>
<pin id="408" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_8 "/>
</bind>
</comp>

<comp id="411" class="1005" name="kernel_addr_9_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="1"/>
<pin id="413" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_9 "/>
</bind>
</comp>

<comp id="416" class="1005" name="kernel_load_7_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_7 "/>
</bind>
</comp>

<comp id="421" class="1005" name="kernel_load_8_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_load_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="148"><net_src comp="129" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="50" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="180"><net_src comp="173" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="188"><net_src comp="181" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="201"><net_src comp="30" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="112" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="224"><net_src comp="4" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="203" pin=4"/></net>

<net id="226"><net_src comp="8" pin="0"/><net_sink comp="203" pin=5"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="203" pin=6"/></net>

<net id="228"><net_src comp="12" pin="0"/><net_sink comp="203" pin=7"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="249"><net_src comp="123" pin="7"/><net_sink comp="234" pin=2"/></net>

<net id="250"><net_src comp="123" pin="3"/><net_sink comp="234" pin=5"/></net>

<net id="268"><net_src comp="56" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="251" pin=8"/></net>

<net id="270"><net_src comp="16" pin="0"/><net_sink comp="251" pin=9"/></net>

<net id="271"><net_src comp="18" pin="0"/><net_sink comp="251" pin=10"/></net>

<net id="272"><net_src comp="20" pin="0"/><net_sink comp="251" pin=11"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="251" pin=12"/></net>

<net id="274"><net_src comp="24" pin="0"/><net_sink comp="251" pin=13"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="251" pin=14"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="251" pin=3"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="251" pin=4"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="251" pin=5"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="251" pin=6"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="251" pin=7"/></net>

<net id="303"><net_src comp="80" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="203" pin=15"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="309"><net_src comp="84" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="203" pin=14"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="315"><net_src comp="88" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="203" pin=13"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="321"><net_src comp="92" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="203" pin=12"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="327"><net_src comp="96" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="203" pin=11"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="333"><net_src comp="100" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="203" pin=10"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="339"><net_src comp="116" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="344"><net_src comp="129" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="349"><net_src comp="123" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="234" pin=3"/></net>

<net id="354"><net_src comp="136" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="359"><net_src comp="123" pin="7"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="234" pin=4"/></net>

<net id="364"><net_src comp="123" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="234" pin=6"/></net>

<net id="369"><net_src comp="149" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="374"><net_src comp="157" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="379"><net_src comp="123" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="234" pin=7"/></net>

<net id="384"><net_src comp="123" pin="7"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="234" pin=9"/></net>

<net id="389"><net_src comp="165" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="394"><net_src comp="173" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="399"><net_src comp="123" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="234" pin=10"/></net>

<net id="404"><net_src comp="123" pin="7"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="234" pin=8"/></net>

<net id="409"><net_src comp="181" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="414"><net_src comp="189" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="419"><net_src comp="123" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="234" pin=5"/></net>

<net id="424"><net_src comp="123" pin="7"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="234" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_V_data_V | {12 13 }
	Port: B_V_keep_V | {12 13 }
	Port: B_V_strb_V | {12 13 }
	Port: B_V_user_V | {12 13 }
	Port: B_V_last_V | {12 13 }
	Port: B_V_id_V | {12 13 }
	Port: B_V_dest_V | {12 13 }
 - Input state : 
	Port: example : A_V_data_V | {3 4 }
	Port: example : A_V_keep_V | {3 4 }
	Port: example : A_V_strb_V | {3 4 }
	Port: example : A_V_user_V | {3 4 }
	Port: example : A_V_last_V | {3 4 }
	Port: example : A_V_id_V | {3 4 }
	Port: example : A_V_dest_V | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
		kernel_load : 1
	State 6
		kernel_load_1 : 1
		kernel_load_2 : 1
	State 7
		kernel_load_3 : 1
		kernel_load_4 : 1
	State 8
		kernel_load_5 : 1
		kernel_load_6 : 1
	State 9
		kernel_load_7 : 1
		kernel_load_8 : 1
	State 10
		call_ln158 : 1
	State 11
	State 12
		call_ln0 : 1
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |    grp_example_Pipeline_KENEL_INIT_fu_197   |    0    |  3.176  |    4    |    40   |
|          | grp_example_Pipeline_RECEIVING_INPUT_fu_203 |    0    |    0    |    96   |   139   |
|   call   |    grp_example_Pipeline_Clear_dst_fu_229    |    0    |    0    |    10   |    24   |
|          |      grp_example_Pipeline_convR_fu_234      |   165   |  15.383 |  19244  |  18923  |
|          |  grp_example_Pipeline_SENDING_OUTPUT_fu_251 |    0    |  1.588  |   229   |   175   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |   165   |  20.147 |  19583  |  19301  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|     kernel     |    0   |   64   |    5   |    0   |
| local_in_buffer|   32   |    0   |    0   |    0   |
|local_out_buffer|   32   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |   64   |   64   |    5   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    ii_loc_reg_330    |   32   |
| kernel_addr_2_reg_336|    4   |
| kernel_addr_3_reg_351|    4   |
| kernel_addr_4_reg_366|    4   |
| kernel_addr_5_reg_371|    4   |
| kernel_addr_6_reg_386|    4   |
| kernel_addr_7_reg_391|    4   |
| kernel_addr_8_reg_406|    4   |
| kernel_addr_9_reg_411|    4   |
|  kernel_addr_reg_341 |    4   |
| kernel_load_1_reg_356|   32   |
| kernel_load_2_reg_361|   32   |
| kernel_load_3_reg_376|   32   |
| kernel_load_4_reg_381|   32   |
| kernel_load_5_reg_396|   32   |
| kernel_load_6_reg_401|   32   |
| kernel_load_7_reg_416|   32   |
| kernel_load_8_reg_421|   32   |
|  kernel_load_reg_346 |   32   |
|tmp_dest_V_loc_reg_300|    6   |
| tmp_id_V_loc_reg_306 |    5   |
|tmp_keep_V_loc_reg_324|    4   |
|tmp_strb_V_loc_reg_318|    4   |
|tmp_user_V_loc_reg_312|    2   |
+----------------------+--------+
|         Total        |   377  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_123         |  p0  |  10  |   4  |   40   ||    53   |
|         grp_access_fu_123         |  p2  |   8  |   0  |    0   ||    42   |
| grp_example_Pipeline_convR_fu_234 |  p2  |   2  |  32  |   64   ||    9    |
| grp_example_Pipeline_convR_fu_234 |  p5  |   2  |  32  |   64   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   168  ||  8.0222 ||   113   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   165  |   20   |  19583 |  19301 |    -   |
|   Memory  |   64   |    -   |    -   |   64   |    5   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   113  |    -   |
|  Register |    -   |    -   |    -   |   377  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   64   |   165  |   28   |  20024 |  19419 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
