----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4
ID.nop: False
ID.PC: 0
ID.Instr: 00000000000000000000000010000011
EX.nop: True
EX.PC: 0
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 0
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 0
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 0
EX.Reg_rs2: 0
MEM.nop: True
MEM.PC: 0
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 0
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 0
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 0
WB.ReadData: 0
WB.MemToReg: 0
WB.Wrt_reg_addr: 0
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8
ID.nop: False
ID.PC: 4
ID.Instr: 00000000010000000000000100000011
EX.nop: False
EX.PC: 0
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 0
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 1
EX.MemWrite: 0
EX.Wrt_reg_addr: 1
EX.MemToReg: 1
EX.RegWrite: 1
EX.Reg_rs1: 0
EX.Reg_rs2: 0
MEM.nop: True
MEM.PC: 0
MEM.ALUResult: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 0
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 0
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 0
WB.ReadData: 0
WB.MemToReg: 0
WB.Wrt_reg_addr: 0
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 12
ID.nop: False
ID.PC: 8
ID.Instr: 00000000001000001000000110110011
EX.nop: False
EX.PC: 4
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 4
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 1
EX.MemWrite: 0
EX.Wrt_reg_addr: 2
EX.MemToReg: 1
EX.RegWrite: 1
EX.Reg_rs1: 0
EX.Reg_rs2: 4
MEM.nop: False
MEM.PC: 0
MEM.ALUResult: 0
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 1
MEM.MemToReg: 1
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 0
WB.ReadData: 0
WB.MemToReg: 0
WB.Wrt_reg_addr: 0
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: False
IF.PC: 12
ID.nop: False
ID.PC: 8
ID.Instr: 00000000001000001000000110110011
EX.nop: True
EX.PC: 4
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 4
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 1
EX.MemWrite: 0
EX.Wrt_reg_addr: 2
EX.MemToReg: 1
EX.RegWrite: 1
EX.Reg_rs1: 0
EX.Reg_rs2: 4
MEM.nop: False
MEM.PC: 4
MEM.ALUResult: 4
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 2
MEM.MemToReg: 1
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 0
WB.ReadData: 5
WB.MemToReg: 1
WB.Wrt_reg_addr: 1
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 16
ID.nop: False
ID.PC: 12
ID.Instr: 01000000001000001000001000110011
EX.nop: False
EX.PC: 8
EX.rs1: 5
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 3
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 2
MEM.nop: True
MEM.PC: 4
MEM.ALUResult: 4
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 2
MEM.MemToReg: 1
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 4
WB.ReadData: 3
WB.MemToReg: 1
WB.Wrt_reg_addr: 2
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 20
ID.nop: False
ID.PC: 16
ID.Instr: 00000000001100000010010000100011
EX.nop: False
EX.PC: 12
EX.rs1: 5
EX.rs2: 3
EX.aluControlBits: 6
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 4
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 2
MEM.nop: False
MEM.PC: 8
MEM.ALUResult: 8
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 3
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 3
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 4
WB.ReadData: 3
WB.MemToReg: 1
WB.Wrt_reg_addr: 2
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 6
IF.nop: False
IF.PC: 24
ID.nop: False
ID.PC: 20
ID.Instr: 00000000010000000010011000100011
EX.nop: False
EX.PC: 16
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 8
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 1
EX.Wrt_reg_addr: 8
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 0
EX.Reg_rs2: 3
MEM.nop: False
MEM.PC: 12
MEM.ALUResult: 2
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 4
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 3
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 8
WB.ReadData: 3
WB.MemToReg: 0
WB.Wrt_reg_addr: 3
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 7
IF.nop: False
IF.PC: 28
ID.nop: False
ID.PC: 24
ID.Instr: 00000000000100010111001010110011
EX.nop: False
EX.PC: 20
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 12
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 1
EX.Wrt_reg_addr: 12
EX.MemToReg: 0
EX.RegWrite: 0
EX.Reg_rs1: 0
EX.Reg_rs2: 4
MEM.nop: False
MEM.PC: 16
MEM.ALUResult: 8
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.Wrt_reg_addr: 8
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 8
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 2
WB.ReadData: 3
WB.MemToReg: 0
WB.Wrt_reg_addr: 4
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 8
IF.nop: False
IF.PC: 32
ID.nop: False
ID.PC: 28
ID.Instr: 00000000000100010110001100110011
EX.nop: False
EX.PC: 24
EX.rs1: 3
EX.rs2: 5
EX.aluControlBits: 0
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 5
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 1
MEM.nop: False
MEM.PC: 20
MEM.ALUResult: 12
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.Wrt_reg_addr: 12
MEM.MemToReg: 0
MEM.RegWrite: 0
MEM.rs2: 2
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 8
WB.ReadData: 3
WB.MemToReg: 0
WB.Wrt_reg_addr: 8
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 9
IF.nop: False
IF.PC: 36
ID.nop: False
ID.PC: 32
ID.Instr: 00000000000100010100001110110011
EX.nop: False
EX.PC: 28
EX.rs1: 3
EX.rs2: 5
EX.aluControlBits: 1
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 6
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 1
MEM.nop: False
MEM.PC: 24
MEM.ALUResult: 1
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 5
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 5
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 12
WB.ReadData: 3
WB.MemToReg: 0
WB.Wrt_reg_addr: 12
WB.RegWrite: 0
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 10
IF.nop: False
IF.PC: 40
ID.nop: False
ID.PC: 36
ID.Instr: 00000001000000000000000100000011
EX.nop: False
EX.PC: 32
EX.rs1: 3
EX.rs2: 5
EX.aluControlBits: 7
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 7
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 1
MEM.nop: False
MEM.PC: 28
MEM.ALUResult: 7
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 6
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 5
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 1
WB.ReadData: 3
WB.MemToReg: 0
WB.Wrt_reg_addr: 5
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 44
ID.nop: False
ID.PC: 40
ID.Instr: 00000000001000001000010000110011
EX.nop: False
EX.PC: 36
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 16
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 1
EX.MemWrite: 0
EX.Wrt_reg_addr: 2
EX.MemToReg: 1
EX.RegWrite: 1
EX.Reg_rs1: 0
EX.Reg_rs2: 16
MEM.nop: False
MEM.PC: 32
MEM.ALUResult: 6
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 7
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 5
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 7
WB.ReadData: 3
WB.MemToReg: 0
WB.Wrt_reg_addr: 6
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 12
IF.nop: False
IF.PC: 44
ID.nop: False
ID.PC: 40
ID.Instr: 00000000001000001000010000110011
EX.nop: True
EX.PC: 36
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 16
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 1
EX.MemWrite: 0
EX.Wrt_reg_addr: 2
EX.MemToReg: 1
EX.RegWrite: 1
EX.Reg_rs1: 0
EX.Reg_rs2: 16
MEM.nop: False
MEM.PC: 36
MEM.ALUResult: 16
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 2
MEM.MemToReg: 1
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 6
WB.ReadData: 3
WB.MemToReg: 0
WB.Wrt_reg_addr: 7
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 13
IF.nop: False
IF.PC: 48
ID.nop: False
ID.PC: 44
ID.Instr: 01000000001000001000010010110011
EX.nop: False
EX.PC: 40
EX.rs1: 5
EX.rs2: 3
EX.aluControlBits: 2
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 8
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 2
MEM.nop: True
MEM.PC: 36
MEM.ALUResult: 16
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 2
MEM.MemToReg: 1
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 16
WB.ReadData: -3
WB.MemToReg: 1
WB.Wrt_reg_addr: 2
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 14
IF.nop: False
IF.PC: 52
ID.nop: False
ID.PC: 48
ID.Instr: 00000000000100010111010100110011
EX.nop: False
EX.PC: 44
EX.rs1: 5
EX.rs2: -3
EX.aluControlBits: 6
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 9
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 2
MEM.nop: False
MEM.PC: 40
MEM.ALUResult: 2
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 8
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: -3
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 16
WB.ReadData: -3
WB.MemToReg: 1
WB.Wrt_reg_addr: 2
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 15
IF.nop: False
IF.PC: 56
ID.nop: False
ID.PC: 52
ID.Instr: 00000000000100010110010110110011
EX.nop: False
EX.PC: 48
EX.rs1: -3
EX.rs2: 5
EX.aluControlBits: 0
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 10
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 1
MEM.nop: False
MEM.PC: 44
MEM.ALUResult: 8
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 9
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: -3
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 2
WB.ReadData: -3
WB.MemToReg: 0
WB.Wrt_reg_addr: 8
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 16
IF.nop: False
IF.PC: 60
ID.nop: False
ID.PC: 56
ID.Instr: 00000000000100010100011000110011
EX.nop: False
EX.PC: 52
EX.rs1: -3
EX.rs2: 5
EX.aluControlBits: 1
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 11
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 1
MEM.nop: False
MEM.PC: 48
MEM.ALUResult: 5
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 10
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 5
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 8
WB.ReadData: -3
WB.MemToReg: 0
WB.Wrt_reg_addr: 9
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 64
ID.nop: False
ID.PC: 60
ID.Instr: 00000001010000000000000010000011
EX.nop: False
EX.PC: 56
EX.rs1: -3
EX.rs2: 5
EX.aluControlBits: 7
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 12
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 1
MEM.nop: False
MEM.PC: 52
MEM.ALUResult: -3
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 11
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 5
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 5
WB.ReadData: -3
WB.MemToReg: 0
WB.Wrt_reg_addr: 10
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 18
IF.nop: False
IF.PC: 68
ID.nop: False
ID.PC: 64
ID.Instr: 00000001100000000000000100000011
EX.nop: False
EX.PC: 60
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 20
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 1
EX.MemWrite: 0
EX.Wrt_reg_addr: 1
EX.MemToReg: 1
EX.RegWrite: 1
EX.Reg_rs1: 0
EX.Reg_rs2: 20
MEM.nop: False
MEM.PC: 56
MEM.ALUResult: -8
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 12
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 5
MEM.Branch: 0
WB.nop: False
WB.ALUResult: -3
WB.ReadData: -3
WB.MemToReg: 0
WB.Wrt_reg_addr: 11
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 19
IF.nop: False
IF.PC: 72
ID.nop: False
ID.PC: 68
ID.Instr: 00000000001000001000011010110011
EX.nop: False
EX.PC: 64
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 24
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 1
EX.MemWrite: 0
EX.Wrt_reg_addr: 2
EX.MemToReg: 1
EX.RegWrite: 1
EX.Reg_rs1: 0
EX.Reg_rs2: 24
MEM.nop: False
MEM.PC: 60
MEM.ALUResult: 20
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 1
MEM.MemToReg: 1
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: -8
WB.ReadData: -3
WB.MemToReg: 0
WB.Wrt_reg_addr: 12
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 20
IF.nop: False
IF.PC: 72
ID.nop: False
ID.PC: 68
ID.Instr: 00000000001000001000011010110011
EX.nop: True
EX.PC: 64
EX.rs1: 0
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 24
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 1
EX.MemWrite: 0
EX.Wrt_reg_addr: 2
EX.MemToReg: 1
EX.RegWrite: 1
EX.Reg_rs1: 0
EX.Reg_rs2: 24
MEM.nop: False
MEM.PC: 64
MEM.ALUResult: 24
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 2
MEM.MemToReg: 1
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 20
WB.ReadData: -5
WB.MemToReg: 1
WB.Wrt_reg_addr: 1
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 21
IF.nop: False
IF.PC: 76
ID.nop: False
ID.PC: 72
ID.Instr: 01000000001000001000011100110011
EX.nop: False
EX.PC: 68
EX.rs1: -5
EX.rs2: -3
EX.aluControlBits: 2
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 13
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 2
MEM.nop: True
MEM.PC: 64
MEM.ALUResult: 24
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 2
MEM.MemToReg: 1
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 24
WB.ReadData: 2
WB.MemToReg: 1
WB.Wrt_reg_addr: 2
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 22
IF.nop: False
IF.PC: 80
ID.nop: False
ID.PC: 76
ID.Instr: 00000000000100010111011110110011
EX.nop: False
EX.PC: 72
EX.rs1: -5
EX.rs2: 2
EX.aluControlBits: 6
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 14
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 2
MEM.nop: False
MEM.PC: 68
MEM.ALUResult: -3
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 13
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 2
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 24
WB.ReadData: 2
WB.MemToReg: 1
WB.Wrt_reg_addr: 2
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 23
IF.nop: False
IF.PC: 84
ID.nop: False
ID.PC: 80
ID.Instr: 00000000000100010110100000110011
EX.nop: False
EX.PC: 76
EX.rs1: 2
EX.rs2: -5
EX.aluControlBits: 0
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 15
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 1
MEM.nop: False
MEM.PC: 72
MEM.ALUResult: -7
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 14
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 2
MEM.Branch: 0
WB.nop: False
WB.ALUResult: -3
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 13
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 24
IF.nop: False
IF.PC: 88
ID.nop: False
ID.PC: 84
ID.Instr: 00000000000100010100100010110011
EX.nop: False
EX.PC: 80
EX.rs1: 2
EX.rs2: -5
EX.aluControlBits: 1
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 16
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 1
MEM.nop: False
MEM.PC: 76
MEM.ALUResult: 2
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 15
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: -5
MEM.Branch: 0
WB.nop: False
WB.ALUResult: -7
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 14
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 25
IF.nop: False
IF.PC: 92
ID.nop: False
ID.PC: 88
ID.Instr: 01111111111100010000100100010011
EX.nop: False
EX.PC: 84
EX.rs1: 2
EX.rs2: -5
EX.aluControlBits: 7
EX.Imm: 0
EX.ALUSrc: 0
EX.ALUOp: 2
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 17
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 1
MEM.nop: False
MEM.PC: 80
MEM.ALUResult: -5
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 16
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: -5
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 2
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 15
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 26
IF.nop: False
IF.PC: 96
ID.nop: False
ID.PC: 92
ID.Instr: 01111111111100010111100110010011
EX.nop: False
EX.PC: 88
EX.rs1: 2
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 2047
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 18
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 31
MEM.nop: False
MEM.PC: 84
MEM.ALUResult: -7
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 17
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: -5
MEM.Branch: 0
WB.nop: False
WB.ALUResult: -5
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 16
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 27
IF.nop: False
IF.PC: 100
ID.nop: False
ID.PC: 96
ID.Instr: 01111111111100010110101000010011
EX.nop: False
EX.PC: 92
EX.rs1: 2
EX.rs2: 0
EX.aluControlBits: 0
EX.Imm: 2047
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 19
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 31
MEM.nop: False
MEM.PC: 88
MEM.ALUResult: 2049
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 18
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: -7
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 17
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 28
IF.nop: False
IF.PC: 104
ID.nop: False
ID.PC: 100
ID.Instr: 01111111111100010100101010010011
EX.nop: False
EX.PC: 96
EX.rs1: 2
EX.rs2: 0
EX.aluControlBits: 1
EX.Imm: 2047
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 20
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 31
MEM.nop: False
MEM.PC: 92
MEM.ALUResult: 2
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 19
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 2049
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 18
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 29
IF.nop: False
IF.PC: 108
ID.nop: False
ID.PC: 104
ID.Instr: 01111111111100001000101100010011
EX.nop: False
EX.PC: 100
EX.rs1: 2
EX.rs2: 0
EX.aluControlBits: 7
EX.Imm: 2047
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 21
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 31
MEM.nop: False
MEM.PC: 96
MEM.ALUResult: 2047
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 20
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 2
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 19
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 30
IF.nop: False
IF.PC: 112
ID.nop: False
ID.PC: 108
ID.Instr: 01111111111100001111101110010011
EX.nop: False
EX.PC: 104
EX.rs1: -5
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: 2047
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 22
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 31
MEM.nop: False
MEM.PC: 100
MEM.ALUResult: 2045
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 21
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 2047
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 20
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 31
IF.nop: False
IF.PC: 116
ID.nop: False
ID.PC: 112
ID.Instr: 01111111111100001110110000010011
EX.nop: False
EX.PC: 108
EX.rs1: -5
EX.rs2: 0
EX.aluControlBits: 0
EX.Imm: 2047
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 23
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 31
MEM.nop: False
MEM.PC: 104
MEM.ALUResult: 2042
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 22
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 2045
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 21
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 32
IF.nop: False
IF.PC: 120
ID.nop: False
ID.PC: 116
ID.Instr: 01111111111100001100110010010011
EX.nop: False
EX.PC: 112
EX.rs1: -5
EX.rs2: 0
EX.aluControlBits: 1
EX.Imm: 2047
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 24
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 31
MEM.nop: False
MEM.PC: 108
MEM.ALUResult: 2043
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 23
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 2042
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 22
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 33
IF.nop: False
IF.PC: 124
ID.nop: False
ID.PC: 120
ID.Instr: 11111111111100010000110100010011
EX.nop: False
EX.PC: 116
EX.rs1: -5
EX.rs2: 0
EX.aluControlBits: 7
EX.Imm: 2047
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 25
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 31
MEM.nop: False
MEM.PC: 112
MEM.ALUResult: -1
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 24
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 2043
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 23
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 34
IF.nop: False
IF.PC: 128
ID.nop: False
ID.PC: 124
ID.Instr: 11111111111100010111110110010011
EX.nop: False
EX.PC: 120
EX.rs1: 2
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: -1
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 26
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 31
MEM.nop: False
MEM.PC: 116
MEM.ALUResult: -2044
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 25
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: -1
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 24
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 35
IF.nop: False
IF.PC: 132
ID.nop: False
ID.PC: 128
ID.Instr: 11111111111100010110111000010011
EX.nop: False
EX.PC: 124
EX.rs1: 2
EX.rs2: 0
EX.aluControlBits: 0
EX.Imm: -1
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 27
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 31
MEM.nop: False
MEM.PC: 120
MEM.ALUResult: 1
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 26
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: -2044
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 25
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 36
IF.nop: False
IF.PC: 136
ID.nop: False
ID.PC: 132
ID.Instr: 11111111111100010100111010010011
EX.nop: False
EX.PC: 128
EX.rs1: 2
EX.rs2: 0
EX.aluControlBits: 1
EX.Imm: -1
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 28
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 31
MEM.nop: False
MEM.PC: 124
MEM.ALUResult: 2
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 27
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 1
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 26
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 37
IF.nop: False
IF.PC: 140
ID.nop: False
ID.PC: 136
ID.Instr: 11111111111100001000111100010011
EX.nop: False
EX.PC: 132
EX.rs1: 2
EX.rs2: 0
EX.aluControlBits: 7
EX.Imm: -1
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 29
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 2
EX.Reg_rs2: 31
MEM.nop: False
MEM.PC: 128
MEM.ALUResult: -1
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 28
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 2
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 27
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 38
IF.nop: False
IF.PC: 144
ID.nop: False
ID.PC: 140
ID.Instr: 11111111111100001111111110010011
EX.nop: False
EX.PC: 136
EX.rs1: -5
EX.rs2: 0
EX.aluControlBits: 2
EX.Imm: -1
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 30
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 31
MEM.nop: False
MEM.PC: 132
MEM.ALUResult: -3
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 29
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: -1
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 28
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 39
IF.nop: False
IF.PC: 148
ID.nop: False
ID.PC: 144
ID.Instr: 11111111111100001110111110010011
EX.nop: False
EX.PC: 140
EX.rs1: -5
EX.rs2: 0
EX.aluControlBits: 0
EX.Imm: -1
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 31
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 31
MEM.nop: False
MEM.PC: 136
MEM.ALUResult: -6
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 30
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: -3
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 29
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 40
IF.nop: False
IF.PC: 152
ID.nop: False
ID.PC: 148
ID.Instr: 11111111111100001100000000010011
EX.nop: False
EX.PC: 144
EX.rs1: -5
EX.rs2: 0
EX.aluControlBits: 1
EX.Imm: -1
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 31
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 31
MEM.nop: False
MEM.PC: 140
MEM.ALUResult: -5
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 31
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: 0
MEM.Branch: 0
WB.nop: False
WB.ALUResult: -6
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 30
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 41
IF.nop: True
IF.PC: 152
ID.nop: True
ID.PC: 152
ID.Instr: 11111111111111111111111111111111
EX.nop: False
EX.PC: 148
EX.rs1: -5
EX.rs2: 0
EX.aluControlBits: 7
EX.Imm: -1
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 0
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 31
MEM.nop: False
MEM.PC: 144
MEM.ALUResult: -1
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 31
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: -5
MEM.Branch: 0
WB.nop: False
WB.ALUResult: -5
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 31
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 42
IF.nop: True
IF.PC: 152
ID.nop: True
ID.PC: 152
ID.Instr: 11111111111111111111111111111111
EX.nop: True
EX.PC: 148
EX.rs1: -5
EX.rs2: 0
EX.aluControlBits: 7
EX.Imm: -1
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 0
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 31
MEM.nop: False
MEM.PC: 148
MEM.ALUResult: 4
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 0
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: -5
MEM.Branch: 0
WB.nop: False
WB.ALUResult: -1
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 31
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 43
IF.nop: True
IF.PC: 152
ID.nop: True
ID.PC: 152
ID.Instr: 11111111111111111111111111111111
EX.nop: True
EX.PC: 148
EX.rs1: -5
EX.rs2: 0
EX.aluControlBits: 7
EX.Imm: -1
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 0
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 31
MEM.nop: True
MEM.PC: 148
MEM.ALUResult: 4
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 0
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: -5
MEM.Branch: 0
WB.nop: False
WB.ALUResult: 4
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 0
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 44
IF.nop: True
IF.PC: 152
ID.nop: True
ID.PC: 152
ID.Instr: 11111111111111111111111111111111
EX.nop: True
EX.PC: 148
EX.rs1: -5
EX.rs2: 0
EX.aluControlBits: 7
EX.Imm: -1
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 0
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 31
MEM.nop: True
MEM.PC: 148
MEM.ALUResult: 4
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 0
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: -5
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 4
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 0
WB.RegWrite: 1
WB.dataToWrite: 0
----------------------------------------------------------------------
State after executing cycle: 45
IF.nop: True
IF.PC: 152
ID.nop: True
ID.PC: 152
ID.Instr: 11111111111111111111111111111111
EX.nop: True
EX.PC: 148
EX.rs1: -5
EX.rs2: 0
EX.aluControlBits: 7
EX.Imm: -1
EX.ALUSrc: 1
EX.ALUOp: 0
EX.Branch: 0
EX.ALUResult: 0
EX.Zero: 0
EX.MemRead: 0
EX.MemWrite: 0
EX.Wrt_reg_addr: 0
EX.MemToReg: 0
EX.RegWrite: 1
EX.Reg_rs1: 1
EX.Reg_rs2: 31
MEM.nop: True
MEM.PC: 148
MEM.ALUResult: 4
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.Wrt_reg_addr: 0
MEM.MemToReg: 0
MEM.RegWrite: 1
MEM.rs2: -5
MEM.Branch: 0
WB.nop: True
WB.ALUResult: 4
WB.ReadData: 2
WB.MemToReg: 0
WB.Wrt_reg_addr: 0
WB.RegWrite: 1
WB.dataToWrite: 0
