

================================================================
== Vivado HLS Report for 'hier_func'
================================================================
* Date:           Mon Nov 18 16:03:58 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  4127|  4127|  4100|  4100| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +------------+---------+------+------+------+------+---------+
        |            |         |   Latency   |   Interval  | Pipeline|
        |  Instance  |  Module |  min |  max |  min |  max |   Type  |
        +------------+---------+------+------+------+------+---------+
        |tancalc_U0  |tancalc  |   757|   757|   757|   757|   none  |
        |fifo_U0     |fifo     |  4099|  4099|  4099|  4099|   none  |
        +------------+---------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|        2|    -|
|FIFO                 |        0|      -|      105|      390|    -|
|Instance             |        2|     15|     2855|     5873|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        3|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        2|     15|     2963|     6265|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+------+------+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------+-------------------------+---------+-------+------+------+-----+
    |fifo_U0                    |fifo                     |        0|      0|    73|   633|    0|
    |hier_func_control_s_axi_U  |hier_func_control_s_axi  |        0|      0|   106|   168|    0|
    |hier_func_gmem0_m_axi_U    |hier_func_gmem0_m_axi    |        2|      0|   537|   677|    0|
    |tancalc_U0                 |tancalc                  |        0|     15|  2139|  4395|    0|
    +---------------------------+-------------------------+---------+-------+------+------+-----+
    |Total                      |                         |        2|     15|  2855|  5873|    0|
    +---------------------------+-------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------+---------+---+----+-----+------+-----+---------+
    |            Name            | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------+---------+---+----+-----+------+-----+---------+
    |stream_array_line_10_V_V_U  |        0|  7|   0|    -|    16|   10|      160|
    |stream_array_line_11_V_V_U  |        0|  7|   0|    -|    16|   10|      160|
    |stream_array_line_12_V_V_U  |        0|  7|   0|    -|    16|   10|      160|
    |stream_array_line_13_V_V_U  |        0|  7|   0|    -|    16|   10|      160|
    |stream_array_line_14_V_V_U  |        0|  7|   0|    -|    16|   10|      160|
    |stream_array_line_15_V_V_U  |        0|  7|   0|    -|    16|   10|      160|
    |stream_array_line_1_V_V_U   |        0|  7|   0|    -|    16|   10|      160|
    |stream_array_line_2_V_V_U   |        0|  7|   0|    -|    16|   10|      160|
    |stream_array_line_3_V_V_U   |        0|  7|   0|    -|    16|   10|      160|
    |stream_array_line_4_V_V_U   |        0|  7|   0|    -|    16|   10|      160|
    |stream_array_line_5_V_V_U   |        0|  7|   0|    -|    16|   10|      160|
    |stream_array_line_6_V_V_U   |        0|  7|   0|    -|    16|   10|      160|
    |stream_array_line_7_V_V_U   |        0|  7|   0|    -|    16|   10|      160|
    |stream_array_line_8_V_V_U   |        0|  7|   0|    -|    16|   10|      160|
    |stream_array_line_9_V_V_U   |        0|  7|   0|    -|    16|   10|      160|
    +----------------------------+---------+---+----+-----+------+-----+---------+
    |Total                       |        0|105|   0|    0|   240|  150|     2400|
    +----------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------+---+----+-----+-----------+
    |     Name     | FF| LUT| Bits| Const Bits|
    +--------------+---+----+-----+-----------+
    |ap_rst_n_inv  |  1|   0|    1|          0|
    |ap_rst_reg_1  |  1|   0|    1|          0|
    |ap_rst_reg_2  |  1|   0|    1|          0|
    +--------------+---+----+-----+-----------+
    |Total         |  3|   0|    3|          0|
    +--------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_AWREADY   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_AWADDR    |  in |    5|    s_axi   |     control     |    scalar    |
|s_axi_control_WVALID    |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_WREADY    | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_WDATA     |  in |   32|    s_axi   |     control     |    scalar    |
|s_axi_control_WSTRB     |  in |    4|    s_axi   |     control     |    scalar    |
|s_axi_control_ARVALID   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_ARREADY   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_ARADDR    |  in |    5|    s_axi   |     control     |    scalar    |
|s_axi_control_RVALID    | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_RREADY    |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_RDATA     | out |   32|    s_axi   |     control     |    scalar    |
|s_axi_control_RRESP     | out |    2|    s_axi   |     control     |    scalar    |
|s_axi_control_BVALID    | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_BREADY    |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_BRESP     | out |    2|    s_axi   |     control     |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |    hier_func    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    hier_func    | return value |
|interrupt               | out |    1| ap_ctrl_hs |    hier_func    | return value |
|m_axi_gmem0_AWVALID     | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWREADY     |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWADDR      | out |   64|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWID        | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWLEN       | out |    8|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWSIZE      | out |    3|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWBURST     | out |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWLOCK      | out |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWCACHE     | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWPROT      | out |    3|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWQOS       | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWREGION    | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_AWUSER      | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WVALID      | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WREADY      |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WDATA       | out |   32|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WSTRB       | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WLAST       | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WID         | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_WUSER       | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARVALID     | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARREADY     |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARADDR      | out |   64|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARID        | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARLEN       | out |    8|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARSIZE      | out |    3|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARBURST     | out |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARLOCK      | out |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARCACHE     | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARPROT      | out |    3|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARQOS       | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARREGION    | out |    4|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_ARUSER      | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RVALID      |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RREADY      | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RDATA       |  in |   32|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RLAST       |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RID         |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RUSER       |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_RRESP       |  in |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_BVALID      |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_BREADY      | out |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_BRESP       |  in |    2|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_BID         |  in |    1|    m_axi   |      gmem0      |    pointer   |
|m_axi_gmem0_BUSER       |  in |    1|    m_axi   |      gmem0      |    pointer   |
|fifo_output_V_V_TDATA   | out |   16|    axis    | fifo_output_V_V |    pointer   |
|fifo_output_V_V_TVALID  | out |    1|    axis    | fifo_output_V_V |    pointer   |
|fifo_output_V_V_TREADY  |  in |    1|    axis    | fifo_output_V_V |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

