{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560413681572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560413681573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 16:14:41 2019 " "Processing started: Thu Jun 13 16:14:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560413681573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560413681573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 5-3 -c 5-3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 5-3 -c 5-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560413681573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1560413681942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5-3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 5-3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyseg7scan-behav " "Found design unit 1: keyseg7scan-behav" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560413682463 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyseg7scan " "Found entity 1: keyseg7scan" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560413682463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560413682463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "keyseg7scan " "Elaborating entity \"keyseg7scan\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560413682497 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "num1 5-3.vhd(16) " "VHDL Signal Declaration warning at 5-3.vhd(16): used implicit default value for signal \"num1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560413682499 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "num2 5-3.vhd(16) " "VHDL Signal Declaration warning at 5-3.vhd(16): used implicit default value for signal \"num2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560413682499 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "num3 5-3.vhd(16) " "VHDL Signal Declaration warning at 5-3.vhd(16): used implicit default value for signal \"num3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560413682499 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num 5-3.vhd(62) " "VHDL Process Statement warning at 5-3.vhd(62): signal \"num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413682500 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 5-3.vhd(64) " "VHDL Process Statement warning at 5-3.vhd(64): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413682500 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 5-3.vhd(66) " "VHDL Process Statement warning at 5-3.vhd(66): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413682500 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num3 5-3.vhd(68) " "VHDL Process Statement warning at 5-3.vhd(68): signal \"num3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413682500 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divclk 5-3.vhd(111) " "VHDL Process Statement warning at 5-3.vhd(111): signal \"divclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413682501 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divclk 5-3.vhd(132) " "VHDL Process Statement warning at 5-3.vhd(132): signal \"divclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413682501 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divclk 5-3.vhd(151) " "VHDL Process Statement warning at 5-3.vhd(151): signal \"divclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413682502 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divclk 5-3.vhd(170) " "VHDL Process Statement warning at 5-3.vhd(170): signal \"divclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413682502 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divclk 5-3.vhd(189) " "VHDL Process Statement warning at 5-3.vhd(189): signal \"divclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413682502 "|keyseg7scan"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560413683146 "|keyseg7scan|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1560413683146 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560413683409 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560413683409 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "271 " "Implemented 271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560413683485 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560413683485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "253 " "Implemented 253 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560413683485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560413683485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560413683520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 16:14:43 2019 " "Processing ended: Thu Jun 13 16:14:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560413683520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560413683520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560413683520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560413683520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560413684576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560413684577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 16:14:44 2019 " "Processing started: Thu Jun 13 16:14:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560413684577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560413684577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 5-3 -c 5-3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 5-3 -c 5-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560413684577 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560413684640 ""}
{ "Info" "0" "" "Project  = 5-3" {  } {  } 0 0 "Project  = 5-3" 0 0 "Fitter" 0 0 1560413684641 ""}
{ "Info" "0" "" "Revision = 5-3" {  } {  } 0 0 "Revision = 5-3" 0 0 "Fitter" 0 0 1560413684641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1560413684766 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "5-3 EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"5-3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560413684788 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560413684834 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560413684834 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560413684889 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560413685071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560413685071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560413685071 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560413685071 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/5-3(QZX)/" { { 0 { 0 ""} 0 674 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560413685073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/5-3(QZX)/" { { 0 { 0 ""} 0 675 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560413685073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/5-3(QZX)/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560413685073 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560413685073 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "5-3.sdc " "Synopsys Design Constraints File file not found: '5-3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560413685224 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560413685225 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560413685229 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560413685249 ""}  } { { "d:/programs/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programs/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 6 0 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/5-3(QZX)/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560413685249 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divclk  " "Automatically promoted node divclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560413685249 ""}  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 14 -1 0 } } { "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/SCNU/Study/Test/Quartus/5-3(QZX)/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560413685249 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560413685314 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560413685314 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560413685314 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560413685315 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560413685316 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560413685317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560413685317 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560413685317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560413685317 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1560413685318 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560413685318 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led " "Node \"led\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[0\] " "Node \"sd_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[10\] " "Node \"sd_addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[11\] " "Node \"sd_addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[1\] " "Node \"sd_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[2\] " "Node \"sd_addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[3\] " "Node \"sd_addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[4\] " "Node \"sd_addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[5\] " "Node \"sd_addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[6\] " "Node \"sd_addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[7\] " "Node \"sd_addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[8\] " "Node \"sd_addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_addr\[9\] " "Node \"sd_addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_ba\[0\] " "Node \"sd_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_ba\[1\] " "Node \"sd_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cas " "Node \"sd_cas\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cas" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cke " "Node \"sd_cke\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_clk " "Node \"sd_clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cs " "Node \"sd_cs\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[0\] " "Node \"sd_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[10\] " "Node \"sd_data\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[11\] " "Node \"sd_data\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[12\] " "Node \"sd_data\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[13\] " "Node \"sd_data\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[14\] " "Node \"sd_data\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[15\] " "Node \"sd_data\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[1\] " "Node \"sd_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[2\] " "Node \"sd_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[3\] " "Node \"sd_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[4\] " "Node \"sd_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[5\] " "Node \"sd_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[6\] " "Node \"sd_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[7\] " "Node \"sd_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[8\] " "Node \"sd_data\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_data\[9\] " "Node \"sd_data\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_data\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_ldqm " "Node \"sd_ldqm\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_ldqm" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_ras " "Node \"sd_ras\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_ras" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_udqm " "Node \"sd_udqm\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_udqm" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_we " "Node \"sd_we\" is assigned to location or region, but does not exist in design" {  } { { "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_we" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1560413685336 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1560413685336 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560413685341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560413685698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560413685841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560413685850 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560413686319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560413686319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560413686402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/SCNU/Study/Test/Quartus/5-3(QZX)/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1560413686848 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560413686848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560413687041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1560413687042 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560413687042 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1560413687050 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560413687053 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[0\] 0 " "Pin \"seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560413687060 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[1\] 0 " "Pin \"seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560413687060 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[2\] 0 " "Pin \"seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560413687060 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[3\] 0 " "Pin \"seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560413687060 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[4\] 0 " "Pin \"seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560413687060 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[5\] 0 " "Pin \"seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560413687060 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[6\] 0 " "Pin \"seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560413687060 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg\[7\] 0 " "Pin \"seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560413687060 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[0\] 0 " "Pin \"dig\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560413687060 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[1\] 0 " "Pin \"dig\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560413687060 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[2\] 0 " "Pin \"dig\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560413687060 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dig\[3\] 0 " "Pin \"dig\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560413687060 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1560413687060 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560413687150 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560413687174 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560413687252 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560413687386 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1560413687417 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SCNU/Study/Test/Quartus/5-3(QZX)/output_files/5-3.fit.smsg " "Generated suppressed messages file C:/SCNU/Study/Test/Quartus/5-3(QZX)/output_files/5-3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560413687490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5013 " "Peak virtual memory: 5013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560413687695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 16:14:47 2019 " "Processing ended: Thu Jun 13 16:14:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560413687695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560413687695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560413687695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560413687695 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560413688647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560413688648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 16:14:48 2019 " "Processing started: Thu Jun 13 16:14:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560413688648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560413688648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 5-3 -c 5-3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 5-3 -c 5-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560413688648 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560413689075 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560413689114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560413689371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 16:14:49 2019 " "Processing ended: Thu Jun 13 16:14:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560413689371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560413689371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560413689371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560413689371 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560413689966 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560413690419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 16:14:50 2019 " "Processing started: Thu Jun 13 16:14:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560413690420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560413690420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 5-3 -c 5-3 " "Command: quartus_sta 5-3 -c 5-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560413690420 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1560413690492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1560413690633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1560413690667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1560413690667 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "5-3.sdc " "Synopsys Design Constraints File file not found: '5-3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1560413690773 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1560413690773 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divclk divclk " "create_clock -period 1.000 -name divclk divclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690774 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690774 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690774 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1560413690778 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1560413690785 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1560413690801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.476 " "Worst-case setup slack is -4.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.476      -551.765 divclk  " "   -4.476      -551.765 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.599       -66.895 clk  " "   -3.599       -66.895 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560413690813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 divclk  " "    0.499         0.000 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.041         0.000 clk  " "    1.041         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560413690821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560413690830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560413690839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -42.009 clk  " "   -1.941       -42.009 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -209.244 divclk  " "   -0.742      -209.244 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560413690845 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1560413690945 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1560413690946 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1560413690963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.880 " "Worst-case setup slack is -0.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.880       -94.826 divclk  " "   -0.880       -94.826 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.636        -7.560 clk  " "   -0.636        -7.560 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560413690969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 divclk  " "    0.215         0.000 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320         0.000 clk  " "    0.320         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560413690978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560413690985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1560413690993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -28.380 clk  " "   -1.380       -28.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -141.000 divclk  " "   -0.500      -141.000 divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560413690999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560413690999 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1560413691175 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1560413691206 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1560413691207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560413691306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 16:14:51 2019 " "Processing ended: Thu Jun 13 16:14:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560413691306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560413691306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560413691306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560413691306 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Quartus II Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560413691983 ""}
