
f429_gyro_whoami.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c6e8  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001238  0800c898  0800c898  0000d898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dad0  0800dad0  0000f060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800dad0  0800dad0  0000ead0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dad8  0800dad8  0000f060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dad8  0800dad8  0000ead8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dadc  0800dadc  0000eadc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800dae0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f060  2**0
                  CONTENTS
 10 .bss          0000090c  20000060  20000060  0000f060  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000096c  2000096c  0000f060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f060  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002b35b  00000000  00000000  0000f090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000062cd  00000000  00000000  0003a3eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002528  00000000  00000000  000406b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001caa  00000000  00000000  00042be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029efb  00000000  00000000  0004488a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002deb4  00000000  00000000  0006e785  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f749e  00000000  00000000  0009c639  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00193ad7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a2e8  00000000  00000000  00193b1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  0019de04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000060 	.word	0x20000060
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c880 	.word	0x0800c880

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000064 	.word	0x20000064
 80001ec:	0800c880 	.word	0x0800c880

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_uldivmod>:
 8000618:	b953      	cbnz	r3, 8000630 <__aeabi_uldivmod+0x18>
 800061a:	b94a      	cbnz	r2, 8000630 <__aeabi_uldivmod+0x18>
 800061c:	2900      	cmp	r1, #0
 800061e:	bf08      	it	eq
 8000620:	2800      	cmpeq	r0, #0
 8000622:	bf1c      	itt	ne
 8000624:	f04f 31ff 	movne.w	r1, #4294967295
 8000628:	f04f 30ff 	movne.w	r0, #4294967295
 800062c:	f000 b988 	b.w	8000940 <__aeabi_idiv0>
 8000630:	f1ad 0c08 	sub.w	ip, sp, #8
 8000634:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000638:	f000 f806 	bl	8000648 <__udivmoddi4>
 800063c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000640:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000644:	b004      	add	sp, #16
 8000646:	4770      	bx	lr

08000648 <__udivmoddi4>:
 8000648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800064c:	9d08      	ldr	r5, [sp, #32]
 800064e:	468e      	mov	lr, r1
 8000650:	4604      	mov	r4, r0
 8000652:	4688      	mov	r8, r1
 8000654:	2b00      	cmp	r3, #0
 8000656:	d14a      	bne.n	80006ee <__udivmoddi4+0xa6>
 8000658:	428a      	cmp	r2, r1
 800065a:	4617      	mov	r7, r2
 800065c:	d962      	bls.n	8000724 <__udivmoddi4+0xdc>
 800065e:	fab2 f682 	clz	r6, r2
 8000662:	b14e      	cbz	r6, 8000678 <__udivmoddi4+0x30>
 8000664:	f1c6 0320 	rsb	r3, r6, #32
 8000668:	fa01 f806 	lsl.w	r8, r1, r6
 800066c:	fa20 f303 	lsr.w	r3, r0, r3
 8000670:	40b7      	lsls	r7, r6
 8000672:	ea43 0808 	orr.w	r8, r3, r8
 8000676:	40b4      	lsls	r4, r6
 8000678:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800067c:	fa1f fc87 	uxth.w	ip, r7
 8000680:	fbb8 f1fe 	udiv	r1, r8, lr
 8000684:	0c23      	lsrs	r3, r4, #16
 8000686:	fb0e 8811 	mls	r8, lr, r1, r8
 800068a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800068e:	fb01 f20c 	mul.w	r2, r1, ip
 8000692:	429a      	cmp	r2, r3
 8000694:	d909      	bls.n	80006aa <__udivmoddi4+0x62>
 8000696:	18fb      	adds	r3, r7, r3
 8000698:	f101 30ff 	add.w	r0, r1, #4294967295
 800069c:	f080 80ea 	bcs.w	8000874 <__udivmoddi4+0x22c>
 80006a0:	429a      	cmp	r2, r3
 80006a2:	f240 80e7 	bls.w	8000874 <__udivmoddi4+0x22c>
 80006a6:	3902      	subs	r1, #2
 80006a8:	443b      	add	r3, r7
 80006aa:	1a9a      	subs	r2, r3, r2
 80006ac:	b2a3      	uxth	r3, r4
 80006ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80006b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80006b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80006be:	459c      	cmp	ip, r3
 80006c0:	d909      	bls.n	80006d6 <__udivmoddi4+0x8e>
 80006c2:	18fb      	adds	r3, r7, r3
 80006c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80006c8:	f080 80d6 	bcs.w	8000878 <__udivmoddi4+0x230>
 80006cc:	459c      	cmp	ip, r3
 80006ce:	f240 80d3 	bls.w	8000878 <__udivmoddi4+0x230>
 80006d2:	443b      	add	r3, r7
 80006d4:	3802      	subs	r0, #2
 80006d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80006da:	eba3 030c 	sub.w	r3, r3, ip
 80006de:	2100      	movs	r1, #0
 80006e0:	b11d      	cbz	r5, 80006ea <__udivmoddi4+0xa2>
 80006e2:	40f3      	lsrs	r3, r6
 80006e4:	2200      	movs	r2, #0
 80006e6:	e9c5 3200 	strd	r3, r2, [r5]
 80006ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006ee:	428b      	cmp	r3, r1
 80006f0:	d905      	bls.n	80006fe <__udivmoddi4+0xb6>
 80006f2:	b10d      	cbz	r5, 80006f8 <__udivmoddi4+0xb0>
 80006f4:	e9c5 0100 	strd	r0, r1, [r5]
 80006f8:	2100      	movs	r1, #0
 80006fa:	4608      	mov	r0, r1
 80006fc:	e7f5      	b.n	80006ea <__udivmoddi4+0xa2>
 80006fe:	fab3 f183 	clz	r1, r3
 8000702:	2900      	cmp	r1, #0
 8000704:	d146      	bne.n	8000794 <__udivmoddi4+0x14c>
 8000706:	4573      	cmp	r3, lr
 8000708:	d302      	bcc.n	8000710 <__udivmoddi4+0xc8>
 800070a:	4282      	cmp	r2, r0
 800070c:	f200 8105 	bhi.w	800091a <__udivmoddi4+0x2d2>
 8000710:	1a84      	subs	r4, r0, r2
 8000712:	eb6e 0203 	sbc.w	r2, lr, r3
 8000716:	2001      	movs	r0, #1
 8000718:	4690      	mov	r8, r2
 800071a:	2d00      	cmp	r5, #0
 800071c:	d0e5      	beq.n	80006ea <__udivmoddi4+0xa2>
 800071e:	e9c5 4800 	strd	r4, r8, [r5]
 8000722:	e7e2      	b.n	80006ea <__udivmoddi4+0xa2>
 8000724:	2a00      	cmp	r2, #0
 8000726:	f000 8090 	beq.w	800084a <__udivmoddi4+0x202>
 800072a:	fab2 f682 	clz	r6, r2
 800072e:	2e00      	cmp	r6, #0
 8000730:	f040 80a4 	bne.w	800087c <__udivmoddi4+0x234>
 8000734:	1a8a      	subs	r2, r1, r2
 8000736:	0c03      	lsrs	r3, r0, #16
 8000738:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800073c:	b280      	uxth	r0, r0
 800073e:	b2bc      	uxth	r4, r7
 8000740:	2101      	movs	r1, #1
 8000742:	fbb2 fcfe 	udiv	ip, r2, lr
 8000746:	fb0e 221c 	mls	r2, lr, ip, r2
 800074a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800074e:	fb04 f20c 	mul.w	r2, r4, ip
 8000752:	429a      	cmp	r2, r3
 8000754:	d907      	bls.n	8000766 <__udivmoddi4+0x11e>
 8000756:	18fb      	adds	r3, r7, r3
 8000758:	f10c 38ff 	add.w	r8, ip, #4294967295
 800075c:	d202      	bcs.n	8000764 <__udivmoddi4+0x11c>
 800075e:	429a      	cmp	r2, r3
 8000760:	f200 80e0 	bhi.w	8000924 <__udivmoddi4+0x2dc>
 8000764:	46c4      	mov	ip, r8
 8000766:	1a9b      	subs	r3, r3, r2
 8000768:	fbb3 f2fe 	udiv	r2, r3, lr
 800076c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000770:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000774:	fb02 f404 	mul.w	r4, r2, r4
 8000778:	429c      	cmp	r4, r3
 800077a:	d907      	bls.n	800078c <__udivmoddi4+0x144>
 800077c:	18fb      	adds	r3, r7, r3
 800077e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000782:	d202      	bcs.n	800078a <__udivmoddi4+0x142>
 8000784:	429c      	cmp	r4, r3
 8000786:	f200 80ca 	bhi.w	800091e <__udivmoddi4+0x2d6>
 800078a:	4602      	mov	r2, r0
 800078c:	1b1b      	subs	r3, r3, r4
 800078e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000792:	e7a5      	b.n	80006e0 <__udivmoddi4+0x98>
 8000794:	f1c1 0620 	rsb	r6, r1, #32
 8000798:	408b      	lsls	r3, r1
 800079a:	fa22 f706 	lsr.w	r7, r2, r6
 800079e:	431f      	orrs	r7, r3
 80007a0:	fa0e f401 	lsl.w	r4, lr, r1
 80007a4:	fa20 f306 	lsr.w	r3, r0, r6
 80007a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80007ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80007b0:	4323      	orrs	r3, r4
 80007b2:	fa00 f801 	lsl.w	r8, r0, r1
 80007b6:	fa1f fc87 	uxth.w	ip, r7
 80007ba:	fbbe f0f9 	udiv	r0, lr, r9
 80007be:	0c1c      	lsrs	r4, r3, #16
 80007c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80007c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80007c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80007cc:	45a6      	cmp	lr, r4
 80007ce:	fa02 f201 	lsl.w	r2, r2, r1
 80007d2:	d909      	bls.n	80007e8 <__udivmoddi4+0x1a0>
 80007d4:	193c      	adds	r4, r7, r4
 80007d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80007da:	f080 809c 	bcs.w	8000916 <__udivmoddi4+0x2ce>
 80007de:	45a6      	cmp	lr, r4
 80007e0:	f240 8099 	bls.w	8000916 <__udivmoddi4+0x2ce>
 80007e4:	3802      	subs	r0, #2
 80007e6:	443c      	add	r4, r7
 80007e8:	eba4 040e 	sub.w	r4, r4, lr
 80007ec:	fa1f fe83 	uxth.w	lr, r3
 80007f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80007f4:	fb09 4413 	mls	r4, r9, r3, r4
 80007f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80007fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000800:	45a4      	cmp	ip, r4
 8000802:	d908      	bls.n	8000816 <__udivmoddi4+0x1ce>
 8000804:	193c      	adds	r4, r7, r4
 8000806:	f103 3eff 	add.w	lr, r3, #4294967295
 800080a:	f080 8082 	bcs.w	8000912 <__udivmoddi4+0x2ca>
 800080e:	45a4      	cmp	ip, r4
 8000810:	d97f      	bls.n	8000912 <__udivmoddi4+0x2ca>
 8000812:	3b02      	subs	r3, #2
 8000814:	443c      	add	r4, r7
 8000816:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800081a:	eba4 040c 	sub.w	r4, r4, ip
 800081e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000822:	4564      	cmp	r4, ip
 8000824:	4673      	mov	r3, lr
 8000826:	46e1      	mov	r9, ip
 8000828:	d362      	bcc.n	80008f0 <__udivmoddi4+0x2a8>
 800082a:	d05f      	beq.n	80008ec <__udivmoddi4+0x2a4>
 800082c:	b15d      	cbz	r5, 8000846 <__udivmoddi4+0x1fe>
 800082e:	ebb8 0203 	subs.w	r2, r8, r3
 8000832:	eb64 0409 	sbc.w	r4, r4, r9
 8000836:	fa04 f606 	lsl.w	r6, r4, r6
 800083a:	fa22 f301 	lsr.w	r3, r2, r1
 800083e:	431e      	orrs	r6, r3
 8000840:	40cc      	lsrs	r4, r1
 8000842:	e9c5 6400 	strd	r6, r4, [r5]
 8000846:	2100      	movs	r1, #0
 8000848:	e74f      	b.n	80006ea <__udivmoddi4+0xa2>
 800084a:	fbb1 fcf2 	udiv	ip, r1, r2
 800084e:	0c01      	lsrs	r1, r0, #16
 8000850:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000854:	b280      	uxth	r0, r0
 8000856:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800085a:	463b      	mov	r3, r7
 800085c:	4638      	mov	r0, r7
 800085e:	463c      	mov	r4, r7
 8000860:	46b8      	mov	r8, r7
 8000862:	46be      	mov	lr, r7
 8000864:	2620      	movs	r6, #32
 8000866:	fbb1 f1f7 	udiv	r1, r1, r7
 800086a:	eba2 0208 	sub.w	r2, r2, r8
 800086e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000872:	e766      	b.n	8000742 <__udivmoddi4+0xfa>
 8000874:	4601      	mov	r1, r0
 8000876:	e718      	b.n	80006aa <__udivmoddi4+0x62>
 8000878:	4610      	mov	r0, r2
 800087a:	e72c      	b.n	80006d6 <__udivmoddi4+0x8e>
 800087c:	f1c6 0220 	rsb	r2, r6, #32
 8000880:	fa2e f302 	lsr.w	r3, lr, r2
 8000884:	40b7      	lsls	r7, r6
 8000886:	40b1      	lsls	r1, r6
 8000888:	fa20 f202 	lsr.w	r2, r0, r2
 800088c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000890:	430a      	orrs	r2, r1
 8000892:	fbb3 f8fe 	udiv	r8, r3, lr
 8000896:	b2bc      	uxth	r4, r7
 8000898:	fb0e 3318 	mls	r3, lr, r8, r3
 800089c:	0c11      	lsrs	r1, r2, #16
 800089e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008a2:	fb08 f904 	mul.w	r9, r8, r4
 80008a6:	40b0      	lsls	r0, r6
 80008a8:	4589      	cmp	r9, r1
 80008aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80008ae:	b280      	uxth	r0, r0
 80008b0:	d93e      	bls.n	8000930 <__udivmoddi4+0x2e8>
 80008b2:	1879      	adds	r1, r7, r1
 80008b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80008b8:	d201      	bcs.n	80008be <__udivmoddi4+0x276>
 80008ba:	4589      	cmp	r9, r1
 80008bc:	d81f      	bhi.n	80008fe <__udivmoddi4+0x2b6>
 80008be:	eba1 0109 	sub.w	r1, r1, r9
 80008c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80008c6:	fb09 f804 	mul.w	r8, r9, r4
 80008ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80008ce:	b292      	uxth	r2, r2
 80008d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008d4:	4542      	cmp	r2, r8
 80008d6:	d229      	bcs.n	800092c <__udivmoddi4+0x2e4>
 80008d8:	18ba      	adds	r2, r7, r2
 80008da:	f109 31ff 	add.w	r1, r9, #4294967295
 80008de:	d2c4      	bcs.n	800086a <__udivmoddi4+0x222>
 80008e0:	4542      	cmp	r2, r8
 80008e2:	d2c2      	bcs.n	800086a <__udivmoddi4+0x222>
 80008e4:	f1a9 0102 	sub.w	r1, r9, #2
 80008e8:	443a      	add	r2, r7
 80008ea:	e7be      	b.n	800086a <__udivmoddi4+0x222>
 80008ec:	45f0      	cmp	r8, lr
 80008ee:	d29d      	bcs.n	800082c <__udivmoddi4+0x1e4>
 80008f0:	ebbe 0302 	subs.w	r3, lr, r2
 80008f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80008f8:	3801      	subs	r0, #1
 80008fa:	46e1      	mov	r9, ip
 80008fc:	e796      	b.n	800082c <__udivmoddi4+0x1e4>
 80008fe:	eba7 0909 	sub.w	r9, r7, r9
 8000902:	4449      	add	r1, r9
 8000904:	f1a8 0c02 	sub.w	ip, r8, #2
 8000908:	fbb1 f9fe 	udiv	r9, r1, lr
 800090c:	fb09 f804 	mul.w	r8, r9, r4
 8000910:	e7db      	b.n	80008ca <__udivmoddi4+0x282>
 8000912:	4673      	mov	r3, lr
 8000914:	e77f      	b.n	8000816 <__udivmoddi4+0x1ce>
 8000916:	4650      	mov	r0, sl
 8000918:	e766      	b.n	80007e8 <__udivmoddi4+0x1a0>
 800091a:	4608      	mov	r0, r1
 800091c:	e6fd      	b.n	800071a <__udivmoddi4+0xd2>
 800091e:	443b      	add	r3, r7
 8000920:	3a02      	subs	r2, #2
 8000922:	e733      	b.n	800078c <__udivmoddi4+0x144>
 8000924:	f1ac 0c02 	sub.w	ip, ip, #2
 8000928:	443b      	add	r3, r7
 800092a:	e71c      	b.n	8000766 <__udivmoddi4+0x11e>
 800092c:	4649      	mov	r1, r9
 800092e:	e79c      	b.n	800086a <__udivmoddi4+0x222>
 8000930:	eba1 0109 	sub.w	r1, r1, r9
 8000934:	46c4      	mov	ip, r8
 8000936:	fbb1 f9fe 	udiv	r9, r1, lr
 800093a:	fb09 f804 	mul.w	r8, r9, r4
 800093e:	e7c4      	b.n	80008ca <__udivmoddi4+0x282>

08000940 <__aeabi_idiv0>:
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop

08000944 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000948:	4b0e      	ldr	r3, [pc, #56]	@ (8000984 <HAL_Init+0x40>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a0d      	ldr	r2, [pc, #52]	@ (8000984 <HAL_Init+0x40>)
 800094e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000952:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000954:	4b0b      	ldr	r3, [pc, #44]	@ (8000984 <HAL_Init+0x40>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a0a      	ldr	r2, [pc, #40]	@ (8000984 <HAL_Init+0x40>)
 800095a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800095e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000960:	4b08      	ldr	r3, [pc, #32]	@ (8000984 <HAL_Init+0x40>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a07      	ldr	r2, [pc, #28]	@ (8000984 <HAL_Init+0x40>)
 8000966:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800096a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800096c:	2003      	movs	r0, #3
 800096e:	f000 f8fc 	bl	8000b6a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000972:	200f      	movs	r0, #15
 8000974:	f00b f82e 	bl	800b9d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000978:	f00b f800 	bl	800b97c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800097c:	2300      	movs	r3, #0
}
 800097e:	4618      	mov	r0, r3
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40023c00 	.word	0x40023c00

08000988 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800098c:	4b06      	ldr	r3, [pc, #24]	@ (80009a8 <HAL_IncTick+0x20>)
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	461a      	mov	r2, r3
 8000992:	4b06      	ldr	r3, [pc, #24]	@ (80009ac <HAL_IncTick+0x24>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4413      	add	r3, r2
 8000998:	4a04      	ldr	r2, [pc, #16]	@ (80009ac <HAL_IncTick+0x24>)
 800099a:	6013      	str	r3, [r2, #0]
}
 800099c:	bf00      	nop
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop
 80009a8:	20000004 	.word	0x20000004
 80009ac:	2000007c 	.word	0x2000007c

080009b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  return uwTick;
 80009b4:	4b03      	ldr	r3, [pc, #12]	@ (80009c4 <HAL_GetTick+0x14>)
 80009b6:	681b      	ldr	r3, [r3, #0]
}
 80009b8:	4618      	mov	r0, r3
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr
 80009c2:	bf00      	nop
 80009c4:	2000007c 	.word	0x2000007c

080009c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b084      	sub	sp, #16
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009d0:	f7ff ffee 	bl	80009b0 <HAL_GetTick>
 80009d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009e0:	d005      	beq.n	80009ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009e2:	4b0a      	ldr	r3, [pc, #40]	@ (8000a0c <HAL_Delay+0x44>)
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	461a      	mov	r2, r3
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	4413      	add	r3, r2
 80009ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80009ee:	bf00      	nop
 80009f0:	f7ff ffde 	bl	80009b0 <HAL_GetTick>
 80009f4:	4602      	mov	r2, r0
 80009f6:	68bb      	ldr	r3, [r7, #8]
 80009f8:	1ad3      	subs	r3, r2, r3
 80009fa:	68fa      	ldr	r2, [r7, #12]
 80009fc:	429a      	cmp	r2, r3
 80009fe:	d8f7      	bhi.n	80009f0 <HAL_Delay+0x28>
  {
  }
}
 8000a00:	bf00      	nop
 8000a02:	bf00      	nop
 8000a04:	3710      	adds	r7, #16
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	20000004 	.word	0x20000004

08000a10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b085      	sub	sp, #20
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	f003 0307 	and.w	r3, r3, #7
 8000a1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a20:	4b0c      	ldr	r3, [pc, #48]	@ (8000a54 <__NVIC_SetPriorityGrouping+0x44>)
 8000a22:	68db      	ldr	r3, [r3, #12]
 8000a24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a26:	68ba      	ldr	r2, [r7, #8]
 8000a28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a34:	68bb      	ldr	r3, [r7, #8]
 8000a36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a42:	4a04      	ldr	r2, [pc, #16]	@ (8000a54 <__NVIC_SetPriorityGrouping+0x44>)
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	60d3      	str	r3, [r2, #12]
}
 8000a48:	bf00      	nop
 8000a4a:	3714      	adds	r7, #20
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr
 8000a54:	e000ed00 	.word	0xe000ed00

08000a58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a5c:	4b04      	ldr	r3, [pc, #16]	@ (8000a70 <__NVIC_GetPriorityGrouping+0x18>)
 8000a5e:	68db      	ldr	r3, [r3, #12]
 8000a60:	0a1b      	lsrs	r3, r3, #8
 8000a62:	f003 0307 	and.w	r3, r3, #7
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr
 8000a70:	e000ed00 	.word	0xe000ed00

08000a74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	db0b      	blt.n	8000a9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a86:	79fb      	ldrb	r3, [r7, #7]
 8000a88:	f003 021f 	and.w	r2, r3, #31
 8000a8c:	4907      	ldr	r1, [pc, #28]	@ (8000aac <__NVIC_EnableIRQ+0x38>)
 8000a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a92:	095b      	lsrs	r3, r3, #5
 8000a94:	2001      	movs	r0, #1
 8000a96:	fa00 f202 	lsl.w	r2, r0, r2
 8000a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000a9e:	bf00      	nop
 8000aa0:	370c      	adds	r7, #12
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	e000e100 	.word	0xe000e100

08000ab0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b083      	sub	sp, #12
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	6039      	str	r1, [r7, #0]
 8000aba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000abc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	db0a      	blt.n	8000ada <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	b2da      	uxtb	r2, r3
 8000ac8:	490c      	ldr	r1, [pc, #48]	@ (8000afc <__NVIC_SetPriority+0x4c>)
 8000aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ace:	0112      	lsls	r2, r2, #4
 8000ad0:	b2d2      	uxtb	r2, r2
 8000ad2:	440b      	add	r3, r1
 8000ad4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ad8:	e00a      	b.n	8000af0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	b2da      	uxtb	r2, r3
 8000ade:	4908      	ldr	r1, [pc, #32]	@ (8000b00 <__NVIC_SetPriority+0x50>)
 8000ae0:	79fb      	ldrb	r3, [r7, #7]
 8000ae2:	f003 030f 	and.w	r3, r3, #15
 8000ae6:	3b04      	subs	r3, #4
 8000ae8:	0112      	lsls	r2, r2, #4
 8000aea:	b2d2      	uxtb	r2, r2
 8000aec:	440b      	add	r3, r1
 8000aee:	761a      	strb	r2, [r3, #24]
}
 8000af0:	bf00      	nop
 8000af2:	370c      	adds	r7, #12
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr
 8000afc:	e000e100 	.word	0xe000e100
 8000b00:	e000ed00 	.word	0xe000ed00

08000b04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b089      	sub	sp, #36	@ 0x24
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	60f8      	str	r0, [r7, #12]
 8000b0c:	60b9      	str	r1, [r7, #8]
 8000b0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	f003 0307 	and.w	r3, r3, #7
 8000b16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b18:	69fb      	ldr	r3, [r7, #28]
 8000b1a:	f1c3 0307 	rsb	r3, r3, #7
 8000b1e:	2b04      	cmp	r3, #4
 8000b20:	bf28      	it	cs
 8000b22:	2304      	movcs	r3, #4
 8000b24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b26:	69fb      	ldr	r3, [r7, #28]
 8000b28:	3304      	adds	r3, #4
 8000b2a:	2b06      	cmp	r3, #6
 8000b2c:	d902      	bls.n	8000b34 <NVIC_EncodePriority+0x30>
 8000b2e:	69fb      	ldr	r3, [r7, #28]
 8000b30:	3b03      	subs	r3, #3
 8000b32:	e000      	b.n	8000b36 <NVIC_EncodePriority+0x32>
 8000b34:	2300      	movs	r3, #0
 8000b36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b38:	f04f 32ff 	mov.w	r2, #4294967295
 8000b3c:	69bb      	ldr	r3, [r7, #24]
 8000b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b42:	43da      	mvns	r2, r3
 8000b44:	68bb      	ldr	r3, [r7, #8]
 8000b46:	401a      	ands	r2, r3
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b4c:	f04f 31ff 	mov.w	r1, #4294967295
 8000b50:	697b      	ldr	r3, [r7, #20]
 8000b52:	fa01 f303 	lsl.w	r3, r1, r3
 8000b56:	43d9      	mvns	r1, r3
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b5c:	4313      	orrs	r3, r2
         );
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3724      	adds	r7, #36	@ 0x24
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr

08000b6a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b6a:	b580      	push	{r7, lr}
 8000b6c:	b082      	sub	sp, #8
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b72:	6878      	ldr	r0, [r7, #4]
 8000b74:	f7ff ff4c 	bl	8000a10 <__NVIC_SetPriorityGrouping>
}
 8000b78:	bf00      	nop
 8000b7a:	3708      	adds	r7, #8
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b086      	sub	sp, #24
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	60b9      	str	r1, [r7, #8]
 8000b8a:	607a      	str	r2, [r7, #4]
 8000b8c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b92:	f7ff ff61 	bl	8000a58 <__NVIC_GetPriorityGrouping>
 8000b96:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b98:	687a      	ldr	r2, [r7, #4]
 8000b9a:	68b9      	ldr	r1, [r7, #8]
 8000b9c:	6978      	ldr	r0, [r7, #20]
 8000b9e:	f7ff ffb1 	bl	8000b04 <NVIC_EncodePriority>
 8000ba2:	4602      	mov	r2, r0
 8000ba4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ba8:	4611      	mov	r1, r2
 8000baa:	4618      	mov	r0, r3
 8000bac:	f7ff ff80 	bl	8000ab0 <__NVIC_SetPriority>
}
 8000bb0:	bf00      	nop
 8000bb2:	3718      	adds	r7, #24
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f7ff ff54 	bl	8000a74 <__NVIC_EnableIRQ>
}
 8000bcc:	bf00      	nop
 8000bce:	3708      	adds	r7, #8
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}

08000bd4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d101      	bne.n	8000be6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8000be2:	2301      	movs	r3, #1
 8000be4:	e00e      	b.n	8000c04 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	795b      	ldrb	r3, [r3, #5]
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d105      	bne.n	8000bfc <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8000bf6:	6878      	ldr	r0, [r7, #4]
 8000bf8:	f007 f8ee 	bl	8007dd8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2201      	movs	r2, #1
 8000c00:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8000c02:	2300      	movs	r3, #0
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3708      	adds	r7, #8
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d101      	bne.n	8000c1e <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e03b      	b.n	8000c96 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d106      	bne.n	8000c38 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8000c32:	6878      	ldr	r0, [r7, #4]
 8000c34:	f007 f924 	bl	8007e80 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	2202      	movs	r2, #2
 8000c3c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	685a      	ldr	r2, [r3, #4]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	430a      	orrs	r2, r1
 8000c54:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c5c:	f023 0107 	bic.w	r1, r3, #7
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	689a      	ldr	r2, [r3, #8]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	430a      	orrs	r2, r1
 8000c6a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c72:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000c76:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000c7a:	687a      	ldr	r2, [r7, #4]
 8000c7c:	68d1      	ldr	r1, [r2, #12]
 8000c7e:	687a      	ldr	r2, [r7, #4]
 8000c80:	6812      	ldr	r2, [r2, #0]
 8000c82:	430b      	orrs	r3, r1
 8000c84:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	2200      	movs	r2, #0
 8000c8a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2201      	movs	r2, #1
 8000c90:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8000c94:	2300      	movs	r3, #0
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	3708      	adds	r7, #8
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}

08000c9e <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	b084      	sub	sp, #16
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	f003 0301 	and.w	r3, r3, #1
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d026      	beq.n	8000d0e <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d021      	beq.n	8000d0e <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8000cd8:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000cde:	f043 0201 	orr.w	r2, r3, #1
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	2201      	movs	r2, #1
 8000cec:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	2204      	movs	r2, #4
 8000cf2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	695b      	ldr	r3, [r3, #20]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d003      	beq.n	8000d0e <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	695b      	ldr	r3, [r3, #20]
 8000d0a:	6878      	ldr	r0, [r7, #4]
 8000d0c:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	f003 0320 	and.w	r3, r3, #32
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d026      	beq.n	8000d66 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d021      	beq.n	8000d66 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	681a      	ldr	r2, [r3, #0]
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8000d30:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	2220      	movs	r2, #32
 8000d38:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d3e:	f043 0202 	orr.w	r2, r3, #2
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	2204      	movs	r2, #4
 8000d4a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2200      	movs	r2, #0
 8000d52:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	695b      	ldr	r3, [r3, #20]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d003      	beq.n	8000d66 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	695b      	ldr	r3, [r3, #20]
 8000d62:	6878      	ldr	r0, [r7, #4]
 8000d64:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	f003 0308 	and.w	r3, r3, #8
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d026      	beq.n	8000dbe <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d021      	beq.n	8000dbe <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8000d88:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	2208      	movs	r2, #8
 8000d90:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d96:	f043 0204 	orr.w	r2, r3, #4
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2204      	movs	r2, #4
 8000da2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	2200      	movs	r2, #0
 8000daa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	695b      	ldr	r3, [r3, #20]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d003      	beq.n	8000dbe <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	695b      	ldr	r3, [r3, #20]
 8000dba:	6878      	ldr	r0, [r7, #4]
 8000dbc:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	f003 0304 	and.w	r3, r3, #4
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d013      	beq.n	8000df0 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d00e      	beq.n	8000df0 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	681a      	ldr	r2, [r3, #0]
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000de0:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	2204      	movs	r2, #4
 8000de8:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8000dea:	6878      	ldr	r0, [r7, #4]
 8000dec:	f000 f853 	bl	8000e96 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	f003 0302 	and.w	r3, r3, #2
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d024      	beq.n	8000e44 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8000dfa:	68bb      	ldr	r3, [r7, #8]
 8000dfc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d01f      	beq.n	8000e44 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8000e12:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2202      	movs	r2, #2
 8000e1a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2201      	movs	r2, #1
 8000e28:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	691b      	ldr	r3, [r3, #16]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d003      	beq.n	8000e44 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	691b      	ldr	r3, [r3, #16]
 8000e40:	6878      	ldr	r0, [r7, #4]
 8000e42:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	f003 0310 	and.w	r3, r3, #16
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d01f      	beq.n	8000e8e <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d01a      	beq.n	8000e8e <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000e66:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	2210      	movs	r2, #16
 8000e6e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2200      	movs	r2, #0
 8000e84:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f000 f80e 	bl	8000eaa <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8000e8e:	bf00      	nop
 8000e90:	3710      	adds	r7, #16
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8000e96:	b480      	push	{r7}
 8000e98:	b083      	sub	sp, #12
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8000e9e:	bf00      	nop
 8000ea0:	370c      	adds	r7, #12
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr

08000eaa <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	b083      	sub	sp, #12
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8000eb2:	bf00      	nop
 8000eb4:	370c      	adds	r7, #12
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
	...

08000ec0 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b087      	sub	sp, #28
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
 8000ec8:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d101      	bne.n	8000ee0 <HAL_DMA2D_ConfigLayer+0x20>
 8000edc:	2302      	movs	r3, #2
 8000ede:	e079      	b.n	8000fd4 <HAL_DMA2D_ConfigLayer+0x114>
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2202      	movs	r2, #2
 8000eec:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	011b      	lsls	r3, r3, #4
 8000ef4:	3318      	adds	r3, #24
 8000ef6:	687a      	ldr	r2, [r7, #4]
 8000ef8:	4413      	add	r3, r2
 8000efa:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8000efc:	693b      	ldr	r3, [r7, #16]
 8000efe:	685a      	ldr	r2, [r3, #4]
 8000f00:	693b      	ldr	r3, [r7, #16]
 8000f02:	689b      	ldr	r3, [r3, #8]
 8000f04:	041b      	lsls	r3, r3, #16
 8000f06:	4313      	orrs	r3, r2
 8000f08:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8000f0a:	4b35      	ldr	r3, [pc, #212]	@ (8000fe0 <HAL_DMA2D_ConfigLayer+0x120>)
 8000f0c:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8000f0e:	693b      	ldr	r3, [r7, #16]
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	2b0a      	cmp	r3, #10
 8000f14:	d003      	beq.n	8000f1e <HAL_DMA2D_ConfigLayer+0x5e>
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	2b09      	cmp	r3, #9
 8000f1c:	d107      	bne.n	8000f2e <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	68db      	ldr	r3, [r3, #12]
 8000f22:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8000f26:	697a      	ldr	r2, [r7, #20]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	617b      	str	r3, [r7, #20]
 8000f2c:	e005      	b.n	8000f3a <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	68db      	ldr	r3, [r3, #12]
 8000f32:	061b      	lsls	r3, r3, #24
 8000f34:	697a      	ldr	r2, [r7, #20]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d120      	bne.n	8000f82 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	43db      	mvns	r3, r3
 8000f4a:	ea02 0103 	and.w	r1, r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	697a      	ldr	r2, [r7, #20]
 8000f54:	430a      	orrs	r2, r1
 8000f56:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	693a      	ldr	r2, [r7, #16]
 8000f5e:	6812      	ldr	r2, [r2, #0]
 8000f60:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8000f62:	693b      	ldr	r3, [r7, #16]
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	2b0a      	cmp	r3, #10
 8000f68:	d003      	beq.n	8000f72 <HAL_DMA2D_ConfigLayer+0xb2>
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	2b09      	cmp	r3, #9
 8000f70:	d127      	bne.n	8000fc2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8000f72:	693b      	ldr	r3, [r7, #16]
 8000f74:	68da      	ldr	r2, [r3, #12]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8000f7e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000f80:	e01f      	b.n	8000fc2 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	69da      	ldr	r2, [r3, #28]
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	43db      	mvns	r3, r3
 8000f8c:	ea02 0103 	and.w	r1, r2, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	697a      	ldr	r2, [r7, #20]
 8000f96:	430a      	orrs	r2, r1
 8000f98:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	6812      	ldr	r2, [r2, #0]
 8000fa2:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8000fa4:	693b      	ldr	r3, [r7, #16]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	2b0a      	cmp	r3, #10
 8000faa:	d003      	beq.n	8000fb4 <HAL_DMA2D_ConfigLayer+0xf4>
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	2b09      	cmp	r3, #9
 8000fb2:	d106      	bne.n	8000fc2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	68da      	ldr	r2, [r3, #12]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8000fc0:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8000fd2:	2300      	movs	r3, #0
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	371c      	adds	r7, #28
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr
 8000fe0:	ff03000f 	.word	0xff03000f

08000fe4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b089      	sub	sp, #36	@ 0x24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	61fb      	str	r3, [r7, #28]
 8000ffe:	e177      	b.n	80012f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001000:	2201      	movs	r2, #1
 8001002:	69fb      	ldr	r3, [r7, #28]
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	697a      	ldr	r2, [r7, #20]
 8001010:	4013      	ands	r3, r2
 8001012:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001014:	693a      	ldr	r2, [r7, #16]
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	429a      	cmp	r2, r3
 800101a:	f040 8166 	bne.w	80012ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	f003 0303 	and.w	r3, r3, #3
 8001026:	2b01      	cmp	r3, #1
 8001028:	d005      	beq.n	8001036 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001032:	2b02      	cmp	r3, #2
 8001034:	d130      	bne.n	8001098 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	2203      	movs	r2, #3
 8001042:	fa02 f303 	lsl.w	r3, r2, r3
 8001046:	43db      	mvns	r3, r3
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	4013      	ands	r3, r2
 800104c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	68da      	ldr	r2, [r3, #12]
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	fa02 f303 	lsl.w	r3, r2, r3
 800105a:	69ba      	ldr	r2, [r7, #24]
 800105c:	4313      	orrs	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	69ba      	ldr	r2, [r7, #24]
 8001064:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800106c:	2201      	movs	r2, #1
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	43db      	mvns	r3, r3
 8001076:	69ba      	ldr	r2, [r7, #24]
 8001078:	4013      	ands	r3, r2
 800107a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	091b      	lsrs	r3, r3, #4
 8001082:	f003 0201 	and.w	r2, r3, #1
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	fa02 f303 	lsl.w	r3, r2, r3
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	4313      	orrs	r3, r2
 8001090:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f003 0303 	and.w	r3, r3, #3
 80010a0:	2b03      	cmp	r3, #3
 80010a2:	d017      	beq.n	80010d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	2203      	movs	r2, #3
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	43db      	mvns	r3, r3
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	4013      	ands	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	689a      	ldr	r2, [r3, #8]
 80010c0:	69fb      	ldr	r3, [r7, #28]
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	69ba      	ldr	r2, [r7, #24]
 80010d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f003 0303 	and.w	r3, r3, #3
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d123      	bne.n	8001128 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	08da      	lsrs	r2, r3, #3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	3208      	adds	r2, #8
 80010e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	f003 0307 	and.w	r3, r3, #7
 80010f4:	009b      	lsls	r3, r3, #2
 80010f6:	220f      	movs	r2, #15
 80010f8:	fa02 f303 	lsl.w	r3, r2, r3
 80010fc:	43db      	mvns	r3, r3
 80010fe:	69ba      	ldr	r2, [r7, #24]
 8001100:	4013      	ands	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	691a      	ldr	r2, [r3, #16]
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	f003 0307 	and.w	r3, r3, #7
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	fa02 f303 	lsl.w	r3, r2, r3
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	4313      	orrs	r3, r2
 8001118:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	08da      	lsrs	r2, r3, #3
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	3208      	adds	r2, #8
 8001122:	69b9      	ldr	r1, [r7, #24]
 8001124:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	2203      	movs	r2, #3
 8001134:	fa02 f303 	lsl.w	r3, r2, r3
 8001138:	43db      	mvns	r3, r3
 800113a:	69ba      	ldr	r2, [r7, #24]
 800113c:	4013      	ands	r3, r2
 800113e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f003 0203 	and.w	r2, r3, #3
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	fa02 f303 	lsl.w	r3, r2, r3
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	4313      	orrs	r3, r2
 8001154:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001164:	2b00      	cmp	r3, #0
 8001166:	f000 80c0 	beq.w	80012ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	4b66      	ldr	r3, [pc, #408]	@ (8001308 <HAL_GPIO_Init+0x324>)
 8001170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001172:	4a65      	ldr	r2, [pc, #404]	@ (8001308 <HAL_GPIO_Init+0x324>)
 8001174:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001178:	6453      	str	r3, [r2, #68]	@ 0x44
 800117a:	4b63      	ldr	r3, [pc, #396]	@ (8001308 <HAL_GPIO_Init+0x324>)
 800117c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800117e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001186:	4a61      	ldr	r2, [pc, #388]	@ (800130c <HAL_GPIO_Init+0x328>)
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	089b      	lsrs	r3, r3, #2
 800118c:	3302      	adds	r3, #2
 800118e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001192:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	f003 0303 	and.w	r3, r3, #3
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	220f      	movs	r2, #15
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	43db      	mvns	r3, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4013      	ands	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4a58      	ldr	r2, [pc, #352]	@ (8001310 <HAL_GPIO_Init+0x32c>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d037      	beq.n	8001222 <HAL_GPIO_Init+0x23e>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4a57      	ldr	r2, [pc, #348]	@ (8001314 <HAL_GPIO_Init+0x330>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d031      	beq.n	800121e <HAL_GPIO_Init+0x23a>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4a56      	ldr	r2, [pc, #344]	@ (8001318 <HAL_GPIO_Init+0x334>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d02b      	beq.n	800121a <HAL_GPIO_Init+0x236>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a55      	ldr	r2, [pc, #340]	@ (800131c <HAL_GPIO_Init+0x338>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d025      	beq.n	8001216 <HAL_GPIO_Init+0x232>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4a54      	ldr	r2, [pc, #336]	@ (8001320 <HAL_GPIO_Init+0x33c>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d01f      	beq.n	8001212 <HAL_GPIO_Init+0x22e>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4a53      	ldr	r2, [pc, #332]	@ (8001324 <HAL_GPIO_Init+0x340>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d019      	beq.n	800120e <HAL_GPIO_Init+0x22a>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4a52      	ldr	r2, [pc, #328]	@ (8001328 <HAL_GPIO_Init+0x344>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d013      	beq.n	800120a <HAL_GPIO_Init+0x226>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4a51      	ldr	r2, [pc, #324]	@ (800132c <HAL_GPIO_Init+0x348>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d00d      	beq.n	8001206 <HAL_GPIO_Init+0x222>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4a50      	ldr	r2, [pc, #320]	@ (8001330 <HAL_GPIO_Init+0x34c>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d007      	beq.n	8001202 <HAL_GPIO_Init+0x21e>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4a4f      	ldr	r2, [pc, #316]	@ (8001334 <HAL_GPIO_Init+0x350>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d101      	bne.n	80011fe <HAL_GPIO_Init+0x21a>
 80011fa:	2309      	movs	r3, #9
 80011fc:	e012      	b.n	8001224 <HAL_GPIO_Init+0x240>
 80011fe:	230a      	movs	r3, #10
 8001200:	e010      	b.n	8001224 <HAL_GPIO_Init+0x240>
 8001202:	2308      	movs	r3, #8
 8001204:	e00e      	b.n	8001224 <HAL_GPIO_Init+0x240>
 8001206:	2307      	movs	r3, #7
 8001208:	e00c      	b.n	8001224 <HAL_GPIO_Init+0x240>
 800120a:	2306      	movs	r3, #6
 800120c:	e00a      	b.n	8001224 <HAL_GPIO_Init+0x240>
 800120e:	2305      	movs	r3, #5
 8001210:	e008      	b.n	8001224 <HAL_GPIO_Init+0x240>
 8001212:	2304      	movs	r3, #4
 8001214:	e006      	b.n	8001224 <HAL_GPIO_Init+0x240>
 8001216:	2303      	movs	r3, #3
 8001218:	e004      	b.n	8001224 <HAL_GPIO_Init+0x240>
 800121a:	2302      	movs	r3, #2
 800121c:	e002      	b.n	8001224 <HAL_GPIO_Init+0x240>
 800121e:	2301      	movs	r3, #1
 8001220:	e000      	b.n	8001224 <HAL_GPIO_Init+0x240>
 8001222:	2300      	movs	r3, #0
 8001224:	69fa      	ldr	r2, [r7, #28]
 8001226:	f002 0203 	and.w	r2, r2, #3
 800122a:	0092      	lsls	r2, r2, #2
 800122c:	4093      	lsls	r3, r2
 800122e:	69ba      	ldr	r2, [r7, #24]
 8001230:	4313      	orrs	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001234:	4935      	ldr	r1, [pc, #212]	@ (800130c <HAL_GPIO_Init+0x328>)
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	089b      	lsrs	r3, r3, #2
 800123a:	3302      	adds	r3, #2
 800123c:	69ba      	ldr	r2, [r7, #24]
 800123e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001242:	4b3d      	ldr	r3, [pc, #244]	@ (8001338 <HAL_GPIO_Init+0x354>)
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	43db      	mvns	r3, r3
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	4013      	ands	r3, r2
 8001250:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d003      	beq.n	8001266 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800125e:	69ba      	ldr	r2, [r7, #24]
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	4313      	orrs	r3, r2
 8001264:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001266:	4a34      	ldr	r2, [pc, #208]	@ (8001338 <HAL_GPIO_Init+0x354>)
 8001268:	69bb      	ldr	r3, [r7, #24]
 800126a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800126c:	4b32      	ldr	r3, [pc, #200]	@ (8001338 <HAL_GPIO_Init+0x354>)
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	43db      	mvns	r3, r3
 8001276:	69ba      	ldr	r2, [r7, #24]
 8001278:	4013      	ands	r3, r2
 800127a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001284:	2b00      	cmp	r3, #0
 8001286:	d003      	beq.n	8001290 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	4313      	orrs	r3, r2
 800128e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001290:	4a29      	ldr	r2, [pc, #164]	@ (8001338 <HAL_GPIO_Init+0x354>)
 8001292:	69bb      	ldr	r3, [r7, #24]
 8001294:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001296:	4b28      	ldr	r3, [pc, #160]	@ (8001338 <HAL_GPIO_Init+0x354>)
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	43db      	mvns	r3, r3
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	4013      	ands	r3, r2
 80012a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d003      	beq.n	80012ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80012b2:	69ba      	ldr	r2, [r7, #24]
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012ba:	4a1f      	ldr	r2, [pc, #124]	@ (8001338 <HAL_GPIO_Init+0x354>)
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001338 <HAL_GPIO_Init+0x354>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	43db      	mvns	r3, r3
 80012ca:	69ba      	ldr	r2, [r7, #24]
 80012cc:	4013      	ands	r3, r2
 80012ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d003      	beq.n	80012e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012e4:	4a14      	ldr	r2, [pc, #80]	@ (8001338 <HAL_GPIO_Init+0x354>)
 80012e6:	69bb      	ldr	r3, [r7, #24]
 80012e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	3301      	adds	r3, #1
 80012ee:	61fb      	str	r3, [r7, #28]
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	2b0f      	cmp	r3, #15
 80012f4:	f67f ae84 	bls.w	8001000 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012f8:	bf00      	nop
 80012fa:	bf00      	nop
 80012fc:	3724      	adds	r7, #36	@ 0x24
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	40023800 	.word	0x40023800
 800130c:	40013800 	.word	0x40013800
 8001310:	40020000 	.word	0x40020000
 8001314:	40020400 	.word	0x40020400
 8001318:	40020800 	.word	0x40020800
 800131c:	40020c00 	.word	0x40020c00
 8001320:	40021000 	.word	0x40021000
 8001324:	40021400 	.word	0x40021400
 8001328:	40021800 	.word	0x40021800
 800132c:	40021c00 	.word	0x40021c00
 8001330:	40022000 	.word	0x40022000
 8001334:	40022400 	.word	0x40022400
 8001338:	40013c00 	.word	0x40013c00

0800133c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	460b      	mov	r3, r1
 8001346:	807b      	strh	r3, [r7, #2]
 8001348:	4613      	mov	r3, r2
 800134a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800134c:	787b      	ldrb	r3, [r7, #1]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d003      	beq.n	800135a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001352:	887a      	ldrh	r2, [r7, #2]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001358:	e003      	b.n	8001362 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800135a:	887b      	ldrh	r3, [r7, #2]
 800135c:	041a      	lsls	r2, r3, #16
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	619a      	str	r2, [r3, #24]
}
 8001362:	bf00      	nop
 8001364:	370c      	adds	r7, #12
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr

0800136e <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	b086      	sub	sp, #24
 8001372:	af00      	add	r7, sp, #0
 8001374:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4618      	mov	r0, r3
 8001386:	f005 f949 	bl	800661c <USB_GetMode>
 800138a:	4603      	mov	r3, r0
 800138c:	2b01      	cmp	r3, #1
 800138e:	f040 80fb 	bne.w	8001588 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4618      	mov	r0, r3
 8001398:	f005 f90c 	bl	80065b4 <USB_ReadInterrupts>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	f000 80f1 	beq.w	8001586 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f005 f903 	bl	80065b4 <USB_ReadInterrupts>
 80013ae:	4603      	mov	r3, r0
 80013b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80013b8:	d104      	bne.n	80013c4 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80013c2:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4618      	mov	r0, r3
 80013ca:	f005 f8f3 	bl	80065b4 <USB_ReadInterrupts>
 80013ce:	4603      	mov	r3, r0
 80013d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80013d8:	d104      	bne.n	80013e4 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80013e2:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f005 f8e3 	bl	80065b4 <USB_ReadInterrupts>
 80013ee:	4603      	mov	r3, r0
 80013f0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80013f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80013f8:	d104      	bne.n	8001404 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001402:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4618      	mov	r0, r3
 800140a:	f005 f8d3 	bl	80065b4 <USB_ReadInterrupts>
 800140e:	4603      	mov	r3, r0
 8001410:	f003 0302 	and.w	r3, r3, #2
 8001414:	2b02      	cmp	r3, #2
 8001416:	d103      	bne.n	8001420 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2202      	movs	r2, #2
 800141e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4618      	mov	r0, r3
 8001426:	f005 f8c5 	bl	80065b4 <USB_ReadInterrupts>
 800142a:	4603      	mov	r3, r0
 800142c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001430:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001434:	d120      	bne.n	8001478 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800143e:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f003 0301 	and.w	r3, r3, #1
 800144c:	2b00      	cmp	r3, #0
 800144e:	d113      	bne.n	8001478 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001450:	2110      	movs	r1, #16
 8001452:	6938      	ldr	r0, [r7, #16]
 8001454:	f004 fff6 	bl	8006444 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001458:	6938      	ldr	r0, [r7, #16]
 800145a:	f005 f825 	bl	80064a8 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	7a5b      	ldrb	r3, [r3, #9]
 8001462:	2b02      	cmp	r3, #2
 8001464:	d105      	bne.n	8001472 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	2101      	movs	r1, #1
 800146c:	4618      	mov	r0, r3
 800146e:	f005 f8e3 	bl	8006638 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f00a fcb6 	bl	800bde4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4618      	mov	r0, r3
 800147e:	f005 f899 	bl	80065b4 <USB_ReadInterrupts>
 8001482:	4603      	mov	r3, r0
 8001484:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001488:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800148c:	d102      	bne.n	8001494 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f001 fca1 	bl	8002dd6 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4618      	mov	r0, r3
 800149a:	f005 f88b 	bl	80065b4 <USB_ReadInterrupts>
 800149e:	4603      	mov	r3, r0
 80014a0:	f003 0308 	and.w	r3, r3, #8
 80014a4:	2b08      	cmp	r3, #8
 80014a6:	d106      	bne.n	80014b6 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f00a fc7f 	bl	800bdac <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2208      	movs	r2, #8
 80014b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f005 f87a 	bl	80065b4 <USB_ReadInterrupts>
 80014c0:	4603      	mov	r3, r0
 80014c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80014ca:	d139      	bne.n	8001540 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f005 f8ee 	bl	80066b2 <USB_HC_ReadInterrupt>
 80014d6:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]
 80014dc:	e025      	b.n	800152a <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	f003 030f 	and.w	r3, r3, #15
 80014e4:	68ba      	ldr	r2, [r7, #8]
 80014e6:	fa22 f303 	lsr.w	r3, r2, r3
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d018      	beq.n	8001524 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	015a      	lsls	r2, r3, #5
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	4413      	add	r3, r2
 80014fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001504:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001508:	d106      	bne.n	8001518 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	b2db      	uxtb	r3, r3
 800150e:	4619      	mov	r1, r3
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f000 f859 	bl	80015c8 <HCD_HC_IN_IRQHandler>
 8001516:	e005      	b.n	8001524 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	b2db      	uxtb	r3, r3
 800151c:	4619      	mov	r1, r3
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f000 febb 	bl	800229a <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	3301      	adds	r3, #1
 8001528:	617b      	str	r3, [r7, #20]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	795b      	ldrb	r3, [r3, #5]
 800152e:	461a      	mov	r2, r3
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	4293      	cmp	r3, r2
 8001534:	d3d3      	bcc.n	80014de <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800153e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4618      	mov	r0, r3
 8001546:	f005 f835 	bl	80065b4 <USB_ReadInterrupts>
 800154a:	4603      	mov	r3, r0
 800154c:	f003 0310 	and.w	r3, r3, #16
 8001550:	2b10      	cmp	r3, #16
 8001552:	d101      	bne.n	8001558 <HAL_HCD_IRQHandler+0x1ea>
 8001554:	2301      	movs	r3, #1
 8001556:	e000      	b.n	800155a <HAL_HCD_IRQHandler+0x1ec>
 8001558:	2300      	movs	r3, #0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d014      	beq.n	8001588 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	699a      	ldr	r2, [r3, #24]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f022 0210 	bic.w	r2, r2, #16
 800156c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f001 fb52 	bl	8002c18 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	699a      	ldr	r2, [r3, #24]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f042 0210 	orr.w	r2, r2, #16
 8001582:	619a      	str	r2, [r3, #24]
 8001584:	e000      	b.n	8001588 <HAL_HCD_IRQHandler+0x21a>
      return;
 8001586:	bf00      	nop
    }
  }
}
 8001588:	3718      	adds	r7, #24
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800158e:	b580      	push	{r7, lr}
 8001590:	b082      	sub	sp, #8
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800159c:	2b01      	cmp	r3, #1
 800159e:	d101      	bne.n	80015a4 <HAL_HCD_Stop+0x16>
 80015a0:	2302      	movs	r3, #2
 80015a2:	e00d      	b.n	80015c0 <HAL_HCD_Stop+0x32>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2201      	movs	r2, #1
 80015a8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f005 f9af 	bl	8006914 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2200      	movs	r2, #0
 80015ba:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80015be:	2300      	movs	r3, #0
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3708      	adds	r7, #8
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b086      	sub	sp, #24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	460b      	mov	r3, r1
 80015d2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	78fa      	ldrb	r2, [r7, #3]
 80015e4:	4611      	mov	r1, r2
 80015e6:	4618      	mov	r0, r3
 80015e8:	f004 fff7 	bl	80065da <USB_ReadChInterrupts>
 80015ec:	4603      	mov	r3, r0
 80015ee:	f003 0304 	and.w	r3, r3, #4
 80015f2:	2b04      	cmp	r3, #4
 80015f4:	d11a      	bne.n	800162c <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80015f6:	78fb      	ldrb	r3, [r7, #3]
 80015f8:	015a      	lsls	r2, r3, #5
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	4413      	add	r3, r2
 80015fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001602:	461a      	mov	r2, r3
 8001604:	2304      	movs	r3, #4
 8001606:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001608:	78fa      	ldrb	r2, [r7, #3]
 800160a:	6879      	ldr	r1, [r7, #4]
 800160c:	4613      	mov	r3, r2
 800160e:	011b      	lsls	r3, r3, #4
 8001610:	1a9b      	subs	r3, r3, r2
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	440b      	add	r3, r1
 8001616:	334d      	adds	r3, #77	@ 0x4d
 8001618:	2207      	movs	r2, #7
 800161a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	78fa      	ldrb	r2, [r7, #3]
 8001622:	4611      	mov	r1, r2
 8001624:	4618      	mov	r0, r3
 8001626:	f005 f855 	bl	80066d4 <USB_HC_Halt>
 800162a:	e09e      	b.n	800176a <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	78fa      	ldrb	r2, [r7, #3]
 8001632:	4611      	mov	r1, r2
 8001634:	4618      	mov	r0, r3
 8001636:	f004 ffd0 	bl	80065da <USB_ReadChInterrupts>
 800163a:	4603      	mov	r3, r0
 800163c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001640:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001644:	d11b      	bne.n	800167e <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001646:	78fb      	ldrb	r3, [r7, #3]
 8001648:	015a      	lsls	r2, r3, #5
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	4413      	add	r3, r2
 800164e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001652:	461a      	mov	r2, r3
 8001654:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001658:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800165a:	78fa      	ldrb	r2, [r7, #3]
 800165c:	6879      	ldr	r1, [r7, #4]
 800165e:	4613      	mov	r3, r2
 8001660:	011b      	lsls	r3, r3, #4
 8001662:	1a9b      	subs	r3, r3, r2
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	440b      	add	r3, r1
 8001668:	334d      	adds	r3, #77	@ 0x4d
 800166a:	2208      	movs	r2, #8
 800166c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	78fa      	ldrb	r2, [r7, #3]
 8001674:	4611      	mov	r1, r2
 8001676:	4618      	mov	r0, r3
 8001678:	f005 f82c 	bl	80066d4 <USB_HC_Halt>
 800167c:	e075      	b.n	800176a <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	78fa      	ldrb	r2, [r7, #3]
 8001684:	4611      	mov	r1, r2
 8001686:	4618      	mov	r0, r3
 8001688:	f004 ffa7 	bl	80065da <USB_ReadChInterrupts>
 800168c:	4603      	mov	r3, r0
 800168e:	f003 0308 	and.w	r3, r3, #8
 8001692:	2b08      	cmp	r3, #8
 8001694:	d11a      	bne.n	80016cc <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001696:	78fb      	ldrb	r3, [r7, #3]
 8001698:	015a      	lsls	r2, r3, #5
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	4413      	add	r3, r2
 800169e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80016a2:	461a      	mov	r2, r3
 80016a4:	2308      	movs	r3, #8
 80016a6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80016a8:	78fa      	ldrb	r2, [r7, #3]
 80016aa:	6879      	ldr	r1, [r7, #4]
 80016ac:	4613      	mov	r3, r2
 80016ae:	011b      	lsls	r3, r3, #4
 80016b0:	1a9b      	subs	r3, r3, r2
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	440b      	add	r3, r1
 80016b6:	334d      	adds	r3, #77	@ 0x4d
 80016b8:	2206      	movs	r2, #6
 80016ba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	78fa      	ldrb	r2, [r7, #3]
 80016c2:	4611      	mov	r1, r2
 80016c4:	4618      	mov	r0, r3
 80016c6:	f005 f805 	bl	80066d4 <USB_HC_Halt>
 80016ca:	e04e      	b.n	800176a <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	78fa      	ldrb	r2, [r7, #3]
 80016d2:	4611      	mov	r1, r2
 80016d4:	4618      	mov	r0, r3
 80016d6:	f004 ff80 	bl	80065da <USB_ReadChInterrupts>
 80016da:	4603      	mov	r3, r0
 80016dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016e4:	d11b      	bne.n	800171e <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80016e6:	78fb      	ldrb	r3, [r7, #3]
 80016e8:	015a      	lsls	r2, r3, #5
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	4413      	add	r3, r2
 80016ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80016f2:	461a      	mov	r2, r3
 80016f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016f8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80016fa:	78fa      	ldrb	r2, [r7, #3]
 80016fc:	6879      	ldr	r1, [r7, #4]
 80016fe:	4613      	mov	r3, r2
 8001700:	011b      	lsls	r3, r3, #4
 8001702:	1a9b      	subs	r3, r3, r2
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	440b      	add	r3, r1
 8001708:	334d      	adds	r3, #77	@ 0x4d
 800170a:	2209      	movs	r2, #9
 800170c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	78fa      	ldrb	r2, [r7, #3]
 8001714:	4611      	mov	r1, r2
 8001716:	4618      	mov	r0, r3
 8001718:	f004 ffdc 	bl	80066d4 <USB_HC_Halt>
 800171c:	e025      	b.n	800176a <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	78fa      	ldrb	r2, [r7, #3]
 8001724:	4611      	mov	r1, r2
 8001726:	4618      	mov	r0, r3
 8001728:	f004 ff57 	bl	80065da <USB_ReadChInterrupts>
 800172c:	4603      	mov	r3, r0
 800172e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001732:	2b80      	cmp	r3, #128	@ 0x80
 8001734:	d119      	bne.n	800176a <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8001736:	78fb      	ldrb	r3, [r7, #3]
 8001738:	015a      	lsls	r2, r3, #5
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	4413      	add	r3, r2
 800173e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001742:	461a      	mov	r2, r3
 8001744:	2380      	movs	r3, #128	@ 0x80
 8001746:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001748:	78fa      	ldrb	r2, [r7, #3]
 800174a:	6879      	ldr	r1, [r7, #4]
 800174c:	4613      	mov	r3, r2
 800174e:	011b      	lsls	r3, r3, #4
 8001750:	1a9b      	subs	r3, r3, r2
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	440b      	add	r3, r1
 8001756:	334d      	adds	r3, #77	@ 0x4d
 8001758:	2207      	movs	r2, #7
 800175a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	78fa      	ldrb	r2, [r7, #3]
 8001762:	4611      	mov	r1, r2
 8001764:	4618      	mov	r0, r3
 8001766:	f004 ffb5 	bl	80066d4 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	78fa      	ldrb	r2, [r7, #3]
 8001770:	4611      	mov	r1, r2
 8001772:	4618      	mov	r0, r3
 8001774:	f004 ff31 	bl	80065da <USB_ReadChInterrupts>
 8001778:	4603      	mov	r3, r0
 800177a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800177e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001782:	d112      	bne.n	80017aa <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	78fa      	ldrb	r2, [r7, #3]
 800178a:	4611      	mov	r1, r2
 800178c:	4618      	mov	r0, r3
 800178e:	f004 ffa1 	bl	80066d4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8001792:	78fb      	ldrb	r3, [r7, #3]
 8001794:	015a      	lsls	r2, r3, #5
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	4413      	add	r3, r2
 800179a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800179e:	461a      	mov	r2, r3
 80017a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017a4:	6093      	str	r3, [r2, #8]
 80017a6:	f000 bd75 	b.w	8002294 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	78fa      	ldrb	r2, [r7, #3]
 80017b0:	4611      	mov	r1, r2
 80017b2:	4618      	mov	r0, r3
 80017b4:	f004 ff11 	bl	80065da <USB_ReadChInterrupts>
 80017b8:	4603      	mov	r3, r0
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	2b01      	cmp	r3, #1
 80017c0:	f040 8128 	bne.w	8001a14 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80017c4:	78fb      	ldrb	r3, [r7, #3]
 80017c6:	015a      	lsls	r2, r3, #5
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	4413      	add	r3, r2
 80017cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80017d0:	461a      	mov	r2, r3
 80017d2:	2320      	movs	r3, #32
 80017d4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80017d6:	78fa      	ldrb	r2, [r7, #3]
 80017d8:	6879      	ldr	r1, [r7, #4]
 80017da:	4613      	mov	r3, r2
 80017dc:	011b      	lsls	r3, r3, #4
 80017de:	1a9b      	subs	r3, r3, r2
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	440b      	add	r3, r1
 80017e4:	331b      	adds	r3, #27
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d119      	bne.n	8001820 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80017ec:	78fa      	ldrb	r2, [r7, #3]
 80017ee:	6879      	ldr	r1, [r7, #4]
 80017f0:	4613      	mov	r3, r2
 80017f2:	011b      	lsls	r3, r3, #4
 80017f4:	1a9b      	subs	r3, r3, r2
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	440b      	add	r3, r1
 80017fa:	331b      	adds	r3, #27
 80017fc:	2200      	movs	r2, #0
 80017fe:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001800:	78fb      	ldrb	r3, [r7, #3]
 8001802:	015a      	lsls	r2, r3, #5
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	4413      	add	r3, r2
 8001808:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	78fa      	ldrb	r2, [r7, #3]
 8001810:	0151      	lsls	r1, r2, #5
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	440a      	add	r2, r1
 8001816:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800181a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800181e:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	799b      	ldrb	r3, [r3, #6]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d01b      	beq.n	8001860 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001828:	78fa      	ldrb	r2, [r7, #3]
 800182a:	6879      	ldr	r1, [r7, #4]
 800182c:	4613      	mov	r3, r2
 800182e:	011b      	lsls	r3, r3, #4
 8001830:	1a9b      	subs	r3, r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	440b      	add	r3, r1
 8001836:	3330      	adds	r3, #48	@ 0x30
 8001838:	6819      	ldr	r1, [r3, #0]
 800183a:	78fb      	ldrb	r3, [r7, #3]
 800183c:	015a      	lsls	r2, r3, #5
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	4413      	add	r3, r2
 8001842:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800184c:	78fa      	ldrb	r2, [r7, #3]
 800184e:	1ac9      	subs	r1, r1, r3
 8001850:	6878      	ldr	r0, [r7, #4]
 8001852:	4613      	mov	r3, r2
 8001854:	011b      	lsls	r3, r3, #4
 8001856:	1a9b      	subs	r3, r3, r2
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	4403      	add	r3, r0
 800185c:	3338      	adds	r3, #56	@ 0x38
 800185e:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8001860:	78fa      	ldrb	r2, [r7, #3]
 8001862:	6879      	ldr	r1, [r7, #4]
 8001864:	4613      	mov	r3, r2
 8001866:	011b      	lsls	r3, r3, #4
 8001868:	1a9b      	subs	r3, r3, r2
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	440b      	add	r3, r1
 800186e:	334d      	adds	r3, #77	@ 0x4d
 8001870:	2201      	movs	r2, #1
 8001872:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8001874:	78fa      	ldrb	r2, [r7, #3]
 8001876:	6879      	ldr	r1, [r7, #4]
 8001878:	4613      	mov	r3, r2
 800187a:	011b      	lsls	r3, r3, #4
 800187c:	1a9b      	subs	r3, r3, r2
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	440b      	add	r3, r1
 8001882:	3344      	adds	r3, #68	@ 0x44
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8001888:	78fb      	ldrb	r3, [r7, #3]
 800188a:	015a      	lsls	r2, r3, #5
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	4413      	add	r3, r2
 8001890:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001894:	461a      	mov	r2, r3
 8001896:	2301      	movs	r3, #1
 8001898:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800189a:	78fa      	ldrb	r2, [r7, #3]
 800189c:	6879      	ldr	r1, [r7, #4]
 800189e:	4613      	mov	r3, r2
 80018a0:	011b      	lsls	r3, r3, #4
 80018a2:	1a9b      	subs	r3, r3, r2
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	440b      	add	r3, r1
 80018a8:	3326      	adds	r3, #38	@ 0x26
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d00a      	beq.n	80018c6 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80018b0:	78fa      	ldrb	r2, [r7, #3]
 80018b2:	6879      	ldr	r1, [r7, #4]
 80018b4:	4613      	mov	r3, r2
 80018b6:	011b      	lsls	r3, r3, #4
 80018b8:	1a9b      	subs	r3, r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	440b      	add	r3, r1
 80018be:	3326      	adds	r3, #38	@ 0x26
 80018c0:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	d110      	bne.n	80018e8 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	78fa      	ldrb	r2, [r7, #3]
 80018cc:	4611      	mov	r1, r2
 80018ce:	4618      	mov	r0, r3
 80018d0:	f004 ff00 	bl	80066d4 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80018d4:	78fb      	ldrb	r3, [r7, #3]
 80018d6:	015a      	lsls	r2, r3, #5
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	4413      	add	r3, r2
 80018dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80018e0:	461a      	mov	r2, r3
 80018e2:	2310      	movs	r3, #16
 80018e4:	6093      	str	r3, [r2, #8]
 80018e6:	e03d      	b.n	8001964 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80018e8:	78fa      	ldrb	r2, [r7, #3]
 80018ea:	6879      	ldr	r1, [r7, #4]
 80018ec:	4613      	mov	r3, r2
 80018ee:	011b      	lsls	r3, r3, #4
 80018f0:	1a9b      	subs	r3, r3, r2
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	440b      	add	r3, r1
 80018f6:	3326      	adds	r3, #38	@ 0x26
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	2b03      	cmp	r3, #3
 80018fc:	d00a      	beq.n	8001914 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80018fe:	78fa      	ldrb	r2, [r7, #3]
 8001900:	6879      	ldr	r1, [r7, #4]
 8001902:	4613      	mov	r3, r2
 8001904:	011b      	lsls	r3, r3, #4
 8001906:	1a9b      	subs	r3, r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	440b      	add	r3, r1
 800190c:	3326      	adds	r3, #38	@ 0x26
 800190e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001910:	2b01      	cmp	r3, #1
 8001912:	d127      	bne.n	8001964 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001914:	78fb      	ldrb	r3, [r7, #3]
 8001916:	015a      	lsls	r2, r3, #5
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	4413      	add	r3, r2
 800191c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	78fa      	ldrb	r2, [r7, #3]
 8001924:	0151      	lsls	r1, r2, #5
 8001926:	693a      	ldr	r2, [r7, #16]
 8001928:	440a      	add	r2, r1
 800192a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800192e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001932:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8001934:	78fa      	ldrb	r2, [r7, #3]
 8001936:	6879      	ldr	r1, [r7, #4]
 8001938:	4613      	mov	r3, r2
 800193a:	011b      	lsls	r3, r3, #4
 800193c:	1a9b      	subs	r3, r3, r2
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	440b      	add	r3, r1
 8001942:	334c      	adds	r3, #76	@ 0x4c
 8001944:	2201      	movs	r2, #1
 8001946:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8001948:	78fa      	ldrb	r2, [r7, #3]
 800194a:	6879      	ldr	r1, [r7, #4]
 800194c:	4613      	mov	r3, r2
 800194e:	011b      	lsls	r3, r3, #4
 8001950:	1a9b      	subs	r3, r3, r2
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	440b      	add	r3, r1
 8001956:	334c      	adds	r3, #76	@ 0x4c
 8001958:	781a      	ldrb	r2, [r3, #0]
 800195a:	78fb      	ldrb	r3, [r7, #3]
 800195c:	4619      	mov	r1, r3
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f00a fa4e 	bl	800be00 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	799b      	ldrb	r3, [r3, #6]
 8001968:	2b01      	cmp	r3, #1
 800196a:	d13b      	bne.n	80019e4 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800196c:	78fa      	ldrb	r2, [r7, #3]
 800196e:	6879      	ldr	r1, [r7, #4]
 8001970:	4613      	mov	r3, r2
 8001972:	011b      	lsls	r3, r3, #4
 8001974:	1a9b      	subs	r3, r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	440b      	add	r3, r1
 800197a:	3338      	adds	r3, #56	@ 0x38
 800197c:	6819      	ldr	r1, [r3, #0]
 800197e:	78fa      	ldrb	r2, [r7, #3]
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	4613      	mov	r3, r2
 8001984:	011b      	lsls	r3, r3, #4
 8001986:	1a9b      	subs	r3, r3, r2
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	4403      	add	r3, r0
 800198c:	3328      	adds	r3, #40	@ 0x28
 800198e:	881b      	ldrh	r3, [r3, #0]
 8001990:	440b      	add	r3, r1
 8001992:	1e59      	subs	r1, r3, #1
 8001994:	78fa      	ldrb	r2, [r7, #3]
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	4613      	mov	r3, r2
 800199a:	011b      	lsls	r3, r3, #4
 800199c:	1a9b      	subs	r3, r3, r2
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	4403      	add	r3, r0
 80019a2:	3328      	adds	r3, #40	@ 0x28
 80019a4:	881b      	ldrh	r3, [r3, #0]
 80019a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80019aa:	f003 0301 	and.w	r3, r3, #1
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	f000 8470 	beq.w	8002294 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80019b4:	78fa      	ldrb	r2, [r7, #3]
 80019b6:	6879      	ldr	r1, [r7, #4]
 80019b8:	4613      	mov	r3, r2
 80019ba:	011b      	lsls	r3, r3, #4
 80019bc:	1a9b      	subs	r3, r3, r2
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	440b      	add	r3, r1
 80019c2:	333c      	adds	r3, #60	@ 0x3c
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	78fa      	ldrb	r2, [r7, #3]
 80019c8:	f083 0301 	eor.w	r3, r3, #1
 80019cc:	b2d8      	uxtb	r0, r3
 80019ce:	6879      	ldr	r1, [r7, #4]
 80019d0:	4613      	mov	r3, r2
 80019d2:	011b      	lsls	r3, r3, #4
 80019d4:	1a9b      	subs	r3, r3, r2
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	440b      	add	r3, r1
 80019da:	333c      	adds	r3, #60	@ 0x3c
 80019dc:	4602      	mov	r2, r0
 80019de:	701a      	strb	r2, [r3, #0]
 80019e0:	f000 bc58 	b.w	8002294 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80019e4:	78fa      	ldrb	r2, [r7, #3]
 80019e6:	6879      	ldr	r1, [r7, #4]
 80019e8:	4613      	mov	r3, r2
 80019ea:	011b      	lsls	r3, r3, #4
 80019ec:	1a9b      	subs	r3, r3, r2
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	440b      	add	r3, r1
 80019f2:	333c      	adds	r3, #60	@ 0x3c
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	78fa      	ldrb	r2, [r7, #3]
 80019f8:	f083 0301 	eor.w	r3, r3, #1
 80019fc:	b2d8      	uxtb	r0, r3
 80019fe:	6879      	ldr	r1, [r7, #4]
 8001a00:	4613      	mov	r3, r2
 8001a02:	011b      	lsls	r3, r3, #4
 8001a04:	1a9b      	subs	r3, r3, r2
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	440b      	add	r3, r1
 8001a0a:	333c      	adds	r3, #60	@ 0x3c
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	701a      	strb	r2, [r3, #0]
 8001a10:	f000 bc40 	b.w	8002294 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	78fa      	ldrb	r2, [r7, #3]
 8001a1a:	4611      	mov	r1, r2
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f004 fddc 	bl	80065da <USB_ReadChInterrupts>
 8001a22:	4603      	mov	r3, r0
 8001a24:	f003 0320 	and.w	r3, r3, #32
 8001a28:	2b20      	cmp	r3, #32
 8001a2a:	d131      	bne.n	8001a90 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001a2c:	78fb      	ldrb	r3, [r7, #3]
 8001a2e:	015a      	lsls	r2, r3, #5
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	4413      	add	r3, r2
 8001a34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001a38:	461a      	mov	r2, r3
 8001a3a:	2320      	movs	r3, #32
 8001a3c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8001a3e:	78fa      	ldrb	r2, [r7, #3]
 8001a40:	6879      	ldr	r1, [r7, #4]
 8001a42:	4613      	mov	r3, r2
 8001a44:	011b      	lsls	r3, r3, #4
 8001a46:	1a9b      	subs	r3, r3, r2
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	440b      	add	r3, r1
 8001a4c:	331a      	adds	r3, #26
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	f040 841f 	bne.w	8002294 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8001a56:	78fa      	ldrb	r2, [r7, #3]
 8001a58:	6879      	ldr	r1, [r7, #4]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	011b      	lsls	r3, r3, #4
 8001a5e:	1a9b      	subs	r3, r3, r2
 8001a60:	009b      	lsls	r3, r3, #2
 8001a62:	440b      	add	r3, r1
 8001a64:	331b      	adds	r3, #27
 8001a66:	2201      	movs	r2, #1
 8001a68:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8001a6a:	78fa      	ldrb	r2, [r7, #3]
 8001a6c:	6879      	ldr	r1, [r7, #4]
 8001a6e:	4613      	mov	r3, r2
 8001a70:	011b      	lsls	r3, r3, #4
 8001a72:	1a9b      	subs	r3, r3, r2
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	440b      	add	r3, r1
 8001a78:	334d      	adds	r3, #77	@ 0x4d
 8001a7a:	2203      	movs	r2, #3
 8001a7c:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	78fa      	ldrb	r2, [r7, #3]
 8001a84:	4611      	mov	r1, r2
 8001a86:	4618      	mov	r0, r3
 8001a88:	f004 fe24 	bl	80066d4 <USB_HC_Halt>
 8001a8c:	f000 bc02 	b.w	8002294 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	78fa      	ldrb	r2, [r7, #3]
 8001a96:	4611      	mov	r1, r2
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f004 fd9e 	bl	80065da <USB_ReadChInterrupts>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	f003 0302 	and.w	r3, r3, #2
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	f040 8305 	bne.w	80020b4 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8001aaa:	78fb      	ldrb	r3, [r7, #3]
 8001aac:	015a      	lsls	r2, r3, #5
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	2302      	movs	r3, #2
 8001aba:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8001abc:	78fa      	ldrb	r2, [r7, #3]
 8001abe:	6879      	ldr	r1, [r7, #4]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	011b      	lsls	r3, r3, #4
 8001ac4:	1a9b      	subs	r3, r3, r2
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	440b      	add	r3, r1
 8001aca:	334d      	adds	r3, #77	@ 0x4d
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d114      	bne.n	8001afc <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001ad2:	78fa      	ldrb	r2, [r7, #3]
 8001ad4:	6879      	ldr	r1, [r7, #4]
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	011b      	lsls	r3, r3, #4
 8001ada:	1a9b      	subs	r3, r3, r2
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	440b      	add	r3, r1
 8001ae0:	334d      	adds	r3, #77	@ 0x4d
 8001ae2:	2202      	movs	r2, #2
 8001ae4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8001ae6:	78fa      	ldrb	r2, [r7, #3]
 8001ae8:	6879      	ldr	r1, [r7, #4]
 8001aea:	4613      	mov	r3, r2
 8001aec:	011b      	lsls	r3, r3, #4
 8001aee:	1a9b      	subs	r3, r3, r2
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	440b      	add	r3, r1
 8001af4:	334c      	adds	r3, #76	@ 0x4c
 8001af6:	2201      	movs	r2, #1
 8001af8:	701a      	strb	r2, [r3, #0]
 8001afa:	e2cc      	b.n	8002096 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8001afc:	78fa      	ldrb	r2, [r7, #3]
 8001afe:	6879      	ldr	r1, [r7, #4]
 8001b00:	4613      	mov	r3, r2
 8001b02:	011b      	lsls	r3, r3, #4
 8001b04:	1a9b      	subs	r3, r3, r2
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	440b      	add	r3, r1
 8001b0a:	334d      	adds	r3, #77	@ 0x4d
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2b06      	cmp	r3, #6
 8001b10:	d114      	bne.n	8001b3c <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001b12:	78fa      	ldrb	r2, [r7, #3]
 8001b14:	6879      	ldr	r1, [r7, #4]
 8001b16:	4613      	mov	r3, r2
 8001b18:	011b      	lsls	r3, r3, #4
 8001b1a:	1a9b      	subs	r3, r3, r2
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	440b      	add	r3, r1
 8001b20:	334d      	adds	r3, #77	@ 0x4d
 8001b22:	2202      	movs	r2, #2
 8001b24:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8001b26:	78fa      	ldrb	r2, [r7, #3]
 8001b28:	6879      	ldr	r1, [r7, #4]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	011b      	lsls	r3, r3, #4
 8001b2e:	1a9b      	subs	r3, r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	440b      	add	r3, r1
 8001b34:	334c      	adds	r3, #76	@ 0x4c
 8001b36:	2205      	movs	r2, #5
 8001b38:	701a      	strb	r2, [r3, #0]
 8001b3a:	e2ac      	b.n	8002096 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8001b3c:	78fa      	ldrb	r2, [r7, #3]
 8001b3e:	6879      	ldr	r1, [r7, #4]
 8001b40:	4613      	mov	r3, r2
 8001b42:	011b      	lsls	r3, r3, #4
 8001b44:	1a9b      	subs	r3, r3, r2
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	440b      	add	r3, r1
 8001b4a:	334d      	adds	r3, #77	@ 0x4d
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	2b07      	cmp	r3, #7
 8001b50:	d00b      	beq.n	8001b6a <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8001b52:	78fa      	ldrb	r2, [r7, #3]
 8001b54:	6879      	ldr	r1, [r7, #4]
 8001b56:	4613      	mov	r3, r2
 8001b58:	011b      	lsls	r3, r3, #4
 8001b5a:	1a9b      	subs	r3, r3, r2
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	440b      	add	r3, r1
 8001b60:	334d      	adds	r3, #77	@ 0x4d
 8001b62:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8001b64:	2b09      	cmp	r3, #9
 8001b66:	f040 80a6 	bne.w	8001cb6 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001b6a:	78fa      	ldrb	r2, [r7, #3]
 8001b6c:	6879      	ldr	r1, [r7, #4]
 8001b6e:	4613      	mov	r3, r2
 8001b70:	011b      	lsls	r3, r3, #4
 8001b72:	1a9b      	subs	r3, r3, r2
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	440b      	add	r3, r1
 8001b78:	334d      	adds	r3, #77	@ 0x4d
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8001b7e:	78fa      	ldrb	r2, [r7, #3]
 8001b80:	6879      	ldr	r1, [r7, #4]
 8001b82:	4613      	mov	r3, r2
 8001b84:	011b      	lsls	r3, r3, #4
 8001b86:	1a9b      	subs	r3, r3, r2
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	440b      	add	r3, r1
 8001b8c:	3344      	adds	r3, #68	@ 0x44
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	1c59      	adds	r1, r3, #1
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	4613      	mov	r3, r2
 8001b96:	011b      	lsls	r3, r3, #4
 8001b98:	1a9b      	subs	r3, r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	4403      	add	r3, r0
 8001b9e:	3344      	adds	r3, #68	@ 0x44
 8001ba0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001ba2:	78fa      	ldrb	r2, [r7, #3]
 8001ba4:	6879      	ldr	r1, [r7, #4]
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	011b      	lsls	r3, r3, #4
 8001baa:	1a9b      	subs	r3, r3, r2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	440b      	add	r3, r1
 8001bb0:	3344      	adds	r3, #68	@ 0x44
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d943      	bls.n	8001c40 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8001bb8:	78fa      	ldrb	r2, [r7, #3]
 8001bba:	6879      	ldr	r1, [r7, #4]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	011b      	lsls	r3, r3, #4
 8001bc0:	1a9b      	subs	r3, r3, r2
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	440b      	add	r3, r1
 8001bc6:	3344      	adds	r3, #68	@ 0x44
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8001bcc:	78fa      	ldrb	r2, [r7, #3]
 8001bce:	6879      	ldr	r1, [r7, #4]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	011b      	lsls	r3, r3, #4
 8001bd4:	1a9b      	subs	r3, r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	440b      	add	r3, r1
 8001bda:	331a      	adds	r3, #26
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d123      	bne.n	8001c2a <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8001be2:	78fa      	ldrb	r2, [r7, #3]
 8001be4:	6879      	ldr	r1, [r7, #4]
 8001be6:	4613      	mov	r3, r2
 8001be8:	011b      	lsls	r3, r3, #4
 8001bea:	1a9b      	subs	r3, r3, r2
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	440b      	add	r3, r1
 8001bf0:	331b      	adds	r3, #27
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8001bf6:	78fa      	ldrb	r2, [r7, #3]
 8001bf8:	6879      	ldr	r1, [r7, #4]
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	011b      	lsls	r3, r3, #4
 8001bfe:	1a9b      	subs	r3, r3, r2
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	440b      	add	r3, r1
 8001c04:	331c      	adds	r3, #28
 8001c06:	2200      	movs	r2, #0
 8001c08:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001c0a:	78fb      	ldrb	r3, [r7, #3]
 8001c0c:	015a      	lsls	r2, r3, #5
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	4413      	add	r3, r2
 8001c12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	78fa      	ldrb	r2, [r7, #3]
 8001c1a:	0151      	lsls	r1, r2, #5
 8001c1c:	693a      	ldr	r2, [r7, #16]
 8001c1e:	440a      	add	r2, r1
 8001c20:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001c24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c28:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8001c2a:	78fa      	ldrb	r2, [r7, #3]
 8001c2c:	6879      	ldr	r1, [r7, #4]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	011b      	lsls	r3, r3, #4
 8001c32:	1a9b      	subs	r3, r3, r2
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	440b      	add	r3, r1
 8001c38:	334c      	adds	r3, #76	@ 0x4c
 8001c3a:	2204      	movs	r2, #4
 8001c3c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001c3e:	e229      	b.n	8002094 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001c40:	78fa      	ldrb	r2, [r7, #3]
 8001c42:	6879      	ldr	r1, [r7, #4]
 8001c44:	4613      	mov	r3, r2
 8001c46:	011b      	lsls	r3, r3, #4
 8001c48:	1a9b      	subs	r3, r3, r2
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	440b      	add	r3, r1
 8001c4e:	334c      	adds	r3, #76	@ 0x4c
 8001c50:	2202      	movs	r2, #2
 8001c52:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001c54:	78fa      	ldrb	r2, [r7, #3]
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	011b      	lsls	r3, r3, #4
 8001c5c:	1a9b      	subs	r3, r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	440b      	add	r3, r1
 8001c62:	3326      	adds	r3, #38	@ 0x26
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d00b      	beq.n	8001c82 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001c6a:	78fa      	ldrb	r2, [r7, #3]
 8001c6c:	6879      	ldr	r1, [r7, #4]
 8001c6e:	4613      	mov	r3, r2
 8001c70:	011b      	lsls	r3, r3, #4
 8001c72:	1a9b      	subs	r3, r3, r2
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	440b      	add	r3, r1
 8001c78:	3326      	adds	r3, #38	@ 0x26
 8001c7a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	f040 8209 	bne.w	8002094 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8001c82:	78fb      	ldrb	r3, [r7, #3]
 8001c84:	015a      	lsls	r2, r3, #5
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	4413      	add	r3, r2
 8001c8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001c98:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001ca0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8001ca2:	78fb      	ldrb	r3, [r7, #3]
 8001ca4:	015a      	lsls	r2, r3, #5
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	4413      	add	r3, r2
 8001caa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001cae:	461a      	mov	r2, r3
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001cb4:	e1ee      	b.n	8002094 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8001cb6:	78fa      	ldrb	r2, [r7, #3]
 8001cb8:	6879      	ldr	r1, [r7, #4]
 8001cba:	4613      	mov	r3, r2
 8001cbc:	011b      	lsls	r3, r3, #4
 8001cbe:	1a9b      	subs	r3, r3, r2
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	440b      	add	r3, r1
 8001cc4:	334d      	adds	r3, #77	@ 0x4d
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	2b05      	cmp	r3, #5
 8001cca:	f040 80c8 	bne.w	8001e5e <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001cce:	78fa      	ldrb	r2, [r7, #3]
 8001cd0:	6879      	ldr	r1, [r7, #4]
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	011b      	lsls	r3, r3, #4
 8001cd6:	1a9b      	subs	r3, r3, r2
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	440b      	add	r3, r1
 8001cdc:	334d      	adds	r3, #77	@ 0x4d
 8001cde:	2202      	movs	r2, #2
 8001ce0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8001ce2:	78fa      	ldrb	r2, [r7, #3]
 8001ce4:	6879      	ldr	r1, [r7, #4]
 8001ce6:	4613      	mov	r3, r2
 8001ce8:	011b      	lsls	r3, r3, #4
 8001cea:	1a9b      	subs	r3, r3, r2
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	440b      	add	r3, r1
 8001cf0:	331b      	adds	r3, #27
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	f040 81ce 	bne.w	8002096 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8001cfa:	78fa      	ldrb	r2, [r7, #3]
 8001cfc:	6879      	ldr	r1, [r7, #4]
 8001cfe:	4613      	mov	r3, r2
 8001d00:	011b      	lsls	r3, r3, #4
 8001d02:	1a9b      	subs	r3, r3, r2
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	440b      	add	r3, r1
 8001d08:	3326      	adds	r3, #38	@ 0x26
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	2b03      	cmp	r3, #3
 8001d0e:	d16b      	bne.n	8001de8 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8001d10:	78fa      	ldrb	r2, [r7, #3]
 8001d12:	6879      	ldr	r1, [r7, #4]
 8001d14:	4613      	mov	r3, r2
 8001d16:	011b      	lsls	r3, r3, #4
 8001d18:	1a9b      	subs	r3, r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	440b      	add	r3, r1
 8001d1e:	3348      	adds	r3, #72	@ 0x48
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	1c59      	adds	r1, r3, #1
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	4613      	mov	r3, r2
 8001d28:	011b      	lsls	r3, r3, #4
 8001d2a:	1a9b      	subs	r3, r3, r2
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	4403      	add	r3, r0
 8001d30:	3348      	adds	r3, #72	@ 0x48
 8001d32:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8001d34:	78fa      	ldrb	r2, [r7, #3]
 8001d36:	6879      	ldr	r1, [r7, #4]
 8001d38:	4613      	mov	r3, r2
 8001d3a:	011b      	lsls	r3, r3, #4
 8001d3c:	1a9b      	subs	r3, r3, r2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	440b      	add	r3, r1
 8001d42:	3348      	adds	r3, #72	@ 0x48
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d943      	bls.n	8001dd2 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8001d4a:	78fa      	ldrb	r2, [r7, #3]
 8001d4c:	6879      	ldr	r1, [r7, #4]
 8001d4e:	4613      	mov	r3, r2
 8001d50:	011b      	lsls	r3, r3, #4
 8001d52:	1a9b      	subs	r3, r3, r2
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	440b      	add	r3, r1
 8001d58:	3348      	adds	r3, #72	@ 0x48
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8001d5e:	78fa      	ldrb	r2, [r7, #3]
 8001d60:	6879      	ldr	r1, [r7, #4]
 8001d62:	4613      	mov	r3, r2
 8001d64:	011b      	lsls	r3, r3, #4
 8001d66:	1a9b      	subs	r3, r3, r2
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	440b      	add	r3, r1
 8001d6c:	331b      	adds	r3, #27
 8001d6e:	2200      	movs	r2, #0
 8001d70:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8001d72:	78fa      	ldrb	r2, [r7, #3]
 8001d74:	6879      	ldr	r1, [r7, #4]
 8001d76:	4613      	mov	r3, r2
 8001d78:	011b      	lsls	r3, r3, #4
 8001d7a:	1a9b      	subs	r3, r3, r2
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	440b      	add	r3, r1
 8001d80:	3344      	adds	r3, #68	@ 0x44
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d809      	bhi.n	8001d9c <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8001d88:	78fa      	ldrb	r2, [r7, #3]
 8001d8a:	6879      	ldr	r1, [r7, #4]
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	011b      	lsls	r3, r3, #4
 8001d90:	1a9b      	subs	r3, r3, r2
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	440b      	add	r3, r1
 8001d96:	331c      	adds	r3, #28
 8001d98:	2201      	movs	r2, #1
 8001d9a:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001d9c:	78fb      	ldrb	r3, [r7, #3]
 8001d9e:	015a      	lsls	r2, r3, #5
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	4413      	add	r3, r2
 8001da4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	78fa      	ldrb	r2, [r7, #3]
 8001dac:	0151      	lsls	r1, r2, #5
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	440a      	add	r2, r1
 8001db2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001db6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dba:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8001dbc:	78fa      	ldrb	r2, [r7, #3]
 8001dbe:	6879      	ldr	r1, [r7, #4]
 8001dc0:	4613      	mov	r3, r2
 8001dc2:	011b      	lsls	r3, r3, #4
 8001dc4:	1a9b      	subs	r3, r3, r2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	440b      	add	r3, r1
 8001dca:	334c      	adds	r3, #76	@ 0x4c
 8001dcc:	2204      	movs	r2, #4
 8001dce:	701a      	strb	r2, [r3, #0]
 8001dd0:	e014      	b.n	8001dfc <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001dd2:	78fa      	ldrb	r2, [r7, #3]
 8001dd4:	6879      	ldr	r1, [r7, #4]
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	011b      	lsls	r3, r3, #4
 8001dda:	1a9b      	subs	r3, r3, r2
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	440b      	add	r3, r1
 8001de0:	334c      	adds	r3, #76	@ 0x4c
 8001de2:	2202      	movs	r2, #2
 8001de4:	701a      	strb	r2, [r3, #0]
 8001de6:	e009      	b.n	8001dfc <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001de8:	78fa      	ldrb	r2, [r7, #3]
 8001dea:	6879      	ldr	r1, [r7, #4]
 8001dec:	4613      	mov	r3, r2
 8001dee:	011b      	lsls	r3, r3, #4
 8001df0:	1a9b      	subs	r3, r3, r2
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	440b      	add	r3, r1
 8001df6:	334c      	adds	r3, #76	@ 0x4c
 8001df8:	2202      	movs	r2, #2
 8001dfa:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001dfc:	78fa      	ldrb	r2, [r7, #3]
 8001dfe:	6879      	ldr	r1, [r7, #4]
 8001e00:	4613      	mov	r3, r2
 8001e02:	011b      	lsls	r3, r3, #4
 8001e04:	1a9b      	subs	r3, r3, r2
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	440b      	add	r3, r1
 8001e0a:	3326      	adds	r3, #38	@ 0x26
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d00b      	beq.n	8001e2a <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001e12:	78fa      	ldrb	r2, [r7, #3]
 8001e14:	6879      	ldr	r1, [r7, #4]
 8001e16:	4613      	mov	r3, r2
 8001e18:	011b      	lsls	r3, r3, #4
 8001e1a:	1a9b      	subs	r3, r3, r2
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	440b      	add	r3, r1
 8001e20:	3326      	adds	r3, #38	@ 0x26
 8001e22:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001e24:	2b02      	cmp	r3, #2
 8001e26:	f040 8136 	bne.w	8002096 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8001e2a:	78fb      	ldrb	r3, [r7, #3]
 8001e2c:	015a      	lsls	r2, r3, #5
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	4413      	add	r3, r2
 8001e32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001e40:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001e48:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8001e4a:	78fb      	ldrb	r3, [r7, #3]
 8001e4c:	015a      	lsls	r2, r3, #5
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	4413      	add	r3, r2
 8001e52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001e56:	461a      	mov	r2, r3
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	6013      	str	r3, [r2, #0]
 8001e5c:	e11b      	b.n	8002096 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8001e5e:	78fa      	ldrb	r2, [r7, #3]
 8001e60:	6879      	ldr	r1, [r7, #4]
 8001e62:	4613      	mov	r3, r2
 8001e64:	011b      	lsls	r3, r3, #4
 8001e66:	1a9b      	subs	r3, r3, r2
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	440b      	add	r3, r1
 8001e6c:	334d      	adds	r3, #77	@ 0x4d
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	2b03      	cmp	r3, #3
 8001e72:	f040 8081 	bne.w	8001f78 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001e76:	78fa      	ldrb	r2, [r7, #3]
 8001e78:	6879      	ldr	r1, [r7, #4]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	011b      	lsls	r3, r3, #4
 8001e7e:	1a9b      	subs	r3, r3, r2
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	440b      	add	r3, r1
 8001e84:	334d      	adds	r3, #77	@ 0x4d
 8001e86:	2202      	movs	r2, #2
 8001e88:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8001e8a:	78fa      	ldrb	r2, [r7, #3]
 8001e8c:	6879      	ldr	r1, [r7, #4]
 8001e8e:	4613      	mov	r3, r2
 8001e90:	011b      	lsls	r3, r3, #4
 8001e92:	1a9b      	subs	r3, r3, r2
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	440b      	add	r3, r1
 8001e98:	331b      	adds	r3, #27
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	f040 80fa 	bne.w	8002096 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001ea2:	78fa      	ldrb	r2, [r7, #3]
 8001ea4:	6879      	ldr	r1, [r7, #4]
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	011b      	lsls	r3, r3, #4
 8001eaa:	1a9b      	subs	r3, r3, r2
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	440b      	add	r3, r1
 8001eb0:	334c      	adds	r3, #76	@ 0x4c
 8001eb2:	2202      	movs	r2, #2
 8001eb4:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8001eb6:	78fb      	ldrb	r3, [r7, #3]
 8001eb8:	015a      	lsls	r2, r3, #5
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	78fa      	ldrb	r2, [r7, #3]
 8001ec6:	0151      	lsls	r1, r2, #5
 8001ec8:	693a      	ldr	r2, [r7, #16]
 8001eca:	440a      	add	r2, r1
 8001ecc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001ed0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ed4:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8001ed6:	78fb      	ldrb	r3, [r7, #3]
 8001ed8:	015a      	lsls	r2, r3, #5
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	4413      	add	r3, r2
 8001ede:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	78fa      	ldrb	r2, [r7, #3]
 8001ee6:	0151      	lsls	r1, r2, #5
 8001ee8:	693a      	ldr	r2, [r7, #16]
 8001eea:	440a      	add	r2, r1
 8001eec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001ef0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ef4:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8001ef6:	78fb      	ldrb	r3, [r7, #3]
 8001ef8:	015a      	lsls	r2, r3, #5
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	4413      	add	r3, r2
 8001efe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	78fa      	ldrb	r2, [r7, #3]
 8001f06:	0151      	lsls	r1, r2, #5
 8001f08:	693a      	ldr	r2, [r7, #16]
 8001f0a:	440a      	add	r2, r1
 8001f0c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001f10:	f023 0320 	bic.w	r3, r3, #32
 8001f14:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001f16:	78fa      	ldrb	r2, [r7, #3]
 8001f18:	6879      	ldr	r1, [r7, #4]
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	011b      	lsls	r3, r3, #4
 8001f1e:	1a9b      	subs	r3, r3, r2
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	440b      	add	r3, r1
 8001f24:	3326      	adds	r3, #38	@ 0x26
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d00b      	beq.n	8001f44 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001f2c:	78fa      	ldrb	r2, [r7, #3]
 8001f2e:	6879      	ldr	r1, [r7, #4]
 8001f30:	4613      	mov	r3, r2
 8001f32:	011b      	lsls	r3, r3, #4
 8001f34:	1a9b      	subs	r3, r3, r2
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	440b      	add	r3, r1
 8001f3a:	3326      	adds	r3, #38	@ 0x26
 8001f3c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	f040 80a9 	bne.w	8002096 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8001f44:	78fb      	ldrb	r3, [r7, #3]
 8001f46:	015a      	lsls	r2, r3, #5
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001f5a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001f62:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8001f64:	78fb      	ldrb	r3, [r7, #3]
 8001f66:	015a      	lsls	r2, r3, #5
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	4413      	add	r3, r2
 8001f6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f70:	461a      	mov	r2, r3
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	6013      	str	r3, [r2, #0]
 8001f76:	e08e      	b.n	8002096 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8001f78:	78fa      	ldrb	r2, [r7, #3]
 8001f7a:	6879      	ldr	r1, [r7, #4]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	011b      	lsls	r3, r3, #4
 8001f80:	1a9b      	subs	r3, r3, r2
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	440b      	add	r3, r1
 8001f86:	334d      	adds	r3, #77	@ 0x4d
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	2b04      	cmp	r3, #4
 8001f8c:	d143      	bne.n	8002016 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001f8e:	78fa      	ldrb	r2, [r7, #3]
 8001f90:	6879      	ldr	r1, [r7, #4]
 8001f92:	4613      	mov	r3, r2
 8001f94:	011b      	lsls	r3, r3, #4
 8001f96:	1a9b      	subs	r3, r3, r2
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	440b      	add	r3, r1
 8001f9c:	334d      	adds	r3, #77	@ 0x4d
 8001f9e:	2202      	movs	r2, #2
 8001fa0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001fa2:	78fa      	ldrb	r2, [r7, #3]
 8001fa4:	6879      	ldr	r1, [r7, #4]
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	011b      	lsls	r3, r3, #4
 8001faa:	1a9b      	subs	r3, r3, r2
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	440b      	add	r3, r1
 8001fb0:	334c      	adds	r3, #76	@ 0x4c
 8001fb2:	2202      	movs	r2, #2
 8001fb4:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001fb6:	78fa      	ldrb	r2, [r7, #3]
 8001fb8:	6879      	ldr	r1, [r7, #4]
 8001fba:	4613      	mov	r3, r2
 8001fbc:	011b      	lsls	r3, r3, #4
 8001fbe:	1a9b      	subs	r3, r3, r2
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	440b      	add	r3, r1
 8001fc4:	3326      	adds	r3, #38	@ 0x26
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d00a      	beq.n	8001fe2 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001fcc:	78fa      	ldrb	r2, [r7, #3]
 8001fce:	6879      	ldr	r1, [r7, #4]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	011b      	lsls	r3, r3, #4
 8001fd4:	1a9b      	subs	r3, r3, r2
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	440b      	add	r3, r1
 8001fda:	3326      	adds	r3, #38	@ 0x26
 8001fdc:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d159      	bne.n	8002096 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8001fe2:	78fb      	ldrb	r3, [r7, #3]
 8001fe4:	015a      	lsls	r2, r3, #5
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	4413      	add	r3, r2
 8001fea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001ff8:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002000:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002002:	78fb      	ldrb	r3, [r7, #3]
 8002004:	015a      	lsls	r2, r3, #5
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	4413      	add	r3, r2
 800200a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800200e:	461a      	mov	r2, r3
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	6013      	str	r3, [r2, #0]
 8002014:	e03f      	b.n	8002096 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002016:	78fa      	ldrb	r2, [r7, #3]
 8002018:	6879      	ldr	r1, [r7, #4]
 800201a:	4613      	mov	r3, r2
 800201c:	011b      	lsls	r3, r3, #4
 800201e:	1a9b      	subs	r3, r3, r2
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	440b      	add	r3, r1
 8002024:	334d      	adds	r3, #77	@ 0x4d
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	2b08      	cmp	r3, #8
 800202a:	d126      	bne.n	800207a <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800202c:	78fa      	ldrb	r2, [r7, #3]
 800202e:	6879      	ldr	r1, [r7, #4]
 8002030:	4613      	mov	r3, r2
 8002032:	011b      	lsls	r3, r3, #4
 8002034:	1a9b      	subs	r3, r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	440b      	add	r3, r1
 800203a:	334d      	adds	r3, #77	@ 0x4d
 800203c:	2202      	movs	r2, #2
 800203e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002040:	78fa      	ldrb	r2, [r7, #3]
 8002042:	6879      	ldr	r1, [r7, #4]
 8002044:	4613      	mov	r3, r2
 8002046:	011b      	lsls	r3, r3, #4
 8002048:	1a9b      	subs	r3, r3, r2
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	440b      	add	r3, r1
 800204e:	3344      	adds	r3, #68	@ 0x44
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	1c59      	adds	r1, r3, #1
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	4613      	mov	r3, r2
 8002058:	011b      	lsls	r3, r3, #4
 800205a:	1a9b      	subs	r3, r3, r2
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	4403      	add	r3, r0
 8002060:	3344      	adds	r3, #68	@ 0x44
 8002062:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002064:	78fa      	ldrb	r2, [r7, #3]
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	4613      	mov	r3, r2
 800206a:	011b      	lsls	r3, r3, #4
 800206c:	1a9b      	subs	r3, r3, r2
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	440b      	add	r3, r1
 8002072:	334c      	adds	r3, #76	@ 0x4c
 8002074:	2204      	movs	r2, #4
 8002076:	701a      	strb	r2, [r3, #0]
 8002078:	e00d      	b.n	8002096 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 800207a:	78fa      	ldrb	r2, [r7, #3]
 800207c:	6879      	ldr	r1, [r7, #4]
 800207e:	4613      	mov	r3, r2
 8002080:	011b      	lsls	r3, r3, #4
 8002082:	1a9b      	subs	r3, r3, r2
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	440b      	add	r3, r1
 8002088:	334d      	adds	r3, #77	@ 0x4d
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	2b02      	cmp	r3, #2
 800208e:	f000 8100 	beq.w	8002292 <HCD_HC_IN_IRQHandler+0xcca>
 8002092:	e000      	b.n	8002096 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002094:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002096:	78fa      	ldrb	r2, [r7, #3]
 8002098:	6879      	ldr	r1, [r7, #4]
 800209a:	4613      	mov	r3, r2
 800209c:	011b      	lsls	r3, r3, #4
 800209e:	1a9b      	subs	r3, r3, r2
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	440b      	add	r3, r1
 80020a4:	334c      	adds	r3, #76	@ 0x4c
 80020a6:	781a      	ldrb	r2, [r3, #0]
 80020a8:	78fb      	ldrb	r3, [r7, #3]
 80020aa:	4619      	mov	r1, r3
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f009 fea7 	bl	800be00 <HAL_HCD_HC_NotifyURBChange_Callback>
 80020b2:	e0ef      	b.n	8002294 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	78fa      	ldrb	r2, [r7, #3]
 80020ba:	4611      	mov	r1, r2
 80020bc:	4618      	mov	r0, r3
 80020be:	f004 fa8c 	bl	80065da <USB_ReadChInterrupts>
 80020c2:	4603      	mov	r3, r0
 80020c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020c8:	2b40      	cmp	r3, #64	@ 0x40
 80020ca:	d12f      	bne.n	800212c <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80020cc:	78fb      	ldrb	r3, [r7, #3]
 80020ce:	015a      	lsls	r2, r3, #5
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	4413      	add	r3, r2
 80020d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020d8:	461a      	mov	r2, r3
 80020da:	2340      	movs	r3, #64	@ 0x40
 80020dc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80020de:	78fa      	ldrb	r2, [r7, #3]
 80020e0:	6879      	ldr	r1, [r7, #4]
 80020e2:	4613      	mov	r3, r2
 80020e4:	011b      	lsls	r3, r3, #4
 80020e6:	1a9b      	subs	r3, r3, r2
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	440b      	add	r3, r1
 80020ec:	334d      	adds	r3, #77	@ 0x4d
 80020ee:	2205      	movs	r2, #5
 80020f0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80020f2:	78fa      	ldrb	r2, [r7, #3]
 80020f4:	6879      	ldr	r1, [r7, #4]
 80020f6:	4613      	mov	r3, r2
 80020f8:	011b      	lsls	r3, r3, #4
 80020fa:	1a9b      	subs	r3, r3, r2
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	440b      	add	r3, r1
 8002100:	331a      	adds	r3, #26
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d109      	bne.n	800211c <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002108:	78fa      	ldrb	r2, [r7, #3]
 800210a:	6879      	ldr	r1, [r7, #4]
 800210c:	4613      	mov	r3, r2
 800210e:	011b      	lsls	r3, r3, #4
 8002110:	1a9b      	subs	r3, r3, r2
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	440b      	add	r3, r1
 8002116:	3344      	adds	r3, #68	@ 0x44
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	78fa      	ldrb	r2, [r7, #3]
 8002122:	4611      	mov	r1, r2
 8002124:	4618      	mov	r0, r3
 8002126:	f004 fad5 	bl	80066d4 <USB_HC_Halt>
 800212a:	e0b3      	b.n	8002294 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	78fa      	ldrb	r2, [r7, #3]
 8002132:	4611      	mov	r1, r2
 8002134:	4618      	mov	r0, r3
 8002136:	f004 fa50 	bl	80065da <USB_ReadChInterrupts>
 800213a:	4603      	mov	r3, r0
 800213c:	f003 0310 	and.w	r3, r3, #16
 8002140:	2b10      	cmp	r3, #16
 8002142:	f040 80a7 	bne.w	8002294 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002146:	78fa      	ldrb	r2, [r7, #3]
 8002148:	6879      	ldr	r1, [r7, #4]
 800214a:	4613      	mov	r3, r2
 800214c:	011b      	lsls	r3, r3, #4
 800214e:	1a9b      	subs	r3, r3, r2
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	440b      	add	r3, r1
 8002154:	3326      	adds	r3, #38	@ 0x26
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	2b03      	cmp	r3, #3
 800215a:	d11b      	bne.n	8002194 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800215c:	78fa      	ldrb	r2, [r7, #3]
 800215e:	6879      	ldr	r1, [r7, #4]
 8002160:	4613      	mov	r3, r2
 8002162:	011b      	lsls	r3, r3, #4
 8002164:	1a9b      	subs	r3, r3, r2
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	440b      	add	r3, r1
 800216a:	3344      	adds	r3, #68	@ 0x44
 800216c:	2200      	movs	r2, #0
 800216e:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002170:	78fa      	ldrb	r2, [r7, #3]
 8002172:	6879      	ldr	r1, [r7, #4]
 8002174:	4613      	mov	r3, r2
 8002176:	011b      	lsls	r3, r3, #4
 8002178:	1a9b      	subs	r3, r3, r2
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	440b      	add	r3, r1
 800217e:	334d      	adds	r3, #77	@ 0x4d
 8002180:	2204      	movs	r2, #4
 8002182:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	78fa      	ldrb	r2, [r7, #3]
 800218a:	4611      	mov	r1, r2
 800218c:	4618      	mov	r0, r3
 800218e:	f004 faa1 	bl	80066d4 <USB_HC_Halt>
 8002192:	e03f      	b.n	8002214 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002194:	78fa      	ldrb	r2, [r7, #3]
 8002196:	6879      	ldr	r1, [r7, #4]
 8002198:	4613      	mov	r3, r2
 800219a:	011b      	lsls	r3, r3, #4
 800219c:	1a9b      	subs	r3, r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	440b      	add	r3, r1
 80021a2:	3326      	adds	r3, #38	@ 0x26
 80021a4:	781b      	ldrb	r3, [r3, #0]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00a      	beq.n	80021c0 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80021aa:	78fa      	ldrb	r2, [r7, #3]
 80021ac:	6879      	ldr	r1, [r7, #4]
 80021ae:	4613      	mov	r3, r2
 80021b0:	011b      	lsls	r3, r3, #4
 80021b2:	1a9b      	subs	r3, r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	440b      	add	r3, r1
 80021b8:	3326      	adds	r3, #38	@ 0x26
 80021ba:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d129      	bne.n	8002214 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80021c0:	78fa      	ldrb	r2, [r7, #3]
 80021c2:	6879      	ldr	r1, [r7, #4]
 80021c4:	4613      	mov	r3, r2
 80021c6:	011b      	lsls	r3, r3, #4
 80021c8:	1a9b      	subs	r3, r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	440b      	add	r3, r1
 80021ce:	3344      	adds	r3, #68	@ 0x44
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	799b      	ldrb	r3, [r3, #6]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d00a      	beq.n	80021f2 <HCD_HC_IN_IRQHandler+0xc2a>
 80021dc:	78fa      	ldrb	r2, [r7, #3]
 80021de:	6879      	ldr	r1, [r7, #4]
 80021e0:	4613      	mov	r3, r2
 80021e2:	011b      	lsls	r3, r3, #4
 80021e4:	1a9b      	subs	r3, r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	440b      	add	r3, r1
 80021ea:	331b      	adds	r3, #27
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d110      	bne.n	8002214 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80021f2:	78fa      	ldrb	r2, [r7, #3]
 80021f4:	6879      	ldr	r1, [r7, #4]
 80021f6:	4613      	mov	r3, r2
 80021f8:	011b      	lsls	r3, r3, #4
 80021fa:	1a9b      	subs	r3, r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	440b      	add	r3, r1
 8002200:	334d      	adds	r3, #77	@ 0x4d
 8002202:	2204      	movs	r2, #4
 8002204:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	78fa      	ldrb	r2, [r7, #3]
 800220c:	4611      	mov	r1, r2
 800220e:	4618      	mov	r0, r3
 8002210:	f004 fa60 	bl	80066d4 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002214:	78fa      	ldrb	r2, [r7, #3]
 8002216:	6879      	ldr	r1, [r7, #4]
 8002218:	4613      	mov	r3, r2
 800221a:	011b      	lsls	r3, r3, #4
 800221c:	1a9b      	subs	r3, r3, r2
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	440b      	add	r3, r1
 8002222:	331b      	adds	r3, #27
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	2b01      	cmp	r3, #1
 8002228:	d129      	bne.n	800227e <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800222a:	78fa      	ldrb	r2, [r7, #3]
 800222c:	6879      	ldr	r1, [r7, #4]
 800222e:	4613      	mov	r3, r2
 8002230:	011b      	lsls	r3, r3, #4
 8002232:	1a9b      	subs	r3, r3, r2
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	440b      	add	r3, r1
 8002238:	331b      	adds	r3, #27
 800223a:	2200      	movs	r2, #0
 800223c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800223e:	78fb      	ldrb	r3, [r7, #3]
 8002240:	015a      	lsls	r2, r3, #5
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	4413      	add	r3, r2
 8002246:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	78fa      	ldrb	r2, [r7, #3]
 800224e:	0151      	lsls	r1, r2, #5
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	440a      	add	r2, r1
 8002254:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002258:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800225c:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 800225e:	78fb      	ldrb	r3, [r7, #3]
 8002260:	015a      	lsls	r2, r3, #5
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	4413      	add	r3, r2
 8002266:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	78fa      	ldrb	r2, [r7, #3]
 800226e:	0151      	lsls	r1, r2, #5
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	440a      	add	r2, r1
 8002274:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002278:	f043 0320 	orr.w	r3, r3, #32
 800227c:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800227e:	78fb      	ldrb	r3, [r7, #3]
 8002280:	015a      	lsls	r2, r3, #5
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	4413      	add	r3, r2
 8002286:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800228a:	461a      	mov	r2, r3
 800228c:	2310      	movs	r3, #16
 800228e:	6093      	str	r3, [r2, #8]
 8002290:	e000      	b.n	8002294 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002292:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002294:	3718      	adds	r7, #24
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800229a:	b580      	push	{r7, lr}
 800229c:	b086      	sub	sp, #24
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
 80022a2:	460b      	mov	r3, r1
 80022a4:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	78fa      	ldrb	r2, [r7, #3]
 80022b6:	4611      	mov	r1, r2
 80022b8:	4618      	mov	r0, r3
 80022ba:	f004 f98e 	bl	80065da <USB_ReadChInterrupts>
 80022be:	4603      	mov	r3, r0
 80022c0:	f003 0304 	and.w	r3, r3, #4
 80022c4:	2b04      	cmp	r3, #4
 80022c6:	d11b      	bne.n	8002300 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80022c8:	78fb      	ldrb	r3, [r7, #3]
 80022ca:	015a      	lsls	r2, r3, #5
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	4413      	add	r3, r2
 80022d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022d4:	461a      	mov	r2, r3
 80022d6:	2304      	movs	r3, #4
 80022d8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80022da:	78fa      	ldrb	r2, [r7, #3]
 80022dc:	6879      	ldr	r1, [r7, #4]
 80022de:	4613      	mov	r3, r2
 80022e0:	011b      	lsls	r3, r3, #4
 80022e2:	1a9b      	subs	r3, r3, r2
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	440b      	add	r3, r1
 80022e8:	334d      	adds	r3, #77	@ 0x4d
 80022ea:	2207      	movs	r2, #7
 80022ec:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	78fa      	ldrb	r2, [r7, #3]
 80022f4:	4611      	mov	r1, r2
 80022f6:	4618      	mov	r0, r3
 80022f8:	f004 f9ec 	bl	80066d4 <USB_HC_Halt>
 80022fc:	f000 bc89 	b.w	8002c12 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	78fa      	ldrb	r2, [r7, #3]
 8002306:	4611      	mov	r1, r2
 8002308:	4618      	mov	r0, r3
 800230a:	f004 f966 	bl	80065da <USB_ReadChInterrupts>
 800230e:	4603      	mov	r3, r0
 8002310:	f003 0320 	and.w	r3, r3, #32
 8002314:	2b20      	cmp	r3, #32
 8002316:	f040 8082 	bne.w	800241e <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800231a:	78fb      	ldrb	r3, [r7, #3]
 800231c:	015a      	lsls	r2, r3, #5
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	4413      	add	r3, r2
 8002322:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002326:	461a      	mov	r2, r3
 8002328:	2320      	movs	r3, #32
 800232a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800232c:	78fa      	ldrb	r2, [r7, #3]
 800232e:	6879      	ldr	r1, [r7, #4]
 8002330:	4613      	mov	r3, r2
 8002332:	011b      	lsls	r3, r3, #4
 8002334:	1a9b      	subs	r3, r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	440b      	add	r3, r1
 800233a:	3319      	adds	r3, #25
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	2b01      	cmp	r3, #1
 8002340:	d124      	bne.n	800238c <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002342:	78fa      	ldrb	r2, [r7, #3]
 8002344:	6879      	ldr	r1, [r7, #4]
 8002346:	4613      	mov	r3, r2
 8002348:	011b      	lsls	r3, r3, #4
 800234a:	1a9b      	subs	r3, r3, r2
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	440b      	add	r3, r1
 8002350:	3319      	adds	r3, #25
 8002352:	2200      	movs	r2, #0
 8002354:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002356:	78fa      	ldrb	r2, [r7, #3]
 8002358:	6879      	ldr	r1, [r7, #4]
 800235a:	4613      	mov	r3, r2
 800235c:	011b      	lsls	r3, r3, #4
 800235e:	1a9b      	subs	r3, r3, r2
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	440b      	add	r3, r1
 8002364:	334c      	adds	r3, #76	@ 0x4c
 8002366:	2202      	movs	r2, #2
 8002368:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800236a:	78fa      	ldrb	r2, [r7, #3]
 800236c:	6879      	ldr	r1, [r7, #4]
 800236e:	4613      	mov	r3, r2
 8002370:	011b      	lsls	r3, r3, #4
 8002372:	1a9b      	subs	r3, r3, r2
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	440b      	add	r3, r1
 8002378:	334d      	adds	r3, #77	@ 0x4d
 800237a:	2203      	movs	r2, #3
 800237c:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	78fa      	ldrb	r2, [r7, #3]
 8002384:	4611      	mov	r1, r2
 8002386:	4618      	mov	r0, r3
 8002388:	f004 f9a4 	bl	80066d4 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800238c:	78fa      	ldrb	r2, [r7, #3]
 800238e:	6879      	ldr	r1, [r7, #4]
 8002390:	4613      	mov	r3, r2
 8002392:	011b      	lsls	r3, r3, #4
 8002394:	1a9b      	subs	r3, r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	440b      	add	r3, r1
 800239a:	331a      	adds	r3, #26
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	2b01      	cmp	r3, #1
 80023a0:	f040 8437 	bne.w	8002c12 <HCD_HC_OUT_IRQHandler+0x978>
 80023a4:	78fa      	ldrb	r2, [r7, #3]
 80023a6:	6879      	ldr	r1, [r7, #4]
 80023a8:	4613      	mov	r3, r2
 80023aa:	011b      	lsls	r3, r3, #4
 80023ac:	1a9b      	subs	r3, r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	440b      	add	r3, r1
 80023b2:	331b      	adds	r3, #27
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	f040 842b 	bne.w	8002c12 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80023bc:	78fa      	ldrb	r2, [r7, #3]
 80023be:	6879      	ldr	r1, [r7, #4]
 80023c0:	4613      	mov	r3, r2
 80023c2:	011b      	lsls	r3, r3, #4
 80023c4:	1a9b      	subs	r3, r3, r2
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	440b      	add	r3, r1
 80023ca:	3326      	adds	r3, #38	@ 0x26
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d009      	beq.n	80023e6 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80023d2:	78fa      	ldrb	r2, [r7, #3]
 80023d4:	6879      	ldr	r1, [r7, #4]
 80023d6:	4613      	mov	r3, r2
 80023d8:	011b      	lsls	r3, r3, #4
 80023da:	1a9b      	subs	r3, r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	440b      	add	r3, r1
 80023e0:	331b      	adds	r3, #27
 80023e2:	2201      	movs	r2, #1
 80023e4:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80023e6:	78fa      	ldrb	r2, [r7, #3]
 80023e8:	6879      	ldr	r1, [r7, #4]
 80023ea:	4613      	mov	r3, r2
 80023ec:	011b      	lsls	r3, r3, #4
 80023ee:	1a9b      	subs	r3, r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	440b      	add	r3, r1
 80023f4:	334d      	adds	r3, #77	@ 0x4d
 80023f6:	2203      	movs	r2, #3
 80023f8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	78fa      	ldrb	r2, [r7, #3]
 8002400:	4611      	mov	r1, r2
 8002402:	4618      	mov	r0, r3
 8002404:	f004 f966 	bl	80066d4 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002408:	78fa      	ldrb	r2, [r7, #3]
 800240a:	6879      	ldr	r1, [r7, #4]
 800240c:	4613      	mov	r3, r2
 800240e:	011b      	lsls	r3, r3, #4
 8002410:	1a9b      	subs	r3, r3, r2
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	440b      	add	r3, r1
 8002416:	3344      	adds	r3, #68	@ 0x44
 8002418:	2200      	movs	r2, #0
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	e3f9      	b.n	8002c12 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	78fa      	ldrb	r2, [r7, #3]
 8002424:	4611      	mov	r1, r2
 8002426:	4618      	mov	r0, r3
 8002428:	f004 f8d7 	bl	80065da <USB_ReadChInterrupts>
 800242c:	4603      	mov	r3, r0
 800242e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002432:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002436:	d111      	bne.n	800245c <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002438:	78fb      	ldrb	r3, [r7, #3]
 800243a:	015a      	lsls	r2, r3, #5
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	4413      	add	r3, r2
 8002440:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002444:	461a      	mov	r2, r3
 8002446:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800244a:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	78fa      	ldrb	r2, [r7, #3]
 8002452:	4611      	mov	r1, r2
 8002454:	4618      	mov	r0, r3
 8002456:	f004 f93d 	bl	80066d4 <USB_HC_Halt>
 800245a:	e3da      	b.n	8002c12 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	78fa      	ldrb	r2, [r7, #3]
 8002462:	4611      	mov	r1, r2
 8002464:	4618      	mov	r0, r3
 8002466:	f004 f8b8 	bl	80065da <USB_ReadChInterrupts>
 800246a:	4603      	mov	r3, r0
 800246c:	f003 0301 	and.w	r3, r3, #1
 8002470:	2b01      	cmp	r3, #1
 8002472:	d168      	bne.n	8002546 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002474:	78fa      	ldrb	r2, [r7, #3]
 8002476:	6879      	ldr	r1, [r7, #4]
 8002478:	4613      	mov	r3, r2
 800247a:	011b      	lsls	r3, r3, #4
 800247c:	1a9b      	subs	r3, r3, r2
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	440b      	add	r3, r1
 8002482:	3344      	adds	r3, #68	@ 0x44
 8002484:	2200      	movs	r2, #0
 8002486:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	78fa      	ldrb	r2, [r7, #3]
 800248e:	4611      	mov	r1, r2
 8002490:	4618      	mov	r0, r3
 8002492:	f004 f8a2 	bl	80065da <USB_ReadChInterrupts>
 8002496:	4603      	mov	r3, r0
 8002498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800249c:	2b40      	cmp	r3, #64	@ 0x40
 800249e:	d112      	bne.n	80024c6 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80024a0:	78fa      	ldrb	r2, [r7, #3]
 80024a2:	6879      	ldr	r1, [r7, #4]
 80024a4:	4613      	mov	r3, r2
 80024a6:	011b      	lsls	r3, r3, #4
 80024a8:	1a9b      	subs	r3, r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	440b      	add	r3, r1
 80024ae:	3319      	adds	r3, #25
 80024b0:	2201      	movs	r2, #1
 80024b2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80024b4:	78fb      	ldrb	r3, [r7, #3]
 80024b6:	015a      	lsls	r2, r3, #5
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	4413      	add	r3, r2
 80024bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024c0:	461a      	mov	r2, r3
 80024c2:	2340      	movs	r3, #64	@ 0x40
 80024c4:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80024c6:	78fa      	ldrb	r2, [r7, #3]
 80024c8:	6879      	ldr	r1, [r7, #4]
 80024ca:	4613      	mov	r3, r2
 80024cc:	011b      	lsls	r3, r3, #4
 80024ce:	1a9b      	subs	r3, r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	440b      	add	r3, r1
 80024d4:	331b      	adds	r3, #27
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d019      	beq.n	8002510 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80024dc:	78fa      	ldrb	r2, [r7, #3]
 80024de:	6879      	ldr	r1, [r7, #4]
 80024e0:	4613      	mov	r3, r2
 80024e2:	011b      	lsls	r3, r3, #4
 80024e4:	1a9b      	subs	r3, r3, r2
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	440b      	add	r3, r1
 80024ea:	331b      	adds	r3, #27
 80024ec:	2200      	movs	r2, #0
 80024ee:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80024f0:	78fb      	ldrb	r3, [r7, #3]
 80024f2:	015a      	lsls	r2, r3, #5
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	4413      	add	r3, r2
 80024f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	78fa      	ldrb	r2, [r7, #3]
 8002500:	0151      	lsls	r1, r2, #5
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	440a      	add	r2, r1
 8002506:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800250a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800250e:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002510:	78fb      	ldrb	r3, [r7, #3]
 8002512:	015a      	lsls	r2, r3, #5
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	4413      	add	r3, r2
 8002518:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800251c:	461a      	mov	r2, r3
 800251e:	2301      	movs	r3, #1
 8002520:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002522:	78fa      	ldrb	r2, [r7, #3]
 8002524:	6879      	ldr	r1, [r7, #4]
 8002526:	4613      	mov	r3, r2
 8002528:	011b      	lsls	r3, r3, #4
 800252a:	1a9b      	subs	r3, r3, r2
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	440b      	add	r3, r1
 8002530:	334d      	adds	r3, #77	@ 0x4d
 8002532:	2201      	movs	r2, #1
 8002534:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	78fa      	ldrb	r2, [r7, #3]
 800253c:	4611      	mov	r1, r2
 800253e:	4618      	mov	r0, r3
 8002540:	f004 f8c8 	bl	80066d4 <USB_HC_Halt>
 8002544:	e365      	b.n	8002c12 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	78fa      	ldrb	r2, [r7, #3]
 800254c:	4611      	mov	r1, r2
 800254e:	4618      	mov	r0, r3
 8002550:	f004 f843 	bl	80065da <USB_ReadChInterrupts>
 8002554:	4603      	mov	r3, r0
 8002556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800255a:	2b40      	cmp	r3, #64	@ 0x40
 800255c:	d139      	bne.n	80025d2 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 800255e:	78fa      	ldrb	r2, [r7, #3]
 8002560:	6879      	ldr	r1, [r7, #4]
 8002562:	4613      	mov	r3, r2
 8002564:	011b      	lsls	r3, r3, #4
 8002566:	1a9b      	subs	r3, r3, r2
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	440b      	add	r3, r1
 800256c:	334d      	adds	r3, #77	@ 0x4d
 800256e:	2205      	movs	r2, #5
 8002570:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002572:	78fa      	ldrb	r2, [r7, #3]
 8002574:	6879      	ldr	r1, [r7, #4]
 8002576:	4613      	mov	r3, r2
 8002578:	011b      	lsls	r3, r3, #4
 800257a:	1a9b      	subs	r3, r3, r2
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	440b      	add	r3, r1
 8002580:	331a      	adds	r3, #26
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d109      	bne.n	800259c <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002588:	78fa      	ldrb	r2, [r7, #3]
 800258a:	6879      	ldr	r1, [r7, #4]
 800258c:	4613      	mov	r3, r2
 800258e:	011b      	lsls	r3, r3, #4
 8002590:	1a9b      	subs	r3, r3, r2
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	440b      	add	r3, r1
 8002596:	3319      	adds	r3, #25
 8002598:	2201      	movs	r2, #1
 800259a:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800259c:	78fa      	ldrb	r2, [r7, #3]
 800259e:	6879      	ldr	r1, [r7, #4]
 80025a0:	4613      	mov	r3, r2
 80025a2:	011b      	lsls	r3, r3, #4
 80025a4:	1a9b      	subs	r3, r3, r2
 80025a6:	009b      	lsls	r3, r3, #2
 80025a8:	440b      	add	r3, r1
 80025aa:	3344      	adds	r3, #68	@ 0x44
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	78fa      	ldrb	r2, [r7, #3]
 80025b6:	4611      	mov	r1, r2
 80025b8:	4618      	mov	r0, r3
 80025ba:	f004 f88b 	bl	80066d4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80025be:	78fb      	ldrb	r3, [r7, #3]
 80025c0:	015a      	lsls	r2, r3, #5
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	4413      	add	r3, r2
 80025c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025ca:	461a      	mov	r2, r3
 80025cc:	2340      	movs	r3, #64	@ 0x40
 80025ce:	6093      	str	r3, [r2, #8]
 80025d0:	e31f      	b.n	8002c12 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	78fa      	ldrb	r2, [r7, #3]
 80025d8:	4611      	mov	r1, r2
 80025da:	4618      	mov	r0, r3
 80025dc:	f003 fffd 	bl	80065da <USB_ReadChInterrupts>
 80025e0:	4603      	mov	r3, r0
 80025e2:	f003 0308 	and.w	r3, r3, #8
 80025e6:	2b08      	cmp	r3, #8
 80025e8:	d11a      	bne.n	8002620 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80025ea:	78fb      	ldrb	r3, [r7, #3]
 80025ec:	015a      	lsls	r2, r3, #5
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	4413      	add	r3, r2
 80025f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025f6:	461a      	mov	r2, r3
 80025f8:	2308      	movs	r3, #8
 80025fa:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80025fc:	78fa      	ldrb	r2, [r7, #3]
 80025fe:	6879      	ldr	r1, [r7, #4]
 8002600:	4613      	mov	r3, r2
 8002602:	011b      	lsls	r3, r3, #4
 8002604:	1a9b      	subs	r3, r3, r2
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	440b      	add	r3, r1
 800260a:	334d      	adds	r3, #77	@ 0x4d
 800260c:	2206      	movs	r2, #6
 800260e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	78fa      	ldrb	r2, [r7, #3]
 8002616:	4611      	mov	r1, r2
 8002618:	4618      	mov	r0, r3
 800261a:	f004 f85b 	bl	80066d4 <USB_HC_Halt>
 800261e:	e2f8      	b.n	8002c12 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	78fa      	ldrb	r2, [r7, #3]
 8002626:	4611      	mov	r1, r2
 8002628:	4618      	mov	r0, r3
 800262a:	f003 ffd6 	bl	80065da <USB_ReadChInterrupts>
 800262e:	4603      	mov	r3, r0
 8002630:	f003 0310 	and.w	r3, r3, #16
 8002634:	2b10      	cmp	r3, #16
 8002636:	d144      	bne.n	80026c2 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002638:	78fa      	ldrb	r2, [r7, #3]
 800263a:	6879      	ldr	r1, [r7, #4]
 800263c:	4613      	mov	r3, r2
 800263e:	011b      	lsls	r3, r3, #4
 8002640:	1a9b      	subs	r3, r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	440b      	add	r3, r1
 8002646:	3344      	adds	r3, #68	@ 0x44
 8002648:	2200      	movs	r2, #0
 800264a:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800264c:	78fa      	ldrb	r2, [r7, #3]
 800264e:	6879      	ldr	r1, [r7, #4]
 8002650:	4613      	mov	r3, r2
 8002652:	011b      	lsls	r3, r3, #4
 8002654:	1a9b      	subs	r3, r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	440b      	add	r3, r1
 800265a:	334d      	adds	r3, #77	@ 0x4d
 800265c:	2204      	movs	r2, #4
 800265e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8002660:	78fa      	ldrb	r2, [r7, #3]
 8002662:	6879      	ldr	r1, [r7, #4]
 8002664:	4613      	mov	r3, r2
 8002666:	011b      	lsls	r3, r3, #4
 8002668:	1a9b      	subs	r3, r3, r2
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	440b      	add	r3, r1
 800266e:	3319      	adds	r3, #25
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d114      	bne.n	80026a0 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8002676:	78fa      	ldrb	r2, [r7, #3]
 8002678:	6879      	ldr	r1, [r7, #4]
 800267a:	4613      	mov	r3, r2
 800267c:	011b      	lsls	r3, r3, #4
 800267e:	1a9b      	subs	r3, r3, r2
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	440b      	add	r3, r1
 8002684:	3318      	adds	r3, #24
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d109      	bne.n	80026a0 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800268c:	78fa      	ldrb	r2, [r7, #3]
 800268e:	6879      	ldr	r1, [r7, #4]
 8002690:	4613      	mov	r3, r2
 8002692:	011b      	lsls	r3, r3, #4
 8002694:	1a9b      	subs	r3, r3, r2
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	440b      	add	r3, r1
 800269a:	3319      	adds	r3, #25
 800269c:	2201      	movs	r2, #1
 800269e:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	78fa      	ldrb	r2, [r7, #3]
 80026a6:	4611      	mov	r1, r2
 80026a8:	4618      	mov	r0, r3
 80026aa:	f004 f813 	bl	80066d4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80026ae:	78fb      	ldrb	r3, [r7, #3]
 80026b0:	015a      	lsls	r2, r3, #5
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	4413      	add	r3, r2
 80026b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026ba:	461a      	mov	r2, r3
 80026bc:	2310      	movs	r3, #16
 80026be:	6093      	str	r3, [r2, #8]
 80026c0:	e2a7      	b.n	8002c12 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	78fa      	ldrb	r2, [r7, #3]
 80026c8:	4611      	mov	r1, r2
 80026ca:	4618      	mov	r0, r3
 80026cc:	f003 ff85 	bl	80065da <USB_ReadChInterrupts>
 80026d0:	4603      	mov	r3, r0
 80026d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026d6:	2b80      	cmp	r3, #128	@ 0x80
 80026d8:	f040 8083 	bne.w	80027e2 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	799b      	ldrb	r3, [r3, #6]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d111      	bne.n	8002708 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80026e4:	78fa      	ldrb	r2, [r7, #3]
 80026e6:	6879      	ldr	r1, [r7, #4]
 80026e8:	4613      	mov	r3, r2
 80026ea:	011b      	lsls	r3, r3, #4
 80026ec:	1a9b      	subs	r3, r3, r2
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	440b      	add	r3, r1
 80026f2:	334d      	adds	r3, #77	@ 0x4d
 80026f4:	2207      	movs	r2, #7
 80026f6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	78fa      	ldrb	r2, [r7, #3]
 80026fe:	4611      	mov	r1, r2
 8002700:	4618      	mov	r0, r3
 8002702:	f003 ffe7 	bl	80066d4 <USB_HC_Halt>
 8002706:	e062      	b.n	80027ce <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8002708:	78fa      	ldrb	r2, [r7, #3]
 800270a:	6879      	ldr	r1, [r7, #4]
 800270c:	4613      	mov	r3, r2
 800270e:	011b      	lsls	r3, r3, #4
 8002710:	1a9b      	subs	r3, r3, r2
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	440b      	add	r3, r1
 8002716:	3344      	adds	r3, #68	@ 0x44
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	1c59      	adds	r1, r3, #1
 800271c:	6878      	ldr	r0, [r7, #4]
 800271e:	4613      	mov	r3, r2
 8002720:	011b      	lsls	r3, r3, #4
 8002722:	1a9b      	subs	r3, r3, r2
 8002724:	009b      	lsls	r3, r3, #2
 8002726:	4403      	add	r3, r0
 8002728:	3344      	adds	r3, #68	@ 0x44
 800272a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800272c:	78fa      	ldrb	r2, [r7, #3]
 800272e:	6879      	ldr	r1, [r7, #4]
 8002730:	4613      	mov	r3, r2
 8002732:	011b      	lsls	r3, r3, #4
 8002734:	1a9b      	subs	r3, r3, r2
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	440b      	add	r3, r1
 800273a:	3344      	adds	r3, #68	@ 0x44
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2b02      	cmp	r3, #2
 8002740:	d922      	bls.n	8002788 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002742:	78fa      	ldrb	r2, [r7, #3]
 8002744:	6879      	ldr	r1, [r7, #4]
 8002746:	4613      	mov	r3, r2
 8002748:	011b      	lsls	r3, r3, #4
 800274a:	1a9b      	subs	r3, r3, r2
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	440b      	add	r3, r1
 8002750:	3344      	adds	r3, #68	@ 0x44
 8002752:	2200      	movs	r2, #0
 8002754:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002756:	78fa      	ldrb	r2, [r7, #3]
 8002758:	6879      	ldr	r1, [r7, #4]
 800275a:	4613      	mov	r3, r2
 800275c:	011b      	lsls	r3, r3, #4
 800275e:	1a9b      	subs	r3, r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	440b      	add	r3, r1
 8002764:	334c      	adds	r3, #76	@ 0x4c
 8002766:	2204      	movs	r2, #4
 8002768:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800276a:	78fa      	ldrb	r2, [r7, #3]
 800276c:	6879      	ldr	r1, [r7, #4]
 800276e:	4613      	mov	r3, r2
 8002770:	011b      	lsls	r3, r3, #4
 8002772:	1a9b      	subs	r3, r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	440b      	add	r3, r1
 8002778:	334c      	adds	r3, #76	@ 0x4c
 800277a:	781a      	ldrb	r2, [r3, #0]
 800277c:	78fb      	ldrb	r3, [r7, #3]
 800277e:	4619      	mov	r1, r3
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f009 fb3d 	bl	800be00 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002786:	e022      	b.n	80027ce <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002788:	78fa      	ldrb	r2, [r7, #3]
 800278a:	6879      	ldr	r1, [r7, #4]
 800278c:	4613      	mov	r3, r2
 800278e:	011b      	lsls	r3, r3, #4
 8002790:	1a9b      	subs	r3, r3, r2
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	440b      	add	r3, r1
 8002796:	334c      	adds	r3, #76	@ 0x4c
 8002798:	2202      	movs	r2, #2
 800279a:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800279c:	78fb      	ldrb	r3, [r7, #3]
 800279e:	015a      	lsls	r2, r3, #5
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	4413      	add	r3, r2
 80027a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80027b2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80027ba:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80027bc:	78fb      	ldrb	r3, [r7, #3]
 80027be:	015a      	lsls	r2, r3, #5
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	4413      	add	r3, r2
 80027c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027c8:	461a      	mov	r2, r3
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80027ce:	78fb      	ldrb	r3, [r7, #3]
 80027d0:	015a      	lsls	r2, r3, #5
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	4413      	add	r3, r2
 80027d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027da:	461a      	mov	r2, r3
 80027dc:	2380      	movs	r3, #128	@ 0x80
 80027de:	6093      	str	r3, [r2, #8]
 80027e0:	e217      	b.n	8002c12 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	78fa      	ldrb	r2, [r7, #3]
 80027e8:	4611      	mov	r1, r2
 80027ea:	4618      	mov	r0, r3
 80027ec:	f003 fef5 	bl	80065da <USB_ReadChInterrupts>
 80027f0:	4603      	mov	r3, r0
 80027f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027fa:	d11b      	bne.n	8002834 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80027fc:	78fa      	ldrb	r2, [r7, #3]
 80027fe:	6879      	ldr	r1, [r7, #4]
 8002800:	4613      	mov	r3, r2
 8002802:	011b      	lsls	r3, r3, #4
 8002804:	1a9b      	subs	r3, r3, r2
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	440b      	add	r3, r1
 800280a:	334d      	adds	r3, #77	@ 0x4d
 800280c:	2209      	movs	r2, #9
 800280e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	78fa      	ldrb	r2, [r7, #3]
 8002816:	4611      	mov	r1, r2
 8002818:	4618      	mov	r0, r3
 800281a:	f003 ff5b 	bl	80066d4 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800281e:	78fb      	ldrb	r3, [r7, #3]
 8002820:	015a      	lsls	r2, r3, #5
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	4413      	add	r3, r2
 8002826:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800282a:	461a      	mov	r2, r3
 800282c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002830:	6093      	str	r3, [r2, #8]
 8002832:	e1ee      	b.n	8002c12 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	78fa      	ldrb	r2, [r7, #3]
 800283a:	4611      	mov	r1, r2
 800283c:	4618      	mov	r0, r3
 800283e:	f003 fecc 	bl	80065da <USB_ReadChInterrupts>
 8002842:	4603      	mov	r3, r0
 8002844:	f003 0302 	and.w	r3, r3, #2
 8002848:	2b02      	cmp	r3, #2
 800284a:	f040 81df 	bne.w	8002c0c <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800284e:	78fb      	ldrb	r3, [r7, #3]
 8002850:	015a      	lsls	r2, r3, #5
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	4413      	add	r3, r2
 8002856:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800285a:	461a      	mov	r2, r3
 800285c:	2302      	movs	r3, #2
 800285e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002860:	78fa      	ldrb	r2, [r7, #3]
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	011b      	lsls	r3, r3, #4
 8002868:	1a9b      	subs	r3, r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	334d      	adds	r3, #77	@ 0x4d
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	2b01      	cmp	r3, #1
 8002874:	f040 8093 	bne.w	800299e <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002878:	78fa      	ldrb	r2, [r7, #3]
 800287a:	6879      	ldr	r1, [r7, #4]
 800287c:	4613      	mov	r3, r2
 800287e:	011b      	lsls	r3, r3, #4
 8002880:	1a9b      	subs	r3, r3, r2
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	440b      	add	r3, r1
 8002886:	334d      	adds	r3, #77	@ 0x4d
 8002888:	2202      	movs	r2, #2
 800288a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800288c:	78fa      	ldrb	r2, [r7, #3]
 800288e:	6879      	ldr	r1, [r7, #4]
 8002890:	4613      	mov	r3, r2
 8002892:	011b      	lsls	r3, r3, #4
 8002894:	1a9b      	subs	r3, r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	440b      	add	r3, r1
 800289a:	334c      	adds	r3, #76	@ 0x4c
 800289c:	2201      	movs	r2, #1
 800289e:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80028a0:	78fa      	ldrb	r2, [r7, #3]
 80028a2:	6879      	ldr	r1, [r7, #4]
 80028a4:	4613      	mov	r3, r2
 80028a6:	011b      	lsls	r3, r3, #4
 80028a8:	1a9b      	subs	r3, r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	440b      	add	r3, r1
 80028ae:	3326      	adds	r3, #38	@ 0x26
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d00b      	beq.n	80028ce <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80028b6:	78fa      	ldrb	r2, [r7, #3]
 80028b8:	6879      	ldr	r1, [r7, #4]
 80028ba:	4613      	mov	r3, r2
 80028bc:	011b      	lsls	r3, r3, #4
 80028be:	1a9b      	subs	r3, r3, r2
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	440b      	add	r3, r1
 80028c4:	3326      	adds	r3, #38	@ 0x26
 80028c6:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80028c8:	2b03      	cmp	r3, #3
 80028ca:	f040 8190 	bne.w	8002bee <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	799b      	ldrb	r3, [r3, #6]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d115      	bne.n	8002902 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80028d6:	78fa      	ldrb	r2, [r7, #3]
 80028d8:	6879      	ldr	r1, [r7, #4]
 80028da:	4613      	mov	r3, r2
 80028dc:	011b      	lsls	r3, r3, #4
 80028de:	1a9b      	subs	r3, r3, r2
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	440b      	add	r3, r1
 80028e4:	333d      	adds	r3, #61	@ 0x3d
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	78fa      	ldrb	r2, [r7, #3]
 80028ea:	f083 0301 	eor.w	r3, r3, #1
 80028ee:	b2d8      	uxtb	r0, r3
 80028f0:	6879      	ldr	r1, [r7, #4]
 80028f2:	4613      	mov	r3, r2
 80028f4:	011b      	lsls	r3, r3, #4
 80028f6:	1a9b      	subs	r3, r3, r2
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	440b      	add	r3, r1
 80028fc:	333d      	adds	r3, #61	@ 0x3d
 80028fe:	4602      	mov	r2, r0
 8002900:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	799b      	ldrb	r3, [r3, #6]
 8002906:	2b01      	cmp	r3, #1
 8002908:	f040 8171 	bne.w	8002bee <HCD_HC_OUT_IRQHandler+0x954>
 800290c:	78fa      	ldrb	r2, [r7, #3]
 800290e:	6879      	ldr	r1, [r7, #4]
 8002910:	4613      	mov	r3, r2
 8002912:	011b      	lsls	r3, r3, #4
 8002914:	1a9b      	subs	r3, r3, r2
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	440b      	add	r3, r1
 800291a:	3334      	adds	r3, #52	@ 0x34
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2b00      	cmp	r3, #0
 8002920:	f000 8165 	beq.w	8002bee <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8002924:	78fa      	ldrb	r2, [r7, #3]
 8002926:	6879      	ldr	r1, [r7, #4]
 8002928:	4613      	mov	r3, r2
 800292a:	011b      	lsls	r3, r3, #4
 800292c:	1a9b      	subs	r3, r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	440b      	add	r3, r1
 8002932:	3334      	adds	r3, #52	@ 0x34
 8002934:	6819      	ldr	r1, [r3, #0]
 8002936:	78fa      	ldrb	r2, [r7, #3]
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	4613      	mov	r3, r2
 800293c:	011b      	lsls	r3, r3, #4
 800293e:	1a9b      	subs	r3, r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	4403      	add	r3, r0
 8002944:	3328      	adds	r3, #40	@ 0x28
 8002946:	881b      	ldrh	r3, [r3, #0]
 8002948:	440b      	add	r3, r1
 800294a:	1e59      	subs	r1, r3, #1
 800294c:	78fa      	ldrb	r2, [r7, #3]
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	4613      	mov	r3, r2
 8002952:	011b      	lsls	r3, r3, #4
 8002954:	1a9b      	subs	r3, r3, r2
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	4403      	add	r3, r0
 800295a:	3328      	adds	r3, #40	@ 0x28
 800295c:	881b      	ldrh	r3, [r3, #0]
 800295e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002962:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	2b00      	cmp	r3, #0
 800296c:	f000 813f 	beq.w	8002bee <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8002970:	78fa      	ldrb	r2, [r7, #3]
 8002972:	6879      	ldr	r1, [r7, #4]
 8002974:	4613      	mov	r3, r2
 8002976:	011b      	lsls	r3, r3, #4
 8002978:	1a9b      	subs	r3, r3, r2
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	440b      	add	r3, r1
 800297e:	333d      	adds	r3, #61	@ 0x3d
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	78fa      	ldrb	r2, [r7, #3]
 8002984:	f083 0301 	eor.w	r3, r3, #1
 8002988:	b2d8      	uxtb	r0, r3
 800298a:	6879      	ldr	r1, [r7, #4]
 800298c:	4613      	mov	r3, r2
 800298e:	011b      	lsls	r3, r3, #4
 8002990:	1a9b      	subs	r3, r3, r2
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	440b      	add	r3, r1
 8002996:	333d      	adds	r3, #61	@ 0x3d
 8002998:	4602      	mov	r2, r0
 800299a:	701a      	strb	r2, [r3, #0]
 800299c:	e127      	b.n	8002bee <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800299e:	78fa      	ldrb	r2, [r7, #3]
 80029a0:	6879      	ldr	r1, [r7, #4]
 80029a2:	4613      	mov	r3, r2
 80029a4:	011b      	lsls	r3, r3, #4
 80029a6:	1a9b      	subs	r3, r3, r2
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	440b      	add	r3, r1
 80029ac:	334d      	adds	r3, #77	@ 0x4d
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	2b03      	cmp	r3, #3
 80029b2:	d120      	bne.n	80029f6 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80029b4:	78fa      	ldrb	r2, [r7, #3]
 80029b6:	6879      	ldr	r1, [r7, #4]
 80029b8:	4613      	mov	r3, r2
 80029ba:	011b      	lsls	r3, r3, #4
 80029bc:	1a9b      	subs	r3, r3, r2
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	440b      	add	r3, r1
 80029c2:	334d      	adds	r3, #77	@ 0x4d
 80029c4:	2202      	movs	r2, #2
 80029c6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80029c8:	78fa      	ldrb	r2, [r7, #3]
 80029ca:	6879      	ldr	r1, [r7, #4]
 80029cc:	4613      	mov	r3, r2
 80029ce:	011b      	lsls	r3, r3, #4
 80029d0:	1a9b      	subs	r3, r3, r2
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	440b      	add	r3, r1
 80029d6:	331b      	adds	r3, #27
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	2b01      	cmp	r3, #1
 80029dc:	f040 8107 	bne.w	8002bee <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80029e0:	78fa      	ldrb	r2, [r7, #3]
 80029e2:	6879      	ldr	r1, [r7, #4]
 80029e4:	4613      	mov	r3, r2
 80029e6:	011b      	lsls	r3, r3, #4
 80029e8:	1a9b      	subs	r3, r3, r2
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	440b      	add	r3, r1
 80029ee:	334c      	adds	r3, #76	@ 0x4c
 80029f0:	2202      	movs	r2, #2
 80029f2:	701a      	strb	r2, [r3, #0]
 80029f4:	e0fb      	b.n	8002bee <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80029f6:	78fa      	ldrb	r2, [r7, #3]
 80029f8:	6879      	ldr	r1, [r7, #4]
 80029fa:	4613      	mov	r3, r2
 80029fc:	011b      	lsls	r3, r3, #4
 80029fe:	1a9b      	subs	r3, r3, r2
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	440b      	add	r3, r1
 8002a04:	334d      	adds	r3, #77	@ 0x4d
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	2b04      	cmp	r3, #4
 8002a0a:	d13a      	bne.n	8002a82 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002a0c:	78fa      	ldrb	r2, [r7, #3]
 8002a0e:	6879      	ldr	r1, [r7, #4]
 8002a10:	4613      	mov	r3, r2
 8002a12:	011b      	lsls	r3, r3, #4
 8002a14:	1a9b      	subs	r3, r3, r2
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	440b      	add	r3, r1
 8002a1a:	334d      	adds	r3, #77	@ 0x4d
 8002a1c:	2202      	movs	r2, #2
 8002a1e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002a20:	78fa      	ldrb	r2, [r7, #3]
 8002a22:	6879      	ldr	r1, [r7, #4]
 8002a24:	4613      	mov	r3, r2
 8002a26:	011b      	lsls	r3, r3, #4
 8002a28:	1a9b      	subs	r3, r3, r2
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	440b      	add	r3, r1
 8002a2e:	334c      	adds	r3, #76	@ 0x4c
 8002a30:	2202      	movs	r2, #2
 8002a32:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002a34:	78fa      	ldrb	r2, [r7, #3]
 8002a36:	6879      	ldr	r1, [r7, #4]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	011b      	lsls	r3, r3, #4
 8002a3c:	1a9b      	subs	r3, r3, r2
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	440b      	add	r3, r1
 8002a42:	331b      	adds	r3, #27
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	f040 80d1 	bne.w	8002bee <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8002a4c:	78fa      	ldrb	r2, [r7, #3]
 8002a4e:	6879      	ldr	r1, [r7, #4]
 8002a50:	4613      	mov	r3, r2
 8002a52:	011b      	lsls	r3, r3, #4
 8002a54:	1a9b      	subs	r3, r3, r2
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	440b      	add	r3, r1
 8002a5a:	331b      	adds	r3, #27
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002a60:	78fb      	ldrb	r3, [r7, #3]
 8002a62:	015a      	lsls	r2, r3, #5
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	4413      	add	r3, r2
 8002a68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	78fa      	ldrb	r2, [r7, #3]
 8002a70:	0151      	lsls	r1, r2, #5
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	440a      	add	r2, r1
 8002a76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002a7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a7e:	6053      	str	r3, [r2, #4]
 8002a80:	e0b5      	b.n	8002bee <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002a82:	78fa      	ldrb	r2, [r7, #3]
 8002a84:	6879      	ldr	r1, [r7, #4]
 8002a86:	4613      	mov	r3, r2
 8002a88:	011b      	lsls	r3, r3, #4
 8002a8a:	1a9b      	subs	r3, r3, r2
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	440b      	add	r3, r1
 8002a90:	334d      	adds	r3, #77	@ 0x4d
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	2b05      	cmp	r3, #5
 8002a96:	d114      	bne.n	8002ac2 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002a98:	78fa      	ldrb	r2, [r7, #3]
 8002a9a:	6879      	ldr	r1, [r7, #4]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	011b      	lsls	r3, r3, #4
 8002aa0:	1a9b      	subs	r3, r3, r2
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	440b      	add	r3, r1
 8002aa6:	334d      	adds	r3, #77	@ 0x4d
 8002aa8:	2202      	movs	r2, #2
 8002aaa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8002aac:	78fa      	ldrb	r2, [r7, #3]
 8002aae:	6879      	ldr	r1, [r7, #4]
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	011b      	lsls	r3, r3, #4
 8002ab4:	1a9b      	subs	r3, r3, r2
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	440b      	add	r3, r1
 8002aba:	334c      	adds	r3, #76	@ 0x4c
 8002abc:	2202      	movs	r2, #2
 8002abe:	701a      	strb	r2, [r3, #0]
 8002ac0:	e095      	b.n	8002bee <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002ac2:	78fa      	ldrb	r2, [r7, #3]
 8002ac4:	6879      	ldr	r1, [r7, #4]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	011b      	lsls	r3, r3, #4
 8002aca:	1a9b      	subs	r3, r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	440b      	add	r3, r1
 8002ad0:	334d      	adds	r3, #77	@ 0x4d
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	2b06      	cmp	r3, #6
 8002ad6:	d114      	bne.n	8002b02 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002ad8:	78fa      	ldrb	r2, [r7, #3]
 8002ada:	6879      	ldr	r1, [r7, #4]
 8002adc:	4613      	mov	r3, r2
 8002ade:	011b      	lsls	r3, r3, #4
 8002ae0:	1a9b      	subs	r3, r3, r2
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	440b      	add	r3, r1
 8002ae6:	334d      	adds	r3, #77	@ 0x4d
 8002ae8:	2202      	movs	r2, #2
 8002aea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8002aec:	78fa      	ldrb	r2, [r7, #3]
 8002aee:	6879      	ldr	r1, [r7, #4]
 8002af0:	4613      	mov	r3, r2
 8002af2:	011b      	lsls	r3, r3, #4
 8002af4:	1a9b      	subs	r3, r3, r2
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	440b      	add	r3, r1
 8002afa:	334c      	adds	r3, #76	@ 0x4c
 8002afc:	2205      	movs	r2, #5
 8002afe:	701a      	strb	r2, [r3, #0]
 8002b00:	e075      	b.n	8002bee <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002b02:	78fa      	ldrb	r2, [r7, #3]
 8002b04:	6879      	ldr	r1, [r7, #4]
 8002b06:	4613      	mov	r3, r2
 8002b08:	011b      	lsls	r3, r3, #4
 8002b0a:	1a9b      	subs	r3, r3, r2
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	440b      	add	r3, r1
 8002b10:	334d      	adds	r3, #77	@ 0x4d
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	2b07      	cmp	r3, #7
 8002b16:	d00a      	beq.n	8002b2e <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002b18:	78fa      	ldrb	r2, [r7, #3]
 8002b1a:	6879      	ldr	r1, [r7, #4]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	011b      	lsls	r3, r3, #4
 8002b20:	1a9b      	subs	r3, r3, r2
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	440b      	add	r3, r1
 8002b26:	334d      	adds	r3, #77	@ 0x4d
 8002b28:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002b2a:	2b09      	cmp	r3, #9
 8002b2c:	d170      	bne.n	8002c10 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002b2e:	78fa      	ldrb	r2, [r7, #3]
 8002b30:	6879      	ldr	r1, [r7, #4]
 8002b32:	4613      	mov	r3, r2
 8002b34:	011b      	lsls	r3, r3, #4
 8002b36:	1a9b      	subs	r3, r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	440b      	add	r3, r1
 8002b3c:	334d      	adds	r3, #77	@ 0x4d
 8002b3e:	2202      	movs	r2, #2
 8002b40:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002b42:	78fa      	ldrb	r2, [r7, #3]
 8002b44:	6879      	ldr	r1, [r7, #4]
 8002b46:	4613      	mov	r3, r2
 8002b48:	011b      	lsls	r3, r3, #4
 8002b4a:	1a9b      	subs	r3, r3, r2
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	440b      	add	r3, r1
 8002b50:	3344      	adds	r3, #68	@ 0x44
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	1c59      	adds	r1, r3, #1
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	4613      	mov	r3, r2
 8002b5a:	011b      	lsls	r3, r3, #4
 8002b5c:	1a9b      	subs	r3, r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4403      	add	r3, r0
 8002b62:	3344      	adds	r3, #68	@ 0x44
 8002b64:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002b66:	78fa      	ldrb	r2, [r7, #3]
 8002b68:	6879      	ldr	r1, [r7, #4]
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	011b      	lsls	r3, r3, #4
 8002b6e:	1a9b      	subs	r3, r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	440b      	add	r3, r1
 8002b74:	3344      	adds	r3, #68	@ 0x44
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d914      	bls.n	8002ba6 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002b7c:	78fa      	ldrb	r2, [r7, #3]
 8002b7e:	6879      	ldr	r1, [r7, #4]
 8002b80:	4613      	mov	r3, r2
 8002b82:	011b      	lsls	r3, r3, #4
 8002b84:	1a9b      	subs	r3, r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	440b      	add	r3, r1
 8002b8a:	3344      	adds	r3, #68	@ 0x44
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002b90:	78fa      	ldrb	r2, [r7, #3]
 8002b92:	6879      	ldr	r1, [r7, #4]
 8002b94:	4613      	mov	r3, r2
 8002b96:	011b      	lsls	r3, r3, #4
 8002b98:	1a9b      	subs	r3, r3, r2
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	440b      	add	r3, r1
 8002b9e:	334c      	adds	r3, #76	@ 0x4c
 8002ba0:	2204      	movs	r2, #4
 8002ba2:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002ba4:	e022      	b.n	8002bec <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002ba6:	78fa      	ldrb	r2, [r7, #3]
 8002ba8:	6879      	ldr	r1, [r7, #4]
 8002baa:	4613      	mov	r3, r2
 8002bac:	011b      	lsls	r3, r3, #4
 8002bae:	1a9b      	subs	r3, r3, r2
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	440b      	add	r3, r1
 8002bb4:	334c      	adds	r3, #76	@ 0x4c
 8002bb6:	2202      	movs	r2, #2
 8002bb8:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002bba:	78fb      	ldrb	r3, [r7, #3]
 8002bbc:	015a      	lsls	r2, r3, #5
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002bd0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002bd8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002bda:	78fb      	ldrb	r3, [r7, #3]
 8002bdc:	015a      	lsls	r2, r3, #5
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	4413      	add	r3, r2
 8002be2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002be6:	461a      	mov	r2, r3
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002bec:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002bee:	78fa      	ldrb	r2, [r7, #3]
 8002bf0:	6879      	ldr	r1, [r7, #4]
 8002bf2:	4613      	mov	r3, r2
 8002bf4:	011b      	lsls	r3, r3, #4
 8002bf6:	1a9b      	subs	r3, r3, r2
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	440b      	add	r3, r1
 8002bfc:	334c      	adds	r3, #76	@ 0x4c
 8002bfe:	781a      	ldrb	r2, [r3, #0]
 8002c00:	78fb      	ldrb	r3, [r7, #3]
 8002c02:	4619      	mov	r1, r3
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f009 f8fb 	bl	800be00 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002c0a:	e002      	b.n	8002c12 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8002c0c:	bf00      	nop
 8002c0e:	e000      	b.n	8002c12 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8002c10:	bf00      	nop
  }
}
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b08a      	sub	sp, #40	@ 0x28
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c28:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	6a1b      	ldr	r3, [r3, #32]
 8002c30:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	f003 030f 	and.w	r3, r3, #15
 8002c38:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	0c5b      	lsrs	r3, r3, #17
 8002c3e:	f003 030f 	and.w	r3, r3, #15
 8002c42:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	091b      	lsrs	r3, r3, #4
 8002c48:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c4c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d004      	beq.n	8002c5e <HCD_RXQLVL_IRQHandler+0x46>
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	2b05      	cmp	r3, #5
 8002c58:	f000 80b6 	beq.w	8002dc8 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002c5c:	e0b7      	b.n	8002dce <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	f000 80b3 	beq.w	8002dcc <HCD_RXQLVL_IRQHandler+0x1b4>
 8002c66:	6879      	ldr	r1, [r7, #4]
 8002c68:	69ba      	ldr	r2, [r7, #24]
 8002c6a:	4613      	mov	r3, r2
 8002c6c:	011b      	lsls	r3, r3, #4
 8002c6e:	1a9b      	subs	r3, r3, r2
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	440b      	add	r3, r1
 8002c74:	332c      	adds	r3, #44	@ 0x2c
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f000 80a7 	beq.w	8002dcc <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8002c7e:	6879      	ldr	r1, [r7, #4]
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	4613      	mov	r3, r2
 8002c84:	011b      	lsls	r3, r3, #4
 8002c86:	1a9b      	subs	r3, r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	440b      	add	r3, r1
 8002c8c:	3338      	adds	r3, #56	@ 0x38
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	18d1      	adds	r1, r2, r3
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	011b      	lsls	r3, r3, #4
 8002c9c:	1a9b      	subs	r3, r3, r2
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	4403      	add	r3, r0
 8002ca2:	3334      	adds	r3, #52	@ 0x34
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4299      	cmp	r1, r3
 8002ca8:	f200 8083 	bhi.w	8002db2 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6818      	ldr	r0, [r3, #0]
 8002cb0:	6879      	ldr	r1, [r7, #4]
 8002cb2:	69ba      	ldr	r2, [r7, #24]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	011b      	lsls	r3, r3, #4
 8002cb8:	1a9b      	subs	r3, r3, r2
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	440b      	add	r3, r1
 8002cbe:	332c      	adds	r3, #44	@ 0x2c
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	b292      	uxth	r2, r2
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	f003 fc1c 	bl	8006504 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8002ccc:	6879      	ldr	r1, [r7, #4]
 8002cce:	69ba      	ldr	r2, [r7, #24]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	011b      	lsls	r3, r3, #4
 8002cd4:	1a9b      	subs	r3, r3, r2
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	440b      	add	r3, r1
 8002cda:	332c      	adds	r3, #44	@ 0x2c
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	18d1      	adds	r1, r2, r3
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	011b      	lsls	r3, r3, #4
 8002cea:	1a9b      	subs	r3, r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4403      	add	r3, r0
 8002cf0:	332c      	adds	r3, #44	@ 0x2c
 8002cf2:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8002cf4:	6879      	ldr	r1, [r7, #4]
 8002cf6:	69ba      	ldr	r2, [r7, #24]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	011b      	lsls	r3, r3, #4
 8002cfc:	1a9b      	subs	r3, r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	440b      	add	r3, r1
 8002d02:	3338      	adds	r3, #56	@ 0x38
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	18d1      	adds	r1, r2, r3
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	69ba      	ldr	r2, [r7, #24]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	011b      	lsls	r3, r3, #4
 8002d12:	1a9b      	subs	r3, r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	4403      	add	r3, r0
 8002d18:	3338      	adds	r3, #56	@ 0x38
 8002d1a:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002d1c:	69bb      	ldr	r3, [r7, #24]
 8002d1e:	015a      	lsls	r2, r3, #5
 8002d20:	6a3b      	ldr	r3, [r7, #32]
 8002d22:	4413      	add	r3, r2
 8002d24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d28:	691b      	ldr	r3, [r3, #16]
 8002d2a:	0cdb      	lsrs	r3, r3, #19
 8002d2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d30:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002d32:	6879      	ldr	r1, [r7, #4]
 8002d34:	69ba      	ldr	r2, [r7, #24]
 8002d36:	4613      	mov	r3, r2
 8002d38:	011b      	lsls	r3, r3, #4
 8002d3a:	1a9b      	subs	r3, r3, r2
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	440b      	add	r3, r1
 8002d40:	3328      	adds	r3, #40	@ 0x28
 8002d42:	881b      	ldrh	r3, [r3, #0]
 8002d44:	461a      	mov	r2, r3
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d13f      	bne.n	8002dcc <HCD_RXQLVL_IRQHandler+0x1b4>
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d03c      	beq.n	8002dcc <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	015a      	lsls	r2, r3, #5
 8002d56:	6a3b      	ldr	r3, [r7, #32]
 8002d58:	4413      	add	r3, r2
 8002d5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002d68:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002d70:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	015a      	lsls	r2, r3, #5
 8002d76:	6a3b      	ldr	r3, [r7, #32]
 8002d78:	4413      	add	r3, r2
 8002d7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d7e:	461a      	mov	r2, r3
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8002d84:	6879      	ldr	r1, [r7, #4]
 8002d86:	69ba      	ldr	r2, [r7, #24]
 8002d88:	4613      	mov	r3, r2
 8002d8a:	011b      	lsls	r3, r3, #4
 8002d8c:	1a9b      	subs	r3, r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	440b      	add	r3, r1
 8002d92:	333c      	adds	r3, #60	@ 0x3c
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	f083 0301 	eor.w	r3, r3, #1
 8002d9a:	b2d8      	uxtb	r0, r3
 8002d9c:	6879      	ldr	r1, [r7, #4]
 8002d9e:	69ba      	ldr	r2, [r7, #24]
 8002da0:	4613      	mov	r3, r2
 8002da2:	011b      	lsls	r3, r3, #4
 8002da4:	1a9b      	subs	r3, r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	440b      	add	r3, r1
 8002daa:	333c      	adds	r3, #60	@ 0x3c
 8002dac:	4602      	mov	r2, r0
 8002dae:	701a      	strb	r2, [r3, #0]
      break;
 8002db0:	e00c      	b.n	8002dcc <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8002db2:	6879      	ldr	r1, [r7, #4]
 8002db4:	69ba      	ldr	r2, [r7, #24]
 8002db6:	4613      	mov	r3, r2
 8002db8:	011b      	lsls	r3, r3, #4
 8002dba:	1a9b      	subs	r3, r3, r2
 8002dbc:	009b      	lsls	r3, r3, #2
 8002dbe:	440b      	add	r3, r1
 8002dc0:	334c      	adds	r3, #76	@ 0x4c
 8002dc2:	2204      	movs	r2, #4
 8002dc4:	701a      	strb	r2, [r3, #0]
      break;
 8002dc6:	e001      	b.n	8002dcc <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8002dc8:	bf00      	nop
 8002dca:	e000      	b.n	8002dce <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8002dcc:	bf00      	nop
  }
}
 8002dce:	bf00      	nop
 8002dd0:	3728      	adds	r7, #40	@ 0x28
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002dd6:	b580      	push	{r7, lr}
 8002dd8:	b086      	sub	sp, #24
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8002e02:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	f003 0302 	and.w	r3, r3, #2
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d10b      	bne.n	8002e26 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	f003 0301 	and.w	r3, r3, #1
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d102      	bne.n	8002e1e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f008 ffd5 	bl	800bdc8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	f043 0302 	orr.w	r3, r3, #2
 8002e24:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	f003 0308 	and.w	r3, r3, #8
 8002e2c:	2b08      	cmp	r3, #8
 8002e2e:	d132      	bne.n	8002e96 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	f043 0308 	orr.w	r3, r3, #8
 8002e36:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f003 0304 	and.w	r3, r3, #4
 8002e3e:	2b04      	cmp	r3, #4
 8002e40:	d126      	bne.n	8002e90 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	7a5b      	ldrb	r3, [r3, #9]
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d113      	bne.n	8002e72 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8002e50:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002e54:	d106      	bne.n	8002e64 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2102      	movs	r1, #2
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f003 fbeb 	bl	8006638 <USB_InitFSLSPClkSel>
 8002e62:	e011      	b.n	8002e88 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2101      	movs	r1, #1
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f003 fbe4 	bl	8006638 <USB_InitFSLSPClkSel>
 8002e70:	e00a      	b.n	8002e88 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	79db      	ldrb	r3, [r3, #7]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d106      	bne.n	8002e88 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002e80:	461a      	mov	r2, r3
 8002e82:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8002e86:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f008 ffcb 	bl	800be24 <HAL_HCD_PortEnabled_Callback>
 8002e8e:	e002      	b.n	8002e96 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f008 ffd5 	bl	800be40 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f003 0320 	and.w	r3, r3, #32
 8002e9c:	2b20      	cmp	r3, #32
 8002e9e:	d103      	bne.n	8002ea8 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	f043 0320 	orr.w	r3, r3, #32
 8002ea6:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002eae:	461a      	mov	r2, r3
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	6013      	str	r3, [r2, #0]
}
 8002eb4:	bf00      	nop
 8002eb6:	3718      	adds	r7, #24
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b084      	sub	sp, #16
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e12b      	b.n	8003126 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d106      	bne.n	8002ee8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f005 fa40 	bl	8008368 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2224      	movs	r2, #36	@ 0x24
 8002eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f022 0201 	bic.w	r2, r2, #1
 8002efe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f0e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f1e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f20:	f001 f90c 	bl	800413c <HAL_RCC_GetPCLK1Freq>
 8002f24:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	4a81      	ldr	r2, [pc, #516]	@ (8003130 <HAL_I2C_Init+0x274>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d807      	bhi.n	8002f40 <HAL_I2C_Init+0x84>
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	4a80      	ldr	r2, [pc, #512]	@ (8003134 <HAL_I2C_Init+0x278>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	bf94      	ite	ls
 8002f38:	2301      	movls	r3, #1
 8002f3a:	2300      	movhi	r3, #0
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	e006      	b.n	8002f4e <HAL_I2C_Init+0x92>
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	4a7d      	ldr	r2, [pc, #500]	@ (8003138 <HAL_I2C_Init+0x27c>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	bf94      	ite	ls
 8002f48:	2301      	movls	r3, #1
 8002f4a:	2300      	movhi	r3, #0
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e0e7      	b.n	8003126 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	4a78      	ldr	r2, [pc, #480]	@ (800313c <HAL_I2C_Init+0x280>)
 8002f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f5e:	0c9b      	lsrs	r3, r3, #18
 8002f60:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	68ba      	ldr	r2, [r7, #8]
 8002f72:	430a      	orrs	r2, r1
 8002f74:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	6a1b      	ldr	r3, [r3, #32]
 8002f7c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	4a6a      	ldr	r2, [pc, #424]	@ (8003130 <HAL_I2C_Init+0x274>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d802      	bhi.n	8002f90 <HAL_I2C_Init+0xd4>
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	e009      	b.n	8002fa4 <HAL_I2C_Init+0xe8>
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002f96:	fb02 f303 	mul.w	r3, r2, r3
 8002f9a:	4a69      	ldr	r2, [pc, #420]	@ (8003140 <HAL_I2C_Init+0x284>)
 8002f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa0:	099b      	lsrs	r3, r3, #6
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	6812      	ldr	r2, [r2, #0]
 8002fa8:	430b      	orrs	r3, r1
 8002faa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	69db      	ldr	r3, [r3, #28]
 8002fb2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002fb6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	495c      	ldr	r1, [pc, #368]	@ (8003130 <HAL_I2C_Init+0x274>)
 8002fc0:	428b      	cmp	r3, r1
 8002fc2:	d819      	bhi.n	8002ff8 <HAL_I2C_Init+0x13c>
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	1e59      	subs	r1, r3, #1
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	005b      	lsls	r3, r3, #1
 8002fce:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fd2:	1c59      	adds	r1, r3, #1
 8002fd4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002fd8:	400b      	ands	r3, r1
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00a      	beq.n	8002ff4 <HAL_I2C_Init+0x138>
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	1e59      	subs	r1, r3, #1
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fec:	3301      	adds	r3, #1
 8002fee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ff2:	e051      	b.n	8003098 <HAL_I2C_Init+0x1dc>
 8002ff4:	2304      	movs	r3, #4
 8002ff6:	e04f      	b.n	8003098 <HAL_I2C_Init+0x1dc>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d111      	bne.n	8003024 <HAL_I2C_Init+0x168>
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	1e58      	subs	r0, r3, #1
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6859      	ldr	r1, [r3, #4]
 8003008:	460b      	mov	r3, r1
 800300a:	005b      	lsls	r3, r3, #1
 800300c:	440b      	add	r3, r1
 800300e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003012:	3301      	adds	r3, #1
 8003014:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003018:	2b00      	cmp	r3, #0
 800301a:	bf0c      	ite	eq
 800301c:	2301      	moveq	r3, #1
 800301e:	2300      	movne	r3, #0
 8003020:	b2db      	uxtb	r3, r3
 8003022:	e012      	b.n	800304a <HAL_I2C_Init+0x18e>
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	1e58      	subs	r0, r3, #1
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6859      	ldr	r1, [r3, #4]
 800302c:	460b      	mov	r3, r1
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	440b      	add	r3, r1
 8003032:	0099      	lsls	r1, r3, #2
 8003034:	440b      	add	r3, r1
 8003036:	fbb0 f3f3 	udiv	r3, r0, r3
 800303a:	3301      	adds	r3, #1
 800303c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003040:	2b00      	cmp	r3, #0
 8003042:	bf0c      	ite	eq
 8003044:	2301      	moveq	r3, #1
 8003046:	2300      	movne	r3, #0
 8003048:	b2db      	uxtb	r3, r3
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <HAL_I2C_Init+0x196>
 800304e:	2301      	movs	r3, #1
 8003050:	e022      	b.n	8003098 <HAL_I2C_Init+0x1dc>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d10e      	bne.n	8003078 <HAL_I2C_Init+0x1bc>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	1e58      	subs	r0, r3, #1
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6859      	ldr	r1, [r3, #4]
 8003062:	460b      	mov	r3, r1
 8003064:	005b      	lsls	r3, r3, #1
 8003066:	440b      	add	r3, r1
 8003068:	fbb0 f3f3 	udiv	r3, r0, r3
 800306c:	3301      	adds	r3, #1
 800306e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003072:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003076:	e00f      	b.n	8003098 <HAL_I2C_Init+0x1dc>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	1e58      	subs	r0, r3, #1
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6859      	ldr	r1, [r3, #4]
 8003080:	460b      	mov	r3, r1
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	440b      	add	r3, r1
 8003086:	0099      	lsls	r1, r3, #2
 8003088:	440b      	add	r3, r1
 800308a:	fbb0 f3f3 	udiv	r3, r0, r3
 800308e:	3301      	adds	r3, #1
 8003090:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003094:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003098:	6879      	ldr	r1, [r7, #4]
 800309a:	6809      	ldr	r1, [r1, #0]
 800309c:	4313      	orrs	r3, r2
 800309e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	69da      	ldr	r2, [r3, #28]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6a1b      	ldr	r3, [r3, #32]
 80030b2:	431a      	orrs	r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	430a      	orrs	r2, r1
 80030ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80030c6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	6911      	ldr	r1, [r2, #16]
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	68d2      	ldr	r2, [r2, #12]
 80030d2:	4311      	orrs	r1, r2
 80030d4:	687a      	ldr	r2, [r7, #4]
 80030d6:	6812      	ldr	r2, [r2, #0]
 80030d8:	430b      	orrs	r3, r1
 80030da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	695a      	ldr	r2, [r3, #20]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	431a      	orrs	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	430a      	orrs	r2, r1
 80030f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f042 0201 	orr.w	r2, r2, #1
 8003106:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2220      	movs	r2, #32
 8003112:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003124:	2300      	movs	r3, #0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3710      	adds	r7, #16
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	000186a0 	.word	0x000186a0
 8003134:	001e847f 	.word	0x001e847f
 8003138:	003d08ff 	.word	0x003d08ff
 800313c:	431bde83 	.word	0x431bde83
 8003140:	10624dd3 	.word	0x10624dd3

08003144 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b20      	cmp	r3, #32
 8003158:	d129      	bne.n	80031ae <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2224      	movs	r2, #36	@ 0x24
 800315e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f022 0201 	bic.w	r2, r2, #1
 8003170:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 0210 	bic.w	r2, r2, #16
 8003180:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	683a      	ldr	r2, [r7, #0]
 800318e:	430a      	orrs	r2, r1
 8003190:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f042 0201 	orr.w	r2, r2, #1
 80031a0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2220      	movs	r2, #32
 80031a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80031aa:	2300      	movs	r3, #0
 80031ac:	e000      	b.n	80031b0 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80031ae:	2302      	movs	r3, #2
  }
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	370c      	adds	r7, #12
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80031bc:	b480      	push	{r7}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80031c6:	2300      	movs	r3, #0
 80031c8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b20      	cmp	r3, #32
 80031d4:	d12a      	bne.n	800322c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2224      	movs	r2, #36	@ 0x24
 80031da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f022 0201 	bic.w	r2, r2, #1
 80031ec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f4:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80031f6:	89fb      	ldrh	r3, [r7, #14]
 80031f8:	f023 030f 	bic.w	r3, r3, #15
 80031fc:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	b29a      	uxth	r2, r3
 8003202:	89fb      	ldrh	r3, [r7, #14]
 8003204:	4313      	orrs	r3, r2
 8003206:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	89fa      	ldrh	r2, [r7, #14]
 800320e:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f042 0201 	orr.w	r2, r2, #1
 800321e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2220      	movs	r2, #32
 8003224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8003228:	2300      	movs	r3, #0
 800322a:	e000      	b.n	800322e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800322c:	2302      	movs	r3, #2
  }
}
 800322e:	4618      	mov	r0, r3
 8003230:	3714      	adds	r7, #20
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr

0800323a <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800323a:	b580      	push	{r7, lr}
 800323c:	b084      	sub	sp, #16
 800323e:	af00      	add	r7, sp, #0
 8003240:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d101      	bne.n	800324c <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e08f      	b.n	800336c <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8003252:	b2db      	uxtb	r3, r3
 8003254:	2b00      	cmp	r3, #0
 8003256:	d106      	bne.n	8003266 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f006 fbf7 	bl	8009a54 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2202      	movs	r2, #2
 800326a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	699a      	ldr	r2, [r3, #24]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800327c:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	6999      	ldr	r1, [r3, #24]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	685a      	ldr	r2, [r3, #4]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003292:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	430a      	orrs	r2, r1
 80032a0:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	695b      	ldr	r3, [r3, #20]
 80032a6:	041b      	lsls	r3, r3, #16
 80032a8:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6999      	ldr	r1, [r3, #24]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	68fa      	ldr	r2, [r7, #12]
 80032b4:	430a      	orrs	r2, r1
 80032b6:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	69db      	ldr	r3, [r3, #28]
 80032bc:	041b      	lsls	r3, r3, #16
 80032be:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a19      	ldr	r1, [r3, #32]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	430a      	orrs	r2, r1
 80032cc:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d2:	041b      	lsls	r3, r3, #16
 80032d4:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	68fa      	ldr	r2, [r7, #12]
 80032e0:	430a      	orrs	r2, r1
 80032e2:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e8:	041b      	lsls	r3, r3, #16
 80032ea:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68fa      	ldr	r2, [r7, #12]
 80032f6:	430a      	orrs	r2, r1
 80032f8:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003300:	021b      	lsls	r3, r3, #8
 8003302:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800330a:	041b      	lsls	r3, r3, #16
 800330c:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800331c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003324:	68ba      	ldr	r2, [r7, #8]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	4313      	orrs	r3, r2
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8003330:	431a      	orrs	r2, r3
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	430a      	orrs	r2, r1
 8003338:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f042 0206 	orr.w	r2, r2, #6
 8003348:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	699a      	ldr	r2, [r3, #24]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f042 0201 	orr.w	r2, r2, #1
 8003358:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2201      	movs	r2, #1
 8003366:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800336a:	2300      	movs	r3, #0
}
 800336c:	4618      	mov	r0, r3
 800336e:	3710      	adds	r7, #16
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003382:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800338a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f003 0304 	and.w	r3, r3, #4
 8003392:	2b00      	cmp	r3, #0
 8003394:	d023      	beq.n	80033de <HAL_LTDC_IRQHandler+0x6a>
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	f003 0304 	and.w	r3, r3, #4
 800339c:	2b00      	cmp	r3, #0
 800339e:	d01e      	beq.n	80033de <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f022 0204 	bic.w	r2, r2, #4
 80033ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2204      	movs	r2, #4
 80033b6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80033be:	f043 0201 	orr.w	r2, r3, #1
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2204      	movs	r2, #4
 80033cc:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f000 f86f 	bl	80034bc <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	f003 0302 	and.w	r3, r3, #2
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d023      	beq.n	8003430 <HAL_LTDC_IRQHandler+0xbc>
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	f003 0302 	and.w	r3, r3, #2
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d01e      	beq.n	8003430 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 0202 	bic.w	r2, r2, #2
 8003400:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2202      	movs	r2, #2
 8003408:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003410:	f043 0202 	orr.w	r2, r3, #2
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2204      	movs	r2, #4
 800341e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f000 f846 	bl	80034bc <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b00      	cmp	r3, #0
 8003438:	d01b      	beq.n	8003472 <HAL_LTDC_IRQHandler+0xfe>
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	f003 0301 	and.w	r3, r3, #1
 8003440:	2b00      	cmp	r3, #0
 8003442:	d016      	beq.n	8003472 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f022 0201 	bic.w	r2, r2, #1
 8003452:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2201      	movs	r2, #1
 800345a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2201      	movs	r2, #1
 8003460:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800346c:	6878      	ldr	r0, [r7, #4]
 800346e:	f000 f82f 	bl	80034d0 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f003 0308 	and.w	r3, r3, #8
 8003478:	2b00      	cmp	r3, #0
 800347a:	d01b      	beq.n	80034b4 <HAL_LTDC_IRQHandler+0x140>
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	f003 0308 	and.w	r3, r3, #8
 8003482:	2b00      	cmp	r3, #0
 8003484:	d016      	beq.n	80034b4 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 0208 	bic.w	r2, r2, #8
 8003494:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	2208      	movs	r2, #8
 800349c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f000 f818 	bl	80034e4 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 80034b4:	bf00      	nop
 80034b6:	3710      	adds	r7, #16
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}

080034bc <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 80034c4:	bf00      	nop
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 80034d8:	bf00      	nop
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr

080034e4 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80034f8:	b5b0      	push	{r4, r5, r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	60f8      	str	r0, [r7, #12]
 8003500:	60b9      	str	r1, [r7, #8]
 8003502:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800350a:	2b01      	cmp	r3, #1
 800350c:	d101      	bne.n	8003512 <HAL_LTDC_ConfigLayer+0x1a>
 800350e:	2302      	movs	r3, #2
 8003510:	e02c      	b.n	800356c <HAL_LTDC_ConfigLayer+0x74>
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2201      	movs	r2, #1
 8003516:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2202      	movs	r2, #2
 800351e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8003522:	68fa      	ldr	r2, [r7, #12]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2134      	movs	r1, #52	@ 0x34
 8003528:	fb01 f303 	mul.w	r3, r1, r3
 800352c:	4413      	add	r3, r2
 800352e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	4614      	mov	r4, r2
 8003536:	461d      	mov	r5, r3
 8003538:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800353a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800353c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800353e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003540:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003542:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003544:	682b      	ldr	r3, [r5, #0]
 8003546:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8003548:	687a      	ldr	r2, [r7, #4]
 800354a:	68b9      	ldr	r1, [r7, #8]
 800354c:	68f8      	ldr	r0, [r7, #12]
 800354e:	f000 f811 	bl	8003574 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2201      	movs	r2, #1
 8003558:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2201      	movs	r2, #1
 800355e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2200      	movs	r2, #0
 8003566:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800356a:	2300      	movs	r3, #0
}
 800356c:	4618      	mov	r0, r3
 800356e:	3710      	adds	r7, #16
 8003570:	46bd      	mov	sp, r7
 8003572:	bdb0      	pop	{r4, r5, r7, pc}

08003574 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003574:	b480      	push	{r7}
 8003576:	b089      	sub	sp, #36	@ 0x24
 8003578:	af00      	add	r7, sp, #0
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	60b9      	str	r1, [r7, #8]
 800357e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	685a      	ldr	r2, [r3, #4]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	0c1b      	lsrs	r3, r3, #16
 800358c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003590:	4413      	add	r3, r2
 8003592:	041b      	lsls	r3, r3, #16
 8003594:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	461a      	mov	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	01db      	lsls	r3, r3, #7
 80035a0:	4413      	add	r3, r2
 80035a2:	3384      	adds	r3, #132	@ 0x84
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	6812      	ldr	r2, [r2, #0]
 80035aa:	4611      	mov	r1, r2
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	01d2      	lsls	r2, r2, #7
 80035b0:	440a      	add	r2, r1
 80035b2:	3284      	adds	r2, #132	@ 0x84
 80035b4:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80035b8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	0c1b      	lsrs	r3, r3, #16
 80035c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80035ca:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80035cc:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4619      	mov	r1, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	01db      	lsls	r3, r3, #7
 80035d8:	440b      	add	r3, r1
 80035da:	3384      	adds	r3, #132	@ 0x84
 80035dc:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80035de:	69fb      	ldr	r3, [r7, #28]
 80035e0:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80035e2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	68da      	ldr	r2, [r3, #12]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80035f2:	4413      	add	r3, r2
 80035f4:	041b      	lsls	r3, r3, #16
 80035f6:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	461a      	mov	r2, r3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	01db      	lsls	r3, r3, #7
 8003602:	4413      	add	r3, r2
 8003604:	3384      	adds	r3, #132	@ 0x84
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	68fa      	ldr	r2, [r7, #12]
 800360a:	6812      	ldr	r2, [r2, #0]
 800360c:	4611      	mov	r1, r2
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	01d2      	lsls	r2, r2, #7
 8003612:	440a      	add	r2, r1
 8003614:	3284      	adds	r2, #132	@ 0x84
 8003616:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800361a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	689a      	ldr	r2, [r3, #8]
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	68db      	ldr	r3, [r3, #12]
 8003626:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800362a:	4413      	add	r3, r2
 800362c:	1c5a      	adds	r2, r3, #1
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4619      	mov	r1, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	01db      	lsls	r3, r3, #7
 8003638:	440b      	add	r3, r1
 800363a:	3384      	adds	r3, #132	@ 0x84
 800363c:	4619      	mov	r1, r3
 800363e:	69fb      	ldr	r3, [r7, #28]
 8003640:	4313      	orrs	r3, r2
 8003642:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	461a      	mov	r2, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	01db      	lsls	r3, r3, #7
 800364e:	4413      	add	r3, r2
 8003650:	3384      	adds	r3, #132	@ 0x84
 8003652:	691b      	ldr	r3, [r3, #16]
 8003654:	68fa      	ldr	r2, [r7, #12]
 8003656:	6812      	ldr	r2, [r2, #0]
 8003658:	4611      	mov	r1, r2
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	01d2      	lsls	r2, r2, #7
 800365e:	440a      	add	r2, r1
 8003660:	3284      	adds	r2, #132	@ 0x84
 8003662:	f023 0307 	bic.w	r3, r3, #7
 8003666:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	461a      	mov	r2, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	01db      	lsls	r3, r3, #7
 8003672:	4413      	add	r3, r2
 8003674:	3384      	adds	r3, #132	@ 0x84
 8003676:	461a      	mov	r2, r3
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	691b      	ldr	r3, [r3, #16]
 800367c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8003684:	021b      	lsls	r3, r3, #8
 8003686:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800368e:	041b      	lsls	r3, r3, #16
 8003690:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	699b      	ldr	r3, [r3, #24]
 8003696:	061b      	lsls	r3, r3, #24
 8003698:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80036a0:	461a      	mov	r2, r3
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	431a      	orrs	r2, r3
 80036a6:	69bb      	ldr	r3, [r7, #24]
 80036a8:	431a      	orrs	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4619      	mov	r1, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	01db      	lsls	r3, r3, #7
 80036b4:	440b      	add	r3, r1
 80036b6:	3384      	adds	r3, #132	@ 0x84
 80036b8:	4619      	mov	r1, r3
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	4313      	orrs	r3, r2
 80036be:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	461a      	mov	r2, r3
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	01db      	lsls	r3, r3, #7
 80036ca:	4413      	add	r3, r2
 80036cc:	3384      	adds	r3, #132	@ 0x84
 80036ce:	695b      	ldr	r3, [r3, #20]
 80036d0:	68fa      	ldr	r2, [r7, #12]
 80036d2:	6812      	ldr	r2, [r2, #0]
 80036d4:	4611      	mov	r1, r2
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	01d2      	lsls	r2, r2, #7
 80036da:	440a      	add	r2, r1
 80036dc:	3284      	adds	r2, #132	@ 0x84
 80036de:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80036e2:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	461a      	mov	r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	01db      	lsls	r3, r3, #7
 80036ee:	4413      	add	r3, r2
 80036f0:	3384      	adds	r3, #132	@ 0x84
 80036f2:	461a      	mov	r2, r3
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	695b      	ldr	r3, [r3, #20]
 80036f8:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	461a      	mov	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	01db      	lsls	r3, r3, #7
 8003704:	4413      	add	r3, r2
 8003706:	3384      	adds	r3, #132	@ 0x84
 8003708:	69db      	ldr	r3, [r3, #28]
 800370a:	68fa      	ldr	r2, [r7, #12]
 800370c:	6812      	ldr	r2, [r2, #0]
 800370e:	4611      	mov	r1, r2
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	01d2      	lsls	r2, r2, #7
 8003714:	440a      	add	r2, r1
 8003716:	3284      	adds	r2, #132	@ 0x84
 8003718:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800371c:	f023 0307 	bic.w	r3, r3, #7
 8003720:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	69da      	ldr	r2, [r3, #28]
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	6a1b      	ldr	r3, [r3, #32]
 800372a:	68f9      	ldr	r1, [r7, #12]
 800372c:	6809      	ldr	r1, [r1, #0]
 800372e:	4608      	mov	r0, r1
 8003730:	6879      	ldr	r1, [r7, #4]
 8003732:	01c9      	lsls	r1, r1, #7
 8003734:	4401      	add	r1, r0
 8003736:	3184      	adds	r1, #132	@ 0x84
 8003738:	4313      	orrs	r3, r2
 800373a:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	461a      	mov	r2, r3
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	01db      	lsls	r3, r3, #7
 8003746:	4413      	add	r3, r2
 8003748:	3384      	adds	r3, #132	@ 0x84
 800374a:	461a      	mov	r2, r3
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003750:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	691b      	ldr	r3, [r3, #16]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d102      	bne.n	8003760 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 800375a:	2304      	movs	r3, #4
 800375c:	61fb      	str	r3, [r7, #28]
 800375e:	e01b      	b.n	8003798 <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	691b      	ldr	r3, [r3, #16]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d102      	bne.n	800376e <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 8003768:	2303      	movs	r3, #3
 800376a:	61fb      	str	r3, [r7, #28]
 800376c:	e014      	b.n	8003798 <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	691b      	ldr	r3, [r3, #16]
 8003772:	2b04      	cmp	r3, #4
 8003774:	d00b      	beq.n	800378e <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800377a:	2b02      	cmp	r3, #2
 800377c:	d007      	beq.n	800378e <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003782:	2b03      	cmp	r3, #3
 8003784:	d003      	beq.n	800378e <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800378a:	2b07      	cmp	r3, #7
 800378c:	d102      	bne.n	8003794 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 800378e:	2302      	movs	r3, #2
 8003790:	61fb      	str	r3, [r7, #28]
 8003792:	e001      	b.n	8003798 <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 8003794:	2301      	movs	r3, #1
 8003796:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	461a      	mov	r2, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	01db      	lsls	r3, r3, #7
 80037a2:	4413      	add	r3, r2
 80037a4:	3384      	adds	r3, #132	@ 0x84
 80037a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a8:	68fa      	ldr	r2, [r7, #12]
 80037aa:	6812      	ldr	r2, [r2, #0]
 80037ac:	4611      	mov	r1, r2
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	01d2      	lsls	r2, r2, #7
 80037b2:	440a      	add	r2, r1
 80037b4:	3284      	adds	r2, #132	@ 0x84
 80037b6:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80037ba:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c0:	69fa      	ldr	r2, [r7, #28]
 80037c2:	fb02 f303 	mul.w	r3, r2, r3
 80037c6:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	6859      	ldr	r1, [r3, #4]
 80037cc:	68bb      	ldr	r3, [r7, #8]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	1acb      	subs	r3, r1, r3
 80037d2:	69f9      	ldr	r1, [r7, #28]
 80037d4:	fb01 f303 	mul.w	r3, r1, r3
 80037d8:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80037da:	68f9      	ldr	r1, [r7, #12]
 80037dc:	6809      	ldr	r1, [r1, #0]
 80037de:	4608      	mov	r0, r1
 80037e0:	6879      	ldr	r1, [r7, #4]
 80037e2:	01c9      	lsls	r1, r1, #7
 80037e4:	4401      	add	r1, r0
 80037e6:	3184      	adds	r1, #132	@ 0x84
 80037e8:	4313      	orrs	r3, r2
 80037ea:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	461a      	mov	r2, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	01db      	lsls	r3, r3, #7
 80037f6:	4413      	add	r3, r2
 80037f8:	3384      	adds	r3, #132	@ 0x84
 80037fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	6812      	ldr	r2, [r2, #0]
 8003800:	4611      	mov	r1, r2
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	01d2      	lsls	r2, r2, #7
 8003806:	440a      	add	r2, r1
 8003808:	3284      	adds	r2, #132	@ 0x84
 800380a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800380e:	f023 0307 	bic.w	r3, r3, #7
 8003812:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	461a      	mov	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	01db      	lsls	r3, r3, #7
 800381e:	4413      	add	r3, r2
 8003820:	3384      	adds	r3, #132	@ 0x84
 8003822:	461a      	mov	r2, r3
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003828:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	461a      	mov	r2, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	01db      	lsls	r3, r3, #7
 8003834:	4413      	add	r3, r2
 8003836:	3384      	adds	r3, #132	@ 0x84
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	6812      	ldr	r2, [r2, #0]
 800383e:	4611      	mov	r1, r2
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	01d2      	lsls	r2, r2, #7
 8003844:	440a      	add	r2, r1
 8003846:	3284      	adds	r2, #132	@ 0x84
 8003848:	f043 0301 	orr.w	r3, r3, #1
 800384c:	6013      	str	r3, [r2, #0]
}
 800384e:	bf00      	nop
 8003850:	3724      	adds	r7, #36	@ 0x24
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
	...

0800385c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b086      	sub	sp, #24
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d101      	bne.n	800386e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e267      	b.n	8003d3e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 0301 	and.w	r3, r3, #1
 8003876:	2b00      	cmp	r3, #0
 8003878:	d075      	beq.n	8003966 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800387a:	4b88      	ldr	r3, [pc, #544]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	f003 030c 	and.w	r3, r3, #12
 8003882:	2b04      	cmp	r3, #4
 8003884:	d00c      	beq.n	80038a0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003886:	4b85      	ldr	r3, [pc, #532]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800388e:	2b08      	cmp	r3, #8
 8003890:	d112      	bne.n	80038b8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003892:	4b82      	ldr	r3, [pc, #520]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800389a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800389e:	d10b      	bne.n	80038b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038a0:	4b7e      	ldr	r3, [pc, #504]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d05b      	beq.n	8003964 <HAL_RCC_OscConfig+0x108>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d157      	bne.n	8003964 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e242      	b.n	8003d3e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038c0:	d106      	bne.n	80038d0 <HAL_RCC_OscConfig+0x74>
 80038c2:	4b76      	ldr	r3, [pc, #472]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a75      	ldr	r2, [pc, #468]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 80038c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038cc:	6013      	str	r3, [r2, #0]
 80038ce:	e01d      	b.n	800390c <HAL_RCC_OscConfig+0xb0>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038d8:	d10c      	bne.n	80038f4 <HAL_RCC_OscConfig+0x98>
 80038da:	4b70      	ldr	r3, [pc, #448]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a6f      	ldr	r2, [pc, #444]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 80038e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038e4:	6013      	str	r3, [r2, #0]
 80038e6:	4b6d      	ldr	r3, [pc, #436]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a6c      	ldr	r2, [pc, #432]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 80038ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038f0:	6013      	str	r3, [r2, #0]
 80038f2:	e00b      	b.n	800390c <HAL_RCC_OscConfig+0xb0>
 80038f4:	4b69      	ldr	r3, [pc, #420]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a68      	ldr	r2, [pc, #416]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 80038fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038fe:	6013      	str	r3, [r2, #0]
 8003900:	4b66      	ldr	r3, [pc, #408]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a65      	ldr	r2, [pc, #404]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 8003906:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800390a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d013      	beq.n	800393c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003914:	f7fd f84c 	bl	80009b0 <HAL_GetTick>
 8003918:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800391a:	e008      	b.n	800392e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800391c:	f7fd f848 	bl	80009b0 <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b64      	cmp	r3, #100	@ 0x64
 8003928:	d901      	bls.n	800392e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e207      	b.n	8003d3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800392e:	4b5b      	ldr	r3, [pc, #364]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d0f0      	beq.n	800391c <HAL_RCC_OscConfig+0xc0>
 800393a:	e014      	b.n	8003966 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800393c:	f7fd f838 	bl	80009b0 <HAL_GetTick>
 8003940:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003942:	e008      	b.n	8003956 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003944:	f7fd f834 	bl	80009b0 <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	2b64      	cmp	r3, #100	@ 0x64
 8003950:	d901      	bls.n	8003956 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e1f3      	b.n	8003d3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003956:	4b51      	ldr	r3, [pc, #324]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d1f0      	bne.n	8003944 <HAL_RCC_OscConfig+0xe8>
 8003962:	e000      	b.n	8003966 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003964:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d063      	beq.n	8003a3a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003972:	4b4a      	ldr	r3, [pc, #296]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	f003 030c 	and.w	r3, r3, #12
 800397a:	2b00      	cmp	r3, #0
 800397c:	d00b      	beq.n	8003996 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800397e:	4b47      	ldr	r3, [pc, #284]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003986:	2b08      	cmp	r3, #8
 8003988:	d11c      	bne.n	80039c4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800398a:	4b44      	ldr	r3, [pc, #272]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d116      	bne.n	80039c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003996:	4b41      	ldr	r3, [pc, #260]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0302 	and.w	r3, r3, #2
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d005      	beq.n	80039ae <HAL_RCC_OscConfig+0x152>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d001      	beq.n	80039ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e1c7      	b.n	8003d3e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ae:	4b3b      	ldr	r3, [pc, #236]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	691b      	ldr	r3, [r3, #16]
 80039ba:	00db      	lsls	r3, r3, #3
 80039bc:	4937      	ldr	r1, [pc, #220]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 80039be:	4313      	orrs	r3, r2
 80039c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039c2:	e03a      	b.n	8003a3a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d020      	beq.n	8003a0e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039cc:	4b34      	ldr	r3, [pc, #208]	@ (8003aa0 <HAL_RCC_OscConfig+0x244>)
 80039ce:	2201      	movs	r2, #1
 80039d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039d2:	f7fc ffed 	bl	80009b0 <HAL_GetTick>
 80039d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039d8:	e008      	b.n	80039ec <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039da:	f7fc ffe9 	bl	80009b0 <HAL_GetTick>
 80039de:	4602      	mov	r2, r0
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	1ad3      	subs	r3, r2, r3
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d901      	bls.n	80039ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80039e8:	2303      	movs	r3, #3
 80039ea:	e1a8      	b.n	8003d3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039ec:	4b2b      	ldr	r3, [pc, #172]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0302 	and.w	r3, r3, #2
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d0f0      	beq.n	80039da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039f8:	4b28      	ldr	r3, [pc, #160]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	00db      	lsls	r3, r3, #3
 8003a06:	4925      	ldr	r1, [pc, #148]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	600b      	str	r3, [r1, #0]
 8003a0c:	e015      	b.n	8003a3a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a0e:	4b24      	ldr	r3, [pc, #144]	@ (8003aa0 <HAL_RCC_OscConfig+0x244>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a14:	f7fc ffcc 	bl	80009b0 <HAL_GetTick>
 8003a18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a1a:	e008      	b.n	8003a2e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a1c:	f7fc ffc8 	bl	80009b0 <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d901      	bls.n	8003a2e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e187      	b.n	8003d3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a2e:	4b1b      	ldr	r3, [pc, #108]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0302 	and.w	r3, r3, #2
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d1f0      	bne.n	8003a1c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 0308 	and.w	r3, r3, #8
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d036      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d016      	beq.n	8003a7c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a4e:	4b15      	ldr	r3, [pc, #84]	@ (8003aa4 <HAL_RCC_OscConfig+0x248>)
 8003a50:	2201      	movs	r2, #1
 8003a52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a54:	f7fc ffac 	bl	80009b0 <HAL_GetTick>
 8003a58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a5a:	e008      	b.n	8003a6e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a5c:	f7fc ffa8 	bl	80009b0 <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d901      	bls.n	8003a6e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e167      	b.n	8003d3e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a6e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a9c <HAL_RCC_OscConfig+0x240>)
 8003a70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a72:	f003 0302 	and.w	r3, r3, #2
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d0f0      	beq.n	8003a5c <HAL_RCC_OscConfig+0x200>
 8003a7a:	e01b      	b.n	8003ab4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a7c:	4b09      	ldr	r3, [pc, #36]	@ (8003aa4 <HAL_RCC_OscConfig+0x248>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a82:	f7fc ff95 	bl	80009b0 <HAL_GetTick>
 8003a86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a88:	e00e      	b.n	8003aa8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a8a:	f7fc ff91 	bl	80009b0 <HAL_GetTick>
 8003a8e:	4602      	mov	r2, r0
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	1ad3      	subs	r3, r2, r3
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d907      	bls.n	8003aa8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a98:	2303      	movs	r3, #3
 8003a9a:	e150      	b.n	8003d3e <HAL_RCC_OscConfig+0x4e2>
 8003a9c:	40023800 	.word	0x40023800
 8003aa0:	42470000 	.word	0x42470000
 8003aa4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003aa8:	4b88      	ldr	r3, [pc, #544]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003aaa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003aac:	f003 0302 	and.w	r3, r3, #2
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1ea      	bne.n	8003a8a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0304 	and.w	r3, r3, #4
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	f000 8097 	beq.w	8003bf0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ac6:	4b81      	ldr	r3, [pc, #516]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d10f      	bne.n	8003af2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	60bb      	str	r3, [r7, #8]
 8003ad6:	4b7d      	ldr	r3, [pc, #500]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ada:	4a7c      	ldr	r2, [pc, #496]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003adc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ae0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ae2:	4b7a      	ldr	r3, [pc, #488]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aea:	60bb      	str	r3, [r7, #8]
 8003aec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003aee:	2301      	movs	r3, #1
 8003af0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003af2:	4b77      	ldr	r3, [pc, #476]	@ (8003cd0 <HAL_RCC_OscConfig+0x474>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d118      	bne.n	8003b30 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003afe:	4b74      	ldr	r3, [pc, #464]	@ (8003cd0 <HAL_RCC_OscConfig+0x474>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a73      	ldr	r2, [pc, #460]	@ (8003cd0 <HAL_RCC_OscConfig+0x474>)
 8003b04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b0a:	f7fc ff51 	bl	80009b0 <HAL_GetTick>
 8003b0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b10:	e008      	b.n	8003b24 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b12:	f7fc ff4d 	bl	80009b0 <HAL_GetTick>
 8003b16:	4602      	mov	r2, r0
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	2b02      	cmp	r3, #2
 8003b1e:	d901      	bls.n	8003b24 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b20:	2303      	movs	r3, #3
 8003b22:	e10c      	b.n	8003d3e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b24:	4b6a      	ldr	r3, [pc, #424]	@ (8003cd0 <HAL_RCC_OscConfig+0x474>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d0f0      	beq.n	8003b12 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d106      	bne.n	8003b46 <HAL_RCC_OscConfig+0x2ea>
 8003b38:	4b64      	ldr	r3, [pc, #400]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003b3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b3c:	4a63      	ldr	r2, [pc, #396]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003b3e:	f043 0301 	orr.w	r3, r3, #1
 8003b42:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b44:	e01c      	b.n	8003b80 <HAL_RCC_OscConfig+0x324>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	2b05      	cmp	r3, #5
 8003b4c:	d10c      	bne.n	8003b68 <HAL_RCC_OscConfig+0x30c>
 8003b4e:	4b5f      	ldr	r3, [pc, #380]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003b50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b52:	4a5e      	ldr	r2, [pc, #376]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003b54:	f043 0304 	orr.w	r3, r3, #4
 8003b58:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b5a:	4b5c      	ldr	r3, [pc, #368]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b5e:	4a5b      	ldr	r2, [pc, #364]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003b60:	f043 0301 	orr.w	r3, r3, #1
 8003b64:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b66:	e00b      	b.n	8003b80 <HAL_RCC_OscConfig+0x324>
 8003b68:	4b58      	ldr	r3, [pc, #352]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003b6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b6c:	4a57      	ldr	r2, [pc, #348]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003b6e:	f023 0301 	bic.w	r3, r3, #1
 8003b72:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b74:	4b55      	ldr	r3, [pc, #340]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003b76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b78:	4a54      	ldr	r2, [pc, #336]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003b7a:	f023 0304 	bic.w	r3, r3, #4
 8003b7e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d015      	beq.n	8003bb4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b88:	f7fc ff12 	bl	80009b0 <HAL_GetTick>
 8003b8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b8e:	e00a      	b.n	8003ba6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b90:	f7fc ff0e 	bl	80009b0 <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d901      	bls.n	8003ba6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e0cb      	b.n	8003d3e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ba6:	4b49      	ldr	r3, [pc, #292]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003ba8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003baa:	f003 0302 	and.w	r3, r3, #2
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d0ee      	beq.n	8003b90 <HAL_RCC_OscConfig+0x334>
 8003bb2:	e014      	b.n	8003bde <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bb4:	f7fc fefc 	bl	80009b0 <HAL_GetTick>
 8003bb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bba:	e00a      	b.n	8003bd2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bbc:	f7fc fef8 	bl	80009b0 <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d901      	bls.n	8003bd2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	e0b5      	b.n	8003d3e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bd2:	4b3e      	ldr	r3, [pc, #248]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003bd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bd6:	f003 0302 	and.w	r3, r3, #2
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d1ee      	bne.n	8003bbc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003bde:	7dfb      	ldrb	r3, [r7, #23]
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d105      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003be4:	4b39      	ldr	r3, [pc, #228]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be8:	4a38      	ldr	r2, [pc, #224]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003bea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	f000 80a1 	beq.w	8003d3c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003bfa:	4b34      	ldr	r3, [pc, #208]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	f003 030c 	and.w	r3, r3, #12
 8003c02:	2b08      	cmp	r3, #8
 8003c04:	d05c      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	699b      	ldr	r3, [r3, #24]
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d141      	bne.n	8003c92 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c0e:	4b31      	ldr	r3, [pc, #196]	@ (8003cd4 <HAL_RCC_OscConfig+0x478>)
 8003c10:	2200      	movs	r2, #0
 8003c12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c14:	f7fc fecc 	bl	80009b0 <HAL_GetTick>
 8003c18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c1a:	e008      	b.n	8003c2e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c1c:	f7fc fec8 	bl	80009b0 <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d901      	bls.n	8003c2e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e087      	b.n	8003d3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c2e:	4b27      	ldr	r3, [pc, #156]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d1f0      	bne.n	8003c1c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	69da      	ldr	r2, [r3, #28]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a1b      	ldr	r3, [r3, #32]
 8003c42:	431a      	orrs	r2, r3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c48:	019b      	lsls	r3, r3, #6
 8003c4a:	431a      	orrs	r2, r3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c50:	085b      	lsrs	r3, r3, #1
 8003c52:	3b01      	subs	r3, #1
 8003c54:	041b      	lsls	r3, r3, #16
 8003c56:	431a      	orrs	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c5c:	061b      	lsls	r3, r3, #24
 8003c5e:	491b      	ldr	r1, [pc, #108]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c64:	4b1b      	ldr	r3, [pc, #108]	@ (8003cd4 <HAL_RCC_OscConfig+0x478>)
 8003c66:	2201      	movs	r2, #1
 8003c68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c6a:	f7fc fea1 	bl	80009b0 <HAL_GetTick>
 8003c6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c70:	e008      	b.n	8003c84 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c72:	f7fc fe9d 	bl	80009b0 <HAL_GetTick>
 8003c76:	4602      	mov	r2, r0
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d901      	bls.n	8003c84 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	e05c      	b.n	8003d3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c84:	4b11      	ldr	r3, [pc, #68]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d0f0      	beq.n	8003c72 <HAL_RCC_OscConfig+0x416>
 8003c90:	e054      	b.n	8003d3c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c92:	4b10      	ldr	r3, [pc, #64]	@ (8003cd4 <HAL_RCC_OscConfig+0x478>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c98:	f7fc fe8a 	bl	80009b0 <HAL_GetTick>
 8003c9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c9e:	e008      	b.n	8003cb2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ca0:	f7fc fe86 	bl	80009b0 <HAL_GetTick>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	1ad3      	subs	r3, r2, r3
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d901      	bls.n	8003cb2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e045      	b.n	8003d3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cb2:	4b06      	ldr	r3, [pc, #24]	@ (8003ccc <HAL_RCC_OscConfig+0x470>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d1f0      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x444>
 8003cbe:	e03d      	b.n	8003d3c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	699b      	ldr	r3, [r3, #24]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d107      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e038      	b.n	8003d3e <HAL_RCC_OscConfig+0x4e2>
 8003ccc:	40023800 	.word	0x40023800
 8003cd0:	40007000 	.word	0x40007000
 8003cd4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003cd8:	4b1b      	ldr	r3, [pc, #108]	@ (8003d48 <HAL_RCC_OscConfig+0x4ec>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	699b      	ldr	r3, [r3, #24]
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d028      	beq.n	8003d38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d121      	bne.n	8003d38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d11a      	bne.n	8003d38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d02:	68fa      	ldr	r2, [r7, #12]
 8003d04:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d08:	4013      	ands	r3, r2
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d111      	bne.n	8003d38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d1e:	085b      	lsrs	r3, r3, #1
 8003d20:	3b01      	subs	r3, #1
 8003d22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d107      	bne.n	8003d38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d001      	beq.n	8003d3c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e000      	b.n	8003d3e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d3c:	2300      	movs	r3, #0
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3718      	adds	r7, #24
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}
 8003d46:	bf00      	nop
 8003d48:	40023800 	.word	0x40023800

08003d4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d101      	bne.n	8003d60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e0cc      	b.n	8003efa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d60:	4b68      	ldr	r3, [pc, #416]	@ (8003f04 <HAL_RCC_ClockConfig+0x1b8>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 030f 	and.w	r3, r3, #15
 8003d68:	683a      	ldr	r2, [r7, #0]
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d90c      	bls.n	8003d88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d6e:	4b65      	ldr	r3, [pc, #404]	@ (8003f04 <HAL_RCC_ClockConfig+0x1b8>)
 8003d70:	683a      	ldr	r2, [r7, #0]
 8003d72:	b2d2      	uxtb	r2, r2
 8003d74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d76:	4b63      	ldr	r3, [pc, #396]	@ (8003f04 <HAL_RCC_ClockConfig+0x1b8>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 030f 	and.w	r3, r3, #15
 8003d7e:	683a      	ldr	r2, [r7, #0]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d001      	beq.n	8003d88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	e0b8      	b.n	8003efa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0302 	and.w	r3, r3, #2
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d020      	beq.n	8003dd6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0304 	and.w	r3, r3, #4
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d005      	beq.n	8003dac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003da0:	4b59      	ldr	r3, [pc, #356]	@ (8003f08 <HAL_RCC_ClockConfig+0x1bc>)
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	4a58      	ldr	r2, [pc, #352]	@ (8003f08 <HAL_RCC_ClockConfig+0x1bc>)
 8003da6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003daa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 0308 	and.w	r3, r3, #8
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d005      	beq.n	8003dc4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003db8:	4b53      	ldr	r3, [pc, #332]	@ (8003f08 <HAL_RCC_ClockConfig+0x1bc>)
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	4a52      	ldr	r2, [pc, #328]	@ (8003f08 <HAL_RCC_ClockConfig+0x1bc>)
 8003dbe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003dc2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dc4:	4b50      	ldr	r3, [pc, #320]	@ (8003f08 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	494d      	ldr	r1, [pc, #308]	@ (8003f08 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0301 	and.w	r3, r3, #1
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d044      	beq.n	8003e6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d107      	bne.n	8003dfa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dea:	4b47      	ldr	r3, [pc, #284]	@ (8003f08 <HAL_RCC_ClockConfig+0x1bc>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d119      	bne.n	8003e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e07f      	b.n	8003efa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d003      	beq.n	8003e0a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e06:	2b03      	cmp	r3, #3
 8003e08:	d107      	bne.n	8003e1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e0a:	4b3f      	ldr	r3, [pc, #252]	@ (8003f08 <HAL_RCC_ClockConfig+0x1bc>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d109      	bne.n	8003e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e06f      	b.n	8003efa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e1a:	4b3b      	ldr	r3, [pc, #236]	@ (8003f08 <HAL_RCC_ClockConfig+0x1bc>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d101      	bne.n	8003e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e067      	b.n	8003efa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e2a:	4b37      	ldr	r3, [pc, #220]	@ (8003f08 <HAL_RCC_ClockConfig+0x1bc>)
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	f023 0203 	bic.w	r2, r3, #3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	4934      	ldr	r1, [pc, #208]	@ (8003f08 <HAL_RCC_ClockConfig+0x1bc>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e3c:	f7fc fdb8 	bl	80009b0 <HAL_GetTick>
 8003e40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e42:	e00a      	b.n	8003e5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e44:	f7fc fdb4 	bl	80009b0 <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e04f      	b.n	8003efa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e5a:	4b2b      	ldr	r3, [pc, #172]	@ (8003f08 <HAL_RCC_ClockConfig+0x1bc>)
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f003 020c 	and.w	r2, r3, #12
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d1eb      	bne.n	8003e44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e6c:	4b25      	ldr	r3, [pc, #148]	@ (8003f04 <HAL_RCC_ClockConfig+0x1b8>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 030f 	and.w	r3, r3, #15
 8003e74:	683a      	ldr	r2, [r7, #0]
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d20c      	bcs.n	8003e94 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e7a:	4b22      	ldr	r3, [pc, #136]	@ (8003f04 <HAL_RCC_ClockConfig+0x1b8>)
 8003e7c:	683a      	ldr	r2, [r7, #0]
 8003e7e:	b2d2      	uxtb	r2, r2
 8003e80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e82:	4b20      	ldr	r3, [pc, #128]	@ (8003f04 <HAL_RCC_ClockConfig+0x1b8>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 030f 	and.w	r3, r3, #15
 8003e8a:	683a      	ldr	r2, [r7, #0]
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d001      	beq.n	8003e94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e032      	b.n	8003efa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 0304 	and.w	r3, r3, #4
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d008      	beq.n	8003eb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ea0:	4b19      	ldr	r3, [pc, #100]	@ (8003f08 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	4916      	ldr	r1, [pc, #88]	@ (8003f08 <HAL_RCC_ClockConfig+0x1bc>)
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0308 	and.w	r3, r3, #8
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d009      	beq.n	8003ed2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ebe:	4b12      	ldr	r3, [pc, #72]	@ (8003f08 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	691b      	ldr	r3, [r3, #16]
 8003eca:	00db      	lsls	r3, r3, #3
 8003ecc:	490e      	ldr	r1, [pc, #56]	@ (8003f08 <HAL_RCC_ClockConfig+0x1bc>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ed2:	f000 f821 	bl	8003f18 <HAL_RCC_GetSysClockFreq>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8003f08 <HAL_RCC_ClockConfig+0x1bc>)
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	091b      	lsrs	r3, r3, #4
 8003ede:	f003 030f 	and.w	r3, r3, #15
 8003ee2:	490a      	ldr	r1, [pc, #40]	@ (8003f0c <HAL_RCC_ClockConfig+0x1c0>)
 8003ee4:	5ccb      	ldrb	r3, [r1, r3]
 8003ee6:	fa22 f303 	lsr.w	r3, r2, r3
 8003eea:	4a09      	ldr	r2, [pc, #36]	@ (8003f10 <HAL_RCC_ClockConfig+0x1c4>)
 8003eec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003eee:	4b09      	ldr	r3, [pc, #36]	@ (8003f14 <HAL_RCC_ClockConfig+0x1c8>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f007 fd6e 	bl	800b9d4 <HAL_InitTick>

  return HAL_OK;
 8003ef8:	2300      	movs	r3, #0
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3710      	adds	r7, #16
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	40023c00 	.word	0x40023c00
 8003f08:	40023800 	.word	0x40023800
 8003f0c:	0800da84 	.word	0x0800da84
 8003f10:	2000000c 	.word	0x2000000c
 8003f14:	20000000 	.word	0x20000000

08003f18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f1c:	b094      	sub	sp, #80	@ 0x50
 8003f1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f20:	2300      	movs	r3, #0
 8003f22:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003f24:	2300      	movs	r3, #0
 8003f26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f30:	4b79      	ldr	r3, [pc, #484]	@ (8004118 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f003 030c 	and.w	r3, r3, #12
 8003f38:	2b08      	cmp	r3, #8
 8003f3a:	d00d      	beq.n	8003f58 <HAL_RCC_GetSysClockFreq+0x40>
 8003f3c:	2b08      	cmp	r3, #8
 8003f3e:	f200 80e1 	bhi.w	8004104 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d002      	beq.n	8003f4c <HAL_RCC_GetSysClockFreq+0x34>
 8003f46:	2b04      	cmp	r3, #4
 8003f48:	d003      	beq.n	8003f52 <HAL_RCC_GetSysClockFreq+0x3a>
 8003f4a:	e0db      	b.n	8004104 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f4c:	4b73      	ldr	r3, [pc, #460]	@ (800411c <HAL_RCC_GetSysClockFreq+0x204>)
 8003f4e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f50:	e0db      	b.n	800410a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f52:	4b73      	ldr	r3, [pc, #460]	@ (8004120 <HAL_RCC_GetSysClockFreq+0x208>)
 8003f54:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f56:	e0d8      	b.n	800410a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f58:	4b6f      	ldr	r3, [pc, #444]	@ (8004118 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f60:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f62:	4b6d      	ldr	r3, [pc, #436]	@ (8004118 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d063      	beq.n	8004036 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f6e:	4b6a      	ldr	r3, [pc, #424]	@ (8004118 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	099b      	lsrs	r3, r3, #6
 8003f74:	2200      	movs	r2, #0
 8003f76:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f78:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f80:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f82:	2300      	movs	r3, #0
 8003f84:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f86:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003f8a:	4622      	mov	r2, r4
 8003f8c:	462b      	mov	r3, r5
 8003f8e:	f04f 0000 	mov.w	r0, #0
 8003f92:	f04f 0100 	mov.w	r1, #0
 8003f96:	0159      	lsls	r1, r3, #5
 8003f98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f9c:	0150      	lsls	r0, r2, #5
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	4621      	mov	r1, r4
 8003fa4:	1a51      	subs	r1, r2, r1
 8003fa6:	6139      	str	r1, [r7, #16]
 8003fa8:	4629      	mov	r1, r5
 8003faa:	eb63 0301 	sbc.w	r3, r3, r1
 8003fae:	617b      	str	r3, [r7, #20]
 8003fb0:	f04f 0200 	mov.w	r2, #0
 8003fb4:	f04f 0300 	mov.w	r3, #0
 8003fb8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003fbc:	4659      	mov	r1, fp
 8003fbe:	018b      	lsls	r3, r1, #6
 8003fc0:	4651      	mov	r1, sl
 8003fc2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003fc6:	4651      	mov	r1, sl
 8003fc8:	018a      	lsls	r2, r1, #6
 8003fca:	4651      	mov	r1, sl
 8003fcc:	ebb2 0801 	subs.w	r8, r2, r1
 8003fd0:	4659      	mov	r1, fp
 8003fd2:	eb63 0901 	sbc.w	r9, r3, r1
 8003fd6:	f04f 0200 	mov.w	r2, #0
 8003fda:	f04f 0300 	mov.w	r3, #0
 8003fde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003fe2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003fe6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003fea:	4690      	mov	r8, r2
 8003fec:	4699      	mov	r9, r3
 8003fee:	4623      	mov	r3, r4
 8003ff0:	eb18 0303 	adds.w	r3, r8, r3
 8003ff4:	60bb      	str	r3, [r7, #8]
 8003ff6:	462b      	mov	r3, r5
 8003ff8:	eb49 0303 	adc.w	r3, r9, r3
 8003ffc:	60fb      	str	r3, [r7, #12]
 8003ffe:	f04f 0200 	mov.w	r2, #0
 8004002:	f04f 0300 	mov.w	r3, #0
 8004006:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800400a:	4629      	mov	r1, r5
 800400c:	024b      	lsls	r3, r1, #9
 800400e:	4621      	mov	r1, r4
 8004010:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004014:	4621      	mov	r1, r4
 8004016:	024a      	lsls	r2, r1, #9
 8004018:	4610      	mov	r0, r2
 800401a:	4619      	mov	r1, r3
 800401c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800401e:	2200      	movs	r2, #0
 8004020:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004022:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004024:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004028:	f7fc faf6 	bl	8000618 <__aeabi_uldivmod>
 800402c:	4602      	mov	r2, r0
 800402e:	460b      	mov	r3, r1
 8004030:	4613      	mov	r3, r2
 8004032:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004034:	e058      	b.n	80040e8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004036:	4b38      	ldr	r3, [pc, #224]	@ (8004118 <HAL_RCC_GetSysClockFreq+0x200>)
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	099b      	lsrs	r3, r3, #6
 800403c:	2200      	movs	r2, #0
 800403e:	4618      	mov	r0, r3
 8004040:	4611      	mov	r1, r2
 8004042:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004046:	623b      	str	r3, [r7, #32]
 8004048:	2300      	movs	r3, #0
 800404a:	627b      	str	r3, [r7, #36]	@ 0x24
 800404c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004050:	4642      	mov	r2, r8
 8004052:	464b      	mov	r3, r9
 8004054:	f04f 0000 	mov.w	r0, #0
 8004058:	f04f 0100 	mov.w	r1, #0
 800405c:	0159      	lsls	r1, r3, #5
 800405e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004062:	0150      	lsls	r0, r2, #5
 8004064:	4602      	mov	r2, r0
 8004066:	460b      	mov	r3, r1
 8004068:	4641      	mov	r1, r8
 800406a:	ebb2 0a01 	subs.w	sl, r2, r1
 800406e:	4649      	mov	r1, r9
 8004070:	eb63 0b01 	sbc.w	fp, r3, r1
 8004074:	f04f 0200 	mov.w	r2, #0
 8004078:	f04f 0300 	mov.w	r3, #0
 800407c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004080:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004084:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004088:	ebb2 040a 	subs.w	r4, r2, sl
 800408c:	eb63 050b 	sbc.w	r5, r3, fp
 8004090:	f04f 0200 	mov.w	r2, #0
 8004094:	f04f 0300 	mov.w	r3, #0
 8004098:	00eb      	lsls	r3, r5, #3
 800409a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800409e:	00e2      	lsls	r2, r4, #3
 80040a0:	4614      	mov	r4, r2
 80040a2:	461d      	mov	r5, r3
 80040a4:	4643      	mov	r3, r8
 80040a6:	18e3      	adds	r3, r4, r3
 80040a8:	603b      	str	r3, [r7, #0]
 80040aa:	464b      	mov	r3, r9
 80040ac:	eb45 0303 	adc.w	r3, r5, r3
 80040b0:	607b      	str	r3, [r7, #4]
 80040b2:	f04f 0200 	mov.w	r2, #0
 80040b6:	f04f 0300 	mov.w	r3, #0
 80040ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040be:	4629      	mov	r1, r5
 80040c0:	028b      	lsls	r3, r1, #10
 80040c2:	4621      	mov	r1, r4
 80040c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80040c8:	4621      	mov	r1, r4
 80040ca:	028a      	lsls	r2, r1, #10
 80040cc:	4610      	mov	r0, r2
 80040ce:	4619      	mov	r1, r3
 80040d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040d2:	2200      	movs	r2, #0
 80040d4:	61bb      	str	r3, [r7, #24]
 80040d6:	61fa      	str	r2, [r7, #28]
 80040d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80040dc:	f7fc fa9c 	bl	8000618 <__aeabi_uldivmod>
 80040e0:	4602      	mov	r2, r0
 80040e2:	460b      	mov	r3, r1
 80040e4:	4613      	mov	r3, r2
 80040e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80040e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004118 <HAL_RCC_GetSysClockFreq+0x200>)
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	0c1b      	lsrs	r3, r3, #16
 80040ee:	f003 0303 	and.w	r3, r3, #3
 80040f2:	3301      	adds	r3, #1
 80040f4:	005b      	lsls	r3, r3, #1
 80040f6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80040f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80040fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004100:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004102:	e002      	b.n	800410a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004104:	4b05      	ldr	r3, [pc, #20]	@ (800411c <HAL_RCC_GetSysClockFreq+0x204>)
 8004106:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004108:	bf00      	nop
    }
  }
  return sysclockfreq;
 800410a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800410c:	4618      	mov	r0, r3
 800410e:	3750      	adds	r7, #80	@ 0x50
 8004110:	46bd      	mov	sp, r7
 8004112:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004116:	bf00      	nop
 8004118:	40023800 	.word	0x40023800
 800411c:	00f42400 	.word	0x00f42400
 8004120:	007a1200 	.word	0x007a1200

08004124 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004124:	b480      	push	{r7}
 8004126:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004128:	4b03      	ldr	r3, [pc, #12]	@ (8004138 <HAL_RCC_GetHCLKFreq+0x14>)
 800412a:	681b      	ldr	r3, [r3, #0]
}
 800412c:	4618      	mov	r0, r3
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr
 8004136:	bf00      	nop
 8004138:	2000000c 	.word	0x2000000c

0800413c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004140:	f7ff fff0 	bl	8004124 <HAL_RCC_GetHCLKFreq>
 8004144:	4602      	mov	r2, r0
 8004146:	4b05      	ldr	r3, [pc, #20]	@ (800415c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	0a9b      	lsrs	r3, r3, #10
 800414c:	f003 0307 	and.w	r3, r3, #7
 8004150:	4903      	ldr	r1, [pc, #12]	@ (8004160 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004152:	5ccb      	ldrb	r3, [r1, r3]
 8004154:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004158:	4618      	mov	r0, r3
 800415a:	bd80      	pop	{r7, pc}
 800415c:	40023800 	.word	0x40023800
 8004160:	0800da94 	.word	0x0800da94

08004164 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004168:	f7ff ffdc 	bl	8004124 <HAL_RCC_GetHCLKFreq>
 800416c:	4602      	mov	r2, r0
 800416e:	4b05      	ldr	r3, [pc, #20]	@ (8004184 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	0b5b      	lsrs	r3, r3, #13
 8004174:	f003 0307 	and.w	r3, r3, #7
 8004178:	4903      	ldr	r1, [pc, #12]	@ (8004188 <HAL_RCC_GetPCLK2Freq+0x24>)
 800417a:	5ccb      	ldrb	r3, [r1, r3]
 800417c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004180:	4618      	mov	r0, r3
 8004182:	bd80      	pop	{r7, pc}
 8004184:	40023800 	.word	0x40023800
 8004188:	0800da94 	.word	0x0800da94

0800418c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	220f      	movs	r2, #15
 800419a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800419c:	4b12      	ldr	r3, [pc, #72]	@ (80041e8 <HAL_RCC_GetClockConfig+0x5c>)
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	f003 0203 	and.w	r2, r3, #3
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80041a8:	4b0f      	ldr	r3, [pc, #60]	@ (80041e8 <HAL_RCC_GetClockConfig+0x5c>)
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80041b4:	4b0c      	ldr	r3, [pc, #48]	@ (80041e8 <HAL_RCC_GetClockConfig+0x5c>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80041c0:	4b09      	ldr	r3, [pc, #36]	@ (80041e8 <HAL_RCC_GetClockConfig+0x5c>)
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	08db      	lsrs	r3, r3, #3
 80041c6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80041ce:	4b07      	ldr	r3, [pc, #28]	@ (80041ec <HAL_RCC_GetClockConfig+0x60>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 020f 	and.w	r2, r3, #15
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	601a      	str	r2, [r3, #0]
}
 80041da:	bf00      	nop
 80041dc:	370c      	adds	r7, #12
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr
 80041e6:	bf00      	nop
 80041e8:	40023800 	.word	0x40023800
 80041ec:	40023c00 	.word	0x40023c00

080041f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b086      	sub	sp, #24
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041f8:	2300      	movs	r3, #0
 80041fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80041fc:	2300      	movs	r3, #0
 80041fe:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0301 	and.w	r3, r3, #1
 8004208:	2b00      	cmp	r3, #0
 800420a:	d10b      	bne.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004214:	2b00      	cmp	r3, #0
 8004216:	d105      	bne.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004220:	2b00      	cmp	r3, #0
 8004222:	d075      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004224:	4b91      	ldr	r3, [pc, #580]	@ (800446c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004226:	2200      	movs	r2, #0
 8004228:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800422a:	f7fc fbc1 	bl	80009b0 <HAL_GetTick>
 800422e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004230:	e008      	b.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004232:	f7fc fbbd 	bl	80009b0 <HAL_GetTick>
 8004236:	4602      	mov	r2, r0
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	1ad3      	subs	r3, r2, r3
 800423c:	2b02      	cmp	r3, #2
 800423e:	d901      	bls.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004240:	2303      	movs	r3, #3
 8004242:	e189      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004244:	4b8a      	ldr	r3, [pc, #552]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1f0      	bne.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 0301 	and.w	r3, r3, #1
 8004258:	2b00      	cmp	r3, #0
 800425a:	d009      	beq.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	019a      	lsls	r2, r3, #6
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	071b      	lsls	r3, r3, #28
 8004268:	4981      	ldr	r1, [pc, #516]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800426a:	4313      	orrs	r3, r2
 800426c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0302 	and.w	r3, r3, #2
 8004278:	2b00      	cmp	r3, #0
 800427a:	d01f      	beq.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800427c:	4b7c      	ldr	r3, [pc, #496]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800427e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004282:	0f1b      	lsrs	r3, r3, #28
 8004284:	f003 0307 	and.w	r3, r3, #7
 8004288:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	019a      	lsls	r2, r3, #6
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	061b      	lsls	r3, r3, #24
 8004296:	431a      	orrs	r2, r3
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	071b      	lsls	r3, r3, #28
 800429c:	4974      	ldr	r1, [pc, #464]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80042a4:	4b72      	ldr	r3, [pc, #456]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80042a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042aa:	f023 021f 	bic.w	r2, r3, #31
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	69db      	ldr	r3, [r3, #28]
 80042b2:	3b01      	subs	r3, #1
 80042b4:	496e      	ldr	r1, [pc, #440]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80042b6:	4313      	orrs	r3, r2
 80042b8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d00d      	beq.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	019a      	lsls	r2, r3, #6
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	061b      	lsls	r3, r3, #24
 80042d4:	431a      	orrs	r2, r3
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	071b      	lsls	r3, r3, #28
 80042dc:	4964      	ldr	r1, [pc, #400]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80042de:	4313      	orrs	r3, r2
 80042e0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80042e4:	4b61      	ldr	r3, [pc, #388]	@ (800446c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80042e6:	2201      	movs	r2, #1
 80042e8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80042ea:	f7fc fb61 	bl	80009b0 <HAL_GetTick>
 80042ee:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042f0:	e008      	b.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80042f2:	f7fc fb5d 	bl	80009b0 <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d901      	bls.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e129      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004304:	4b5a      	ldr	r3, [pc, #360]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d0f0      	beq.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 0304 	and.w	r3, r3, #4
 8004318:	2b00      	cmp	r3, #0
 800431a:	d105      	bne.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004324:	2b00      	cmp	r3, #0
 8004326:	d079      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004328:	4b52      	ldr	r3, [pc, #328]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800432a:	2200      	movs	r2, #0
 800432c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800432e:	f7fc fb3f 	bl	80009b0 <HAL_GetTick>
 8004332:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004334:	e008      	b.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004336:	f7fc fb3b 	bl	80009b0 <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	2b02      	cmp	r3, #2
 8004342:	d901      	bls.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	e107      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004348:	4b49      	ldr	r3, [pc, #292]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004350:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004354:	d0ef      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0304 	and.w	r3, r3, #4
 800435e:	2b00      	cmp	r3, #0
 8004360:	d020      	beq.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004362:	4b43      	ldr	r3, [pc, #268]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004368:	0f1b      	lsrs	r3, r3, #28
 800436a:	f003 0307 	and.w	r3, r3, #7
 800436e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	691b      	ldr	r3, [r3, #16]
 8004374:	019a      	lsls	r2, r3, #6
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	695b      	ldr	r3, [r3, #20]
 800437a:	061b      	lsls	r3, r3, #24
 800437c:	431a      	orrs	r2, r3
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	071b      	lsls	r3, r3, #28
 8004382:	493b      	ldr	r1, [pc, #236]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004384:	4313      	orrs	r3, r2
 8004386:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800438a:	4b39      	ldr	r3, [pc, #228]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800438c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004390:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6a1b      	ldr	r3, [r3, #32]
 8004398:	3b01      	subs	r3, #1
 800439a:	021b      	lsls	r3, r3, #8
 800439c:	4934      	ldr	r1, [pc, #208]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800439e:	4313      	orrs	r3, r2
 80043a0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0308 	and.w	r3, r3, #8
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d01e      	beq.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80043b0:	4b2f      	ldr	r3, [pc, #188]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043b6:	0e1b      	lsrs	r3, r3, #24
 80043b8:	f003 030f 	and.w	r3, r3, #15
 80043bc:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	691b      	ldr	r3, [r3, #16]
 80043c2:	019a      	lsls	r2, r3, #6
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	061b      	lsls	r3, r3, #24
 80043c8:	431a      	orrs	r2, r3
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	699b      	ldr	r3, [r3, #24]
 80043ce:	071b      	lsls	r3, r3, #28
 80043d0:	4927      	ldr	r1, [pc, #156]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043d2:	4313      	orrs	r3, r2
 80043d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80043d8:	4b25      	ldr	r3, [pc, #148]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043de:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e6:	4922      	ldr	r1, [pc, #136]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80043ee:	4b21      	ldr	r3, [pc, #132]	@ (8004474 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80043f0:	2201      	movs	r2, #1
 80043f2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80043f4:	f7fc fadc 	bl	80009b0 <HAL_GetTick>
 80043f8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80043fa:	e008      	b.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80043fc:	f7fc fad8 	bl	80009b0 <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	2b02      	cmp	r3, #2
 8004408:	d901      	bls.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e0a4      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800440e:	4b18      	ldr	r3, [pc, #96]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004416:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800441a:	d1ef      	bne.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0320 	and.w	r3, r3, #32
 8004424:	2b00      	cmp	r3, #0
 8004426:	f000 808b 	beq.w	8004540 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800442a:	2300      	movs	r3, #0
 800442c:	60fb      	str	r3, [r7, #12]
 800442e:	4b10      	ldr	r3, [pc, #64]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004432:	4a0f      	ldr	r2, [pc, #60]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004434:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004438:	6413      	str	r3, [r2, #64]	@ 0x40
 800443a:	4b0d      	ldr	r3, [pc, #52]	@ (8004470 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800443c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800443e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004442:	60fb      	str	r3, [r7, #12]
 8004444:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004446:	4b0c      	ldr	r3, [pc, #48]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a0b      	ldr	r2, [pc, #44]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800444c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004450:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004452:	f7fc faad 	bl	80009b0 <HAL_GetTick>
 8004456:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004458:	e010      	b.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800445a:	f7fc faa9 	bl	80009b0 <HAL_GetTick>
 800445e:	4602      	mov	r2, r0
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	1ad3      	subs	r3, r2, r3
 8004464:	2b02      	cmp	r3, #2
 8004466:	d909      	bls.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004468:	2303      	movs	r3, #3
 800446a:	e075      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800446c:	42470068 	.word	0x42470068
 8004470:	40023800 	.word	0x40023800
 8004474:	42470070 	.word	0x42470070
 8004478:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800447c:	4b38      	ldr	r3, [pc, #224]	@ (8004560 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004484:	2b00      	cmp	r3, #0
 8004486:	d0e8      	beq.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004488:	4b36      	ldr	r3, [pc, #216]	@ (8004564 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800448a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800448c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004490:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d02f      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800449c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044a0:	693a      	ldr	r2, [r7, #16]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d028      	beq.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80044a6:	4b2f      	ldr	r3, [pc, #188]	@ (8004564 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044ae:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80044b0:	4b2d      	ldr	r3, [pc, #180]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80044b2:	2201      	movs	r2, #1
 80044b4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80044b6:	4b2c      	ldr	r3, [pc, #176]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80044b8:	2200      	movs	r2, #0
 80044ba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80044bc:	4a29      	ldr	r2, [pc, #164]	@ (8004564 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80044c2:	4b28      	ldr	r3, [pc, #160]	@ (8004564 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044c6:	f003 0301 	and.w	r3, r3, #1
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d114      	bne.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80044ce:	f7fc fa6f 	bl	80009b0 <HAL_GetTick>
 80044d2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044d4:	e00a      	b.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044d6:	f7fc fa6b 	bl	80009b0 <HAL_GetTick>
 80044da:	4602      	mov	r2, r0
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d901      	bls.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e035      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044ec:	4b1d      	ldr	r3, [pc, #116]	@ (8004564 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044f0:	f003 0302 	and.w	r3, r3, #2
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d0ee      	beq.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004500:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004504:	d10d      	bne.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004506:	4b17      	ldr	r3, [pc, #92]	@ (8004564 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004512:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004516:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800451a:	4912      	ldr	r1, [pc, #72]	@ (8004564 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800451c:	4313      	orrs	r3, r2
 800451e:	608b      	str	r3, [r1, #8]
 8004520:	e005      	b.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8004522:	4b10      	ldr	r3, [pc, #64]	@ (8004564 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	4a0f      	ldr	r2, [pc, #60]	@ (8004564 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004528:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800452c:	6093      	str	r3, [r2, #8]
 800452e:	4b0d      	ldr	r3, [pc, #52]	@ (8004564 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004530:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004536:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800453a:	490a      	ldr	r1, [pc, #40]	@ (8004564 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800453c:	4313      	orrs	r3, r2
 800453e:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0310 	and.w	r3, r3, #16
 8004548:	2b00      	cmp	r3, #0
 800454a:	d004      	beq.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8004552:	4b06      	ldr	r3, [pc, #24]	@ (800456c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004554:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004556:	2300      	movs	r3, #0
}
 8004558:	4618      	mov	r0, r3
 800455a:	3718      	adds	r7, #24
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}
 8004560:	40007000 	.word	0x40007000
 8004564:	40023800 	.word	0x40023800
 8004568:	42470e40 	.word	0x42470e40
 800456c:	424711e0 	.word	0x424711e0

08004570 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b082      	sub	sp, #8
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d101      	bne.n	8004584 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e025      	b.n	80045d0 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800458a:	b2db      	uxtb	r3, r3
 800458c:	2b00      	cmp	r3, #0
 800458e:	d106      	bne.n	800459e <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8004598:	6878      	ldr	r0, [r7, #4]
 800459a:	f003 fd7b 	bl	8008094 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2202      	movs	r2, #2
 80045a2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	3304      	adds	r3, #4
 80045ae:	4619      	mov	r1, r3
 80045b0:	4610      	mov	r0, r2
 80045b2:	f001 fe5f 	bl	8006274 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6818      	ldr	r0, [r3, #0]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	461a      	mov	r2, r3
 80045c0:	6839      	ldr	r1, [r7, #0]
 80045c2:	f001 feb4 	bl	800632e <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2201      	movs	r2, #1
 80045ca:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3708      	adds	r7, #8
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d101      	bne.n	80045ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e07b      	b.n	80046e2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d108      	bne.n	8004604 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045fa:	d009      	beq.n	8004610 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	61da      	str	r2, [r3, #28]
 8004602:	e005      	b.n	8004610 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800461c:	b2db      	uxtb	r3, r3
 800461e:	2b00      	cmp	r3, #0
 8004620:	d106      	bne.n	8004630 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f007 f95e 	bl	800b8ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2202      	movs	r2, #2
 8004634:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004646:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004658:	431a      	orrs	r2, r3
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004662:	431a      	orrs	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	691b      	ldr	r3, [r3, #16]
 8004668:	f003 0302 	and.w	r3, r3, #2
 800466c:	431a      	orrs	r2, r3
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	f003 0301 	and.w	r3, r3, #1
 8004676:	431a      	orrs	r2, r3
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	699b      	ldr	r3, [r3, #24]
 800467c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004680:	431a      	orrs	r2, r3
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	69db      	ldr	r3, [r3, #28]
 8004686:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800468a:	431a      	orrs	r2, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a1b      	ldr	r3, [r3, #32]
 8004690:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004694:	ea42 0103 	orr.w	r1, r2, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800469c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	430a      	orrs	r2, r1
 80046a6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	699b      	ldr	r3, [r3, #24]
 80046ac:	0c1b      	lsrs	r3, r3, #16
 80046ae:	f003 0104 	and.w	r1, r3, #4
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b6:	f003 0210 	and.w	r2, r3, #16
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	69da      	ldr	r2, [r3, #28]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}

080046ea <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046ea:	b580      	push	{r7, lr}
 80046ec:	b088      	sub	sp, #32
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	60f8      	str	r0, [r7, #12]
 80046f2:	60b9      	str	r1, [r7, #8]
 80046f4:	603b      	str	r3, [r7, #0]
 80046f6:	4613      	mov	r3, r2
 80046f8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046fa:	f7fc f959 	bl	80009b0 <HAL_GetTick>
 80046fe:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004700:	88fb      	ldrh	r3, [r7, #6]
 8004702:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800470a:	b2db      	uxtb	r3, r3
 800470c:	2b01      	cmp	r3, #1
 800470e:	d001      	beq.n	8004714 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004710:	2302      	movs	r3, #2
 8004712:	e12a      	b.n	800496a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d002      	beq.n	8004720 <HAL_SPI_Transmit+0x36>
 800471a:	88fb      	ldrh	r3, [r7, #6]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d101      	bne.n	8004724 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e122      	b.n	800496a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800472a:	2b01      	cmp	r3, #1
 800472c:	d101      	bne.n	8004732 <HAL_SPI_Transmit+0x48>
 800472e:	2302      	movs	r3, #2
 8004730:	e11b      	b.n	800496a <HAL_SPI_Transmit+0x280>
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2203      	movs	r2, #3
 800473e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2200      	movs	r2, #0
 8004746:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	68ba      	ldr	r2, [r7, #8]
 800474c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	88fa      	ldrh	r2, [r7, #6]
 8004752:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	88fa      	ldrh	r2, [r7, #6]
 8004758:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2200      	movs	r2, #0
 800475e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2200      	movs	r2, #0
 8004764:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2200      	movs	r2, #0
 800476a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2200      	movs	r2, #0
 8004770:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2200      	movs	r2, #0
 8004776:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004780:	d10f      	bne.n	80047a2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004790:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ac:	2b40      	cmp	r3, #64	@ 0x40
 80047ae:	d007      	beq.n	80047c0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80047be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047c8:	d152      	bne.n	8004870 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d002      	beq.n	80047d8 <HAL_SPI_Transmit+0xee>
 80047d2:	8b7b      	ldrh	r3, [r7, #26]
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d145      	bne.n	8004864 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047dc:	881a      	ldrh	r2, [r3, #0]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047e8:	1c9a      	adds	r2, r3, #2
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	3b01      	subs	r3, #1
 80047f6:	b29a      	uxth	r2, r3
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80047fc:	e032      	b.n	8004864 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	689b      	ldr	r3, [r3, #8]
 8004804:	f003 0302 	and.w	r3, r3, #2
 8004808:	2b02      	cmp	r3, #2
 800480a:	d112      	bne.n	8004832 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004810:	881a      	ldrh	r2, [r3, #0]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800481c:	1c9a      	adds	r2, r3, #2
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004826:	b29b      	uxth	r3, r3
 8004828:	3b01      	subs	r3, #1
 800482a:	b29a      	uxth	r2, r3
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004830:	e018      	b.n	8004864 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004832:	f7fc f8bd 	bl	80009b0 <HAL_GetTick>
 8004836:	4602      	mov	r2, r0
 8004838:	69fb      	ldr	r3, [r7, #28]
 800483a:	1ad3      	subs	r3, r2, r3
 800483c:	683a      	ldr	r2, [r7, #0]
 800483e:	429a      	cmp	r2, r3
 8004840:	d803      	bhi.n	800484a <HAL_SPI_Transmit+0x160>
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004848:	d102      	bne.n	8004850 <HAL_SPI_Transmit+0x166>
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d109      	bne.n	8004864 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2200      	movs	r2, #0
 800485c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004860:	2303      	movs	r3, #3
 8004862:	e082      	b.n	800496a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004868:	b29b      	uxth	r3, r3
 800486a:	2b00      	cmp	r3, #0
 800486c:	d1c7      	bne.n	80047fe <HAL_SPI_Transmit+0x114>
 800486e:	e053      	b.n	8004918 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d002      	beq.n	800487e <HAL_SPI_Transmit+0x194>
 8004878:	8b7b      	ldrh	r3, [r7, #26]
 800487a:	2b01      	cmp	r3, #1
 800487c:	d147      	bne.n	800490e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	330c      	adds	r3, #12
 8004888:	7812      	ldrb	r2, [r2, #0]
 800488a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004890:	1c5a      	adds	r2, r3, #1
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800489a:	b29b      	uxth	r3, r3
 800489c:	3b01      	subs	r3, #1
 800489e:	b29a      	uxth	r2, r3
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80048a4:	e033      	b.n	800490e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	f003 0302 	and.w	r3, r3, #2
 80048b0:	2b02      	cmp	r3, #2
 80048b2:	d113      	bne.n	80048dc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	330c      	adds	r3, #12
 80048be:	7812      	ldrb	r2, [r2, #0]
 80048c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048c6:	1c5a      	adds	r2, r3, #1
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	3b01      	subs	r3, #1
 80048d4:	b29a      	uxth	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80048da:	e018      	b.n	800490e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048dc:	f7fc f868 	bl	80009b0 <HAL_GetTick>
 80048e0:	4602      	mov	r2, r0
 80048e2:	69fb      	ldr	r3, [r7, #28]
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	683a      	ldr	r2, [r7, #0]
 80048e8:	429a      	cmp	r2, r3
 80048ea:	d803      	bhi.n	80048f4 <HAL_SPI_Transmit+0x20a>
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048f2:	d102      	bne.n	80048fa <HAL_SPI_Transmit+0x210>
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d109      	bne.n	800490e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2201      	movs	r2, #1
 80048fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2200      	movs	r2, #0
 8004906:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	e02d      	b.n	800496a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004912:	b29b      	uxth	r3, r3
 8004914:	2b00      	cmp	r3, #0
 8004916:	d1c6      	bne.n	80048a6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004918:	69fa      	ldr	r2, [r7, #28]
 800491a:	6839      	ldr	r1, [r7, #0]
 800491c:	68f8      	ldr	r0, [r7, #12]
 800491e:	f000 fbd9 	bl	80050d4 <SPI_EndRxTxTransaction>
 8004922:	4603      	mov	r3, r0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d002      	beq.n	800492e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2220      	movs	r2, #32
 800492c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d10a      	bne.n	800494c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004936:	2300      	movs	r3, #0
 8004938:	617b      	str	r3, [r7, #20]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	617b      	str	r3, [r7, #20]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	617b      	str	r3, [r7, #20]
 800494a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2200      	movs	r2, #0
 8004958:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004960:	2b00      	cmp	r3, #0
 8004962:	d001      	beq.n	8004968 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	e000      	b.n	800496a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004968:	2300      	movs	r3, #0
  }
}
 800496a:	4618      	mov	r0, r3
 800496c:	3720      	adds	r7, #32
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}

08004972 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004972:	b580      	push	{r7, lr}
 8004974:	b088      	sub	sp, #32
 8004976:	af02      	add	r7, sp, #8
 8004978:	60f8      	str	r0, [r7, #12]
 800497a:	60b9      	str	r1, [r7, #8]
 800497c:	603b      	str	r3, [r7, #0]
 800497e:	4613      	mov	r3, r2
 8004980:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004988:	b2db      	uxtb	r3, r3
 800498a:	2b01      	cmp	r3, #1
 800498c:	d001      	beq.n	8004992 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800498e:	2302      	movs	r3, #2
 8004990:	e104      	b.n	8004b9c <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d002      	beq.n	800499e <HAL_SPI_Receive+0x2c>
 8004998:	88fb      	ldrh	r3, [r7, #6]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d101      	bne.n	80049a2 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	e0fc      	b.n	8004b9c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049aa:	d112      	bne.n	80049d2 <HAL_SPI_Receive+0x60>
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d10e      	bne.n	80049d2 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2204      	movs	r2, #4
 80049b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80049bc:	88fa      	ldrh	r2, [r7, #6]
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	9300      	str	r3, [sp, #0]
 80049c2:	4613      	mov	r3, r2
 80049c4:	68ba      	ldr	r2, [r7, #8]
 80049c6:	68b9      	ldr	r1, [r7, #8]
 80049c8:	68f8      	ldr	r0, [r7, #12]
 80049ca:	f000 f8eb 	bl	8004ba4 <HAL_SPI_TransmitReceive>
 80049ce:	4603      	mov	r3, r0
 80049d0:	e0e4      	b.n	8004b9c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80049d2:	f7fb ffed 	bl	80009b0 <HAL_GetTick>
 80049d6:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d101      	bne.n	80049e6 <HAL_SPI_Receive+0x74>
 80049e2:	2302      	movs	r3, #2
 80049e4:	e0da      	b.n	8004b9c <HAL_SPI_Receive+0x22a>
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2201      	movs	r2, #1
 80049ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2204      	movs	r2, #4
 80049f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2200      	movs	r2, #0
 80049fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	68ba      	ldr	r2, [r7, #8]
 8004a00:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	88fa      	ldrh	r2, [r7, #6]
 8004a06:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	88fa      	ldrh	r2, [r7, #6]
 8004a0c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2200      	movs	r2, #0
 8004a18:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a34:	d10f      	bne.n	8004a56 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a44:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004a54:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a60:	2b40      	cmp	r3, #64	@ 0x40
 8004a62:	d007      	beq.n	8004a74 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a72:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d170      	bne.n	8004b5e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004a7c:	e035      	b.n	8004aea <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	f003 0301 	and.w	r3, r3, #1
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d115      	bne.n	8004ab8 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f103 020c 	add.w	r2, r3, #12
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a98:	7812      	ldrb	r2, [r2, #0]
 8004a9a:	b2d2      	uxtb	r2, r2
 8004a9c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa2:	1c5a      	adds	r2, r3, #1
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	b29a      	uxth	r2, r3
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ab6:	e018      	b.n	8004aea <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ab8:	f7fb ff7a 	bl	80009b0 <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	683a      	ldr	r2, [r7, #0]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d803      	bhi.n	8004ad0 <HAL_SPI_Receive+0x15e>
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ace:	d102      	bne.n	8004ad6 <HAL_SPI_Receive+0x164>
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d109      	bne.n	8004aea <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e058      	b.n	8004b9c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d1c4      	bne.n	8004a7e <HAL_SPI_Receive+0x10c>
 8004af4:	e038      	b.n	8004b68 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	f003 0301 	and.w	r3, r3, #1
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d113      	bne.n	8004b2c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68da      	ldr	r2, [r3, #12]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b0e:	b292      	uxth	r2, r2
 8004b10:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b16:	1c9a      	adds	r2, r3, #2
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	3b01      	subs	r3, #1
 8004b24:	b29a      	uxth	r2, r3
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004b2a:	e018      	b.n	8004b5e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b2c:	f7fb ff40 	bl	80009b0 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	683a      	ldr	r2, [r7, #0]
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d803      	bhi.n	8004b44 <HAL_SPI_Receive+0x1d2>
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b42:	d102      	bne.n	8004b4a <HAL_SPI_Receive+0x1d8>
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d109      	bne.n	8004b5e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e01e      	b.n	8004b9c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d1c6      	bne.n	8004af6 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b68:	697a      	ldr	r2, [r7, #20]
 8004b6a:	6839      	ldr	r1, [r7, #0]
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	f000 fa4b 	bl	8005008 <SPI_EndRxTransaction>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d002      	beq.n	8004b7e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2220      	movs	r2, #32
 8004b7c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2201      	movs	r2, #1
 8004b82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d001      	beq.n	8004b9a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	e000      	b.n	8004b9c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004b9a:	2300      	movs	r3, #0
  }
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3718      	adds	r7, #24
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b08a      	sub	sp, #40	@ 0x28
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	607a      	str	r2, [r7, #4]
 8004bb0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004bb6:	f7fb fefb 	bl	80009b0 <HAL_GetTick>
 8004bba:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004bc2:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004bca:	887b      	ldrh	r3, [r7, #2]
 8004bcc:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004bce:	7ffb      	ldrb	r3, [r7, #31]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d00c      	beq.n	8004bee <HAL_SPI_TransmitReceive+0x4a>
 8004bd4:	69bb      	ldr	r3, [r7, #24]
 8004bd6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bda:	d106      	bne.n	8004bea <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d102      	bne.n	8004bea <HAL_SPI_TransmitReceive+0x46>
 8004be4:	7ffb      	ldrb	r3, [r7, #31]
 8004be6:	2b04      	cmp	r3, #4
 8004be8:	d001      	beq.n	8004bee <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004bea:	2302      	movs	r3, #2
 8004bec:	e17f      	b.n	8004eee <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d005      	beq.n	8004c00 <HAL_SPI_TransmitReceive+0x5c>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d002      	beq.n	8004c00 <HAL_SPI_TransmitReceive+0x5c>
 8004bfa:	887b      	ldrh	r3, [r7, #2]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d101      	bne.n	8004c04 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e174      	b.n	8004eee <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d101      	bne.n	8004c12 <HAL_SPI_TransmitReceive+0x6e>
 8004c0e:	2302      	movs	r3, #2
 8004c10:	e16d      	b.n	8004eee <HAL_SPI_TransmitReceive+0x34a>
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2201      	movs	r2, #1
 8004c16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	2b04      	cmp	r3, #4
 8004c24:	d003      	beq.n	8004c2e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2205      	movs	r2, #5
 8004c2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2200      	movs	r2, #0
 8004c32:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	887a      	ldrh	r2, [r7, #2]
 8004c3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	887a      	ldrh	r2, [r7, #2]
 8004c44:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	68ba      	ldr	r2, [r7, #8]
 8004c4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	887a      	ldrh	r2, [r7, #2]
 8004c50:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	887a      	ldrh	r2, [r7, #2]
 8004c56:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c6e:	2b40      	cmp	r3, #64	@ 0x40
 8004c70:	d007      	beq.n	8004c82 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c80:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	68db      	ldr	r3, [r3, #12]
 8004c86:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c8a:	d17e      	bne.n	8004d8a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d002      	beq.n	8004c9a <HAL_SPI_TransmitReceive+0xf6>
 8004c94:	8afb      	ldrh	r3, [r7, #22]
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d16c      	bne.n	8004d74 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c9e:	881a      	ldrh	r2, [r3, #0]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004caa:	1c9a      	adds	r2, r3, #2
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	b29a      	uxth	r2, r3
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004cbe:	e059      	b.n	8004d74 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	f003 0302 	and.w	r3, r3, #2
 8004cca:	2b02      	cmp	r3, #2
 8004ccc:	d11b      	bne.n	8004d06 <HAL_SPI_TransmitReceive+0x162>
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d016      	beq.n	8004d06 <HAL_SPI_TransmitReceive+0x162>
 8004cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d113      	bne.n	8004d06 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ce2:	881a      	ldrh	r2, [r3, #0]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cee:	1c9a      	adds	r2, r3, #2
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	b29a      	uxth	r2, r3
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004d02:	2300      	movs	r3, #0
 8004d04:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	f003 0301 	and.w	r3, r3, #1
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d119      	bne.n	8004d48 <HAL_SPI_TransmitReceive+0x1a4>
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d014      	beq.n	8004d48 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	68da      	ldr	r2, [r3, #12]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d28:	b292      	uxth	r2, r2
 8004d2a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d30:	1c9a      	adds	r2, r3, #2
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	b29a      	uxth	r2, r3
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004d44:	2301      	movs	r3, #1
 8004d46:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004d48:	f7fb fe32 	bl	80009b0 <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	6a3b      	ldr	r3, [r7, #32]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d80d      	bhi.n	8004d74 <HAL_SPI_TransmitReceive+0x1d0>
 8004d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d5e:	d009      	beq.n	8004d74 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004d70:	2303      	movs	r3, #3
 8004d72:	e0bc      	b.n	8004eee <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d78:	b29b      	uxth	r3, r3
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d1a0      	bne.n	8004cc0 <HAL_SPI_TransmitReceive+0x11c>
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d19b      	bne.n	8004cc0 <HAL_SPI_TransmitReceive+0x11c>
 8004d88:	e082      	b.n	8004e90 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d002      	beq.n	8004d98 <HAL_SPI_TransmitReceive+0x1f4>
 8004d92:	8afb      	ldrh	r3, [r7, #22]
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d171      	bne.n	8004e7c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	330c      	adds	r3, #12
 8004da2:	7812      	ldrb	r2, [r2, #0]
 8004da4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004daa:	1c5a      	adds	r2, r3, #1
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	3b01      	subs	r3, #1
 8004db8:	b29a      	uxth	r2, r3
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004dbe:	e05d      	b.n	8004e7c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f003 0302 	and.w	r3, r3, #2
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d11c      	bne.n	8004e08 <HAL_SPI_TransmitReceive+0x264>
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d017      	beq.n	8004e08 <HAL_SPI_TransmitReceive+0x264>
 8004dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d114      	bne.n	8004e08 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	330c      	adds	r3, #12
 8004de8:	7812      	ldrb	r2, [r2, #0]
 8004dea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df0:	1c5a      	adds	r2, r3, #1
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	3b01      	subs	r3, #1
 8004dfe:	b29a      	uxth	r2, r3
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e04:	2300      	movs	r3, #0
 8004e06:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d119      	bne.n	8004e4a <HAL_SPI_TransmitReceive+0x2a6>
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d014      	beq.n	8004e4a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	68da      	ldr	r2, [r3, #12]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e2a:	b2d2      	uxtb	r2, r2
 8004e2c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e32:	1c5a      	adds	r2, r3, #1
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	3b01      	subs	r3, #1
 8004e40:	b29a      	uxth	r2, r3
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e46:	2301      	movs	r3, #1
 8004e48:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004e4a:	f7fb fdb1 	bl	80009b0 <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	6a3b      	ldr	r3, [r7, #32]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d803      	bhi.n	8004e62 <HAL_SPI_TransmitReceive+0x2be>
 8004e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e60:	d102      	bne.n	8004e68 <HAL_SPI_TransmitReceive+0x2c4>
 8004e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d109      	bne.n	8004e7c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e038      	b.n	8004eee <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d19c      	bne.n	8004dc0 <HAL_SPI_TransmitReceive+0x21c>
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e8a:	b29b      	uxth	r3, r3
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d197      	bne.n	8004dc0 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e90:	6a3a      	ldr	r2, [r7, #32]
 8004e92:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004e94:	68f8      	ldr	r0, [r7, #12]
 8004e96:	f000 f91d 	bl	80050d4 <SPI_EndRxTxTransaction>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d008      	beq.n	8004eb2 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2220      	movs	r2, #32
 8004ea4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e01d      	b.n	8004eee <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d10a      	bne.n	8004ed0 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004eba:	2300      	movs	r3, #0
 8004ebc:	613b      	str	r3, [r7, #16]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	68db      	ldr	r3, [r3, #12]
 8004ec4:	613b      	str	r3, [r7, #16]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	613b      	str	r3, [r7, #16]
 8004ece:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d001      	beq.n	8004eec <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e000      	b.n	8004eee <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004eec:	2300      	movs	r3, #0
  }
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3728      	adds	r7, #40	@ 0x28
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
	...

08004ef8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b088      	sub	sp, #32
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	603b      	str	r3, [r7, #0]
 8004f04:	4613      	mov	r3, r2
 8004f06:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f08:	f7fb fd52 	bl	80009b0 <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f10:	1a9b      	subs	r3, r3, r2
 8004f12:	683a      	ldr	r2, [r7, #0]
 8004f14:	4413      	add	r3, r2
 8004f16:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f18:	f7fb fd4a 	bl	80009b0 <HAL_GetTick>
 8004f1c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f1e:	4b39      	ldr	r3, [pc, #228]	@ (8005004 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	015b      	lsls	r3, r3, #5
 8004f24:	0d1b      	lsrs	r3, r3, #20
 8004f26:	69fa      	ldr	r2, [r7, #28]
 8004f28:	fb02 f303 	mul.w	r3, r2, r3
 8004f2c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f2e:	e055      	b.n	8004fdc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f36:	d051      	beq.n	8004fdc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f38:	f7fb fd3a 	bl	80009b0 <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	69bb      	ldr	r3, [r7, #24]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	69fa      	ldr	r2, [r7, #28]
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d902      	bls.n	8004f4e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d13d      	bne.n	8004fca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	685a      	ldr	r2, [r3, #4]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f5c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f66:	d111      	bne.n	8004f8c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f70:	d004      	beq.n	8004f7c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f7a:	d107      	bne.n	8004f8c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f8a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f94:	d10f      	bne.n	8004fb6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004fa4:	601a      	str	r2, [r3, #0]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004fb4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	e018      	b.n	8004ffc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d102      	bne.n	8004fd6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	61fb      	str	r3, [r7, #28]
 8004fd4:	e002      	b.n	8004fdc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	3b01      	subs	r3, #1
 8004fda:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	689a      	ldr	r2, [r3, #8]
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	68ba      	ldr	r2, [r7, #8]
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	bf0c      	ite	eq
 8004fec:	2301      	moveq	r3, #1
 8004fee:	2300      	movne	r3, #0
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	79fb      	ldrb	r3, [r7, #7]
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d19a      	bne.n	8004f30 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3720      	adds	r7, #32
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}
 8005004:	2000000c 	.word	0x2000000c

08005008 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b086      	sub	sp, #24
 800500c:	af02      	add	r7, sp, #8
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800501c:	d111      	bne.n	8005042 <SPI_EndRxTransaction+0x3a>
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005026:	d004      	beq.n	8005032 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005030:	d107      	bne.n	8005042 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005040:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800504a:	d12a      	bne.n	80050a2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005054:	d012      	beq.n	800507c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	9300      	str	r3, [sp, #0]
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	2200      	movs	r2, #0
 800505e:	2180      	movs	r1, #128	@ 0x80
 8005060:	68f8      	ldr	r0, [r7, #12]
 8005062:	f7ff ff49 	bl	8004ef8 <SPI_WaitFlagStateUntilTimeout>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d02d      	beq.n	80050c8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005070:	f043 0220 	orr.w	r2, r3, #32
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	e026      	b.n	80050ca <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	9300      	str	r3, [sp, #0]
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	2200      	movs	r2, #0
 8005084:	2101      	movs	r1, #1
 8005086:	68f8      	ldr	r0, [r7, #12]
 8005088:	f7ff ff36 	bl	8004ef8 <SPI_WaitFlagStateUntilTimeout>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d01a      	beq.n	80050c8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005096:	f043 0220 	orr.w	r2, r3, #32
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e013      	b.n	80050ca <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	9300      	str	r3, [sp, #0]
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	2200      	movs	r2, #0
 80050aa:	2101      	movs	r1, #1
 80050ac:	68f8      	ldr	r0, [r7, #12]
 80050ae:	f7ff ff23 	bl	8004ef8 <SPI_WaitFlagStateUntilTimeout>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d007      	beq.n	80050c8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050bc:	f043 0220 	orr.w	r2, r3, #32
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80050c4:	2303      	movs	r3, #3
 80050c6:	e000      	b.n	80050ca <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80050c8:	2300      	movs	r3, #0
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3710      	adds	r7, #16
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
	...

080050d4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b088      	sub	sp, #32
 80050d8:	af02      	add	r7, sp, #8
 80050da:	60f8      	str	r0, [r7, #12]
 80050dc:	60b9      	str	r1, [r7, #8]
 80050de:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	9300      	str	r3, [sp, #0]
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	2201      	movs	r2, #1
 80050e8:	2102      	movs	r1, #2
 80050ea:	68f8      	ldr	r0, [r7, #12]
 80050ec:	f7ff ff04 	bl	8004ef8 <SPI_WaitFlagStateUntilTimeout>
 80050f0:	4603      	mov	r3, r0
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d007      	beq.n	8005106 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050fa:	f043 0220 	orr.w	r2, r3, #32
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005102:	2303      	movs	r3, #3
 8005104:	e032      	b.n	800516c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005106:	4b1b      	ldr	r3, [pc, #108]	@ (8005174 <SPI_EndRxTxTransaction+0xa0>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a1b      	ldr	r2, [pc, #108]	@ (8005178 <SPI_EndRxTxTransaction+0xa4>)
 800510c:	fba2 2303 	umull	r2, r3, r2, r3
 8005110:	0d5b      	lsrs	r3, r3, #21
 8005112:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005116:	fb02 f303 	mul.w	r3, r2, r3
 800511a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005124:	d112      	bne.n	800514c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	9300      	str	r3, [sp, #0]
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	2200      	movs	r2, #0
 800512e:	2180      	movs	r1, #128	@ 0x80
 8005130:	68f8      	ldr	r0, [r7, #12]
 8005132:	f7ff fee1 	bl	8004ef8 <SPI_WaitFlagStateUntilTimeout>
 8005136:	4603      	mov	r3, r0
 8005138:	2b00      	cmp	r3, #0
 800513a:	d016      	beq.n	800516a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005140:	f043 0220 	orr.w	r2, r3, #32
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005148:	2303      	movs	r3, #3
 800514a:	e00f      	b.n	800516c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d00a      	beq.n	8005168 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	3b01      	subs	r3, #1
 8005156:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005162:	2b80      	cmp	r3, #128	@ 0x80
 8005164:	d0f2      	beq.n	800514c <SPI_EndRxTxTransaction+0x78>
 8005166:	e000      	b.n	800516a <SPI_EndRxTxTransaction+0x96>
        break;
 8005168:	bf00      	nop
  }

  return HAL_OK;
 800516a:	2300      	movs	r3, #0
}
 800516c:	4618      	mov	r0, r3
 800516e:	3718      	adds	r7, #24
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}
 8005174:	2000000c 	.word	0x2000000c
 8005178:	165e9f81 	.word	0x165e9f81

0800517c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b082      	sub	sp, #8
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d101      	bne.n	800518e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e041      	b.n	8005212 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b00      	cmp	r3, #0
 8005198:	d106      	bne.n	80051a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f006 fd6e 	bl	800bc84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2202      	movs	r2, #2
 80051ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	3304      	adds	r3, #4
 80051b8:	4619      	mov	r1, r3
 80051ba:	4610      	mov	r0, r2
 80051bc:	f000 fa7e 	bl	80056bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005210:	2300      	movs	r3, #0
}
 8005212:	4618      	mov	r0, r3
 8005214:	3708      	adds	r7, #8
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
	...

0800521c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800521c:	b480      	push	{r7}
 800521e:	b085      	sub	sp, #20
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800522a:	b2db      	uxtb	r3, r3
 800522c:	2b01      	cmp	r3, #1
 800522e:	d001      	beq.n	8005234 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e04e      	b.n	80052d2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2202      	movs	r2, #2
 8005238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	68da      	ldr	r2, [r3, #12]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f042 0201 	orr.w	r2, r2, #1
 800524a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a23      	ldr	r2, [pc, #140]	@ (80052e0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d022      	beq.n	800529c <HAL_TIM_Base_Start_IT+0x80>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800525e:	d01d      	beq.n	800529c <HAL_TIM_Base_Start_IT+0x80>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a1f      	ldr	r2, [pc, #124]	@ (80052e4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d018      	beq.n	800529c <HAL_TIM_Base_Start_IT+0x80>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a1e      	ldr	r2, [pc, #120]	@ (80052e8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d013      	beq.n	800529c <HAL_TIM_Base_Start_IT+0x80>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a1c      	ldr	r2, [pc, #112]	@ (80052ec <HAL_TIM_Base_Start_IT+0xd0>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d00e      	beq.n	800529c <HAL_TIM_Base_Start_IT+0x80>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a1b      	ldr	r2, [pc, #108]	@ (80052f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d009      	beq.n	800529c <HAL_TIM_Base_Start_IT+0x80>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a19      	ldr	r2, [pc, #100]	@ (80052f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d004      	beq.n	800529c <HAL_TIM_Base_Start_IT+0x80>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a18      	ldr	r2, [pc, #96]	@ (80052f8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d111      	bne.n	80052c0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f003 0307 	and.w	r3, r3, #7
 80052a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2b06      	cmp	r3, #6
 80052ac:	d010      	beq.n	80052d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f042 0201 	orr.w	r2, r2, #1
 80052bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052be:	e007      	b.n	80052d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f042 0201 	orr.w	r2, r2, #1
 80052ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052d0:	2300      	movs	r3, #0
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	3714      	adds	r7, #20
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	40010000 	.word	0x40010000
 80052e4:	40000400 	.word	0x40000400
 80052e8:	40000800 	.word	0x40000800
 80052ec:	40000c00 	.word	0x40000c00
 80052f0:	40010400 	.word	0x40010400
 80052f4:	40014000 	.word	0x40014000
 80052f8:	40001800 	.word	0x40001800

080052fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b084      	sub	sp, #16
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	691b      	ldr	r3, [r3, #16]
 8005312:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	f003 0302 	and.w	r3, r3, #2
 800531a:	2b00      	cmp	r3, #0
 800531c:	d020      	beq.n	8005360 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f003 0302 	and.w	r3, r3, #2
 8005324:	2b00      	cmp	r3, #0
 8005326:	d01b      	beq.n	8005360 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f06f 0202 	mvn.w	r2, #2
 8005330:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2201      	movs	r2, #1
 8005336:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	699b      	ldr	r3, [r3, #24]
 800533e:	f003 0303 	and.w	r3, r3, #3
 8005342:	2b00      	cmp	r3, #0
 8005344:	d003      	beq.n	800534e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 f999 	bl	800567e <HAL_TIM_IC_CaptureCallback>
 800534c:	e005      	b.n	800535a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 f98b 	bl	800566a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f000 f99c 	bl	8005692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2200      	movs	r2, #0
 800535e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	f003 0304 	and.w	r3, r3, #4
 8005366:	2b00      	cmp	r3, #0
 8005368:	d020      	beq.n	80053ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f003 0304 	and.w	r3, r3, #4
 8005370:	2b00      	cmp	r3, #0
 8005372:	d01b      	beq.n	80053ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f06f 0204 	mvn.w	r2, #4
 800537c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2202      	movs	r2, #2
 8005382:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	699b      	ldr	r3, [r3, #24]
 800538a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800538e:	2b00      	cmp	r3, #0
 8005390:	d003      	beq.n	800539a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 f973 	bl	800567e <HAL_TIM_IC_CaptureCallback>
 8005398:	e005      	b.n	80053a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 f965 	bl	800566a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f000 f976 	bl	8005692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2200      	movs	r2, #0
 80053aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	f003 0308 	and.w	r3, r3, #8
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d020      	beq.n	80053f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f003 0308 	and.w	r3, r3, #8
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d01b      	beq.n	80053f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f06f 0208 	mvn.w	r2, #8
 80053c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2204      	movs	r2, #4
 80053ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	69db      	ldr	r3, [r3, #28]
 80053d6:	f003 0303 	and.w	r3, r3, #3
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d003      	beq.n	80053e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f000 f94d 	bl	800567e <HAL_TIM_IC_CaptureCallback>
 80053e4:	e005      	b.n	80053f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f000 f93f 	bl	800566a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f000 f950 	bl	8005692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2200      	movs	r2, #0
 80053f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	f003 0310 	and.w	r3, r3, #16
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d020      	beq.n	8005444 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f003 0310 	and.w	r3, r3, #16
 8005408:	2b00      	cmp	r3, #0
 800540a:	d01b      	beq.n	8005444 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f06f 0210 	mvn.w	r2, #16
 8005414:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2208      	movs	r2, #8
 800541a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	69db      	ldr	r3, [r3, #28]
 8005422:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005426:	2b00      	cmp	r3, #0
 8005428:	d003      	beq.n	8005432 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 f927 	bl	800567e <HAL_TIM_IC_CaptureCallback>
 8005430:	e005      	b.n	800543e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f000 f919 	bl	800566a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	f000 f92a 	bl	8005692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2200      	movs	r2, #0
 8005442:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	f003 0301 	and.w	r3, r3, #1
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00c      	beq.n	8005468 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f003 0301 	and.w	r3, r3, #1
 8005454:	2b00      	cmp	r3, #0
 8005456:	d007      	beq.n	8005468 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f06f 0201 	mvn.w	r2, #1
 8005460:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f006 f9f4 	bl	800b850 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00c      	beq.n	800548c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005478:	2b00      	cmp	r3, #0
 800547a:	d007      	beq.n	800548c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005484:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f000 fade 	bl	8005a48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00c      	beq.n	80054b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800549c:	2b00      	cmp	r3, #0
 800549e:	d007      	beq.n	80054b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80054a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f000 f8fb 	bl	80056a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	f003 0320 	and.w	r3, r3, #32
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d00c      	beq.n	80054d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f003 0320 	and.w	r3, r3, #32
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d007      	beq.n	80054d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f06f 0220 	mvn.w	r2, #32
 80054cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f000 fab0 	bl	8005a34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054d4:	bf00      	nop
 80054d6:	3710      	adds	r7, #16
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}

080054dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b084      	sub	sp, #16
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
 80054e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80054e6:	2300      	movs	r3, #0
 80054e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d101      	bne.n	80054f8 <HAL_TIM_ConfigClockSource+0x1c>
 80054f4:	2302      	movs	r3, #2
 80054f6:	e0b4      	b.n	8005662 <HAL_TIM_ConfigClockSource+0x186>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2202      	movs	r2, #2
 8005504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005516:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800551e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	68ba      	ldr	r2, [r7, #8]
 8005526:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005530:	d03e      	beq.n	80055b0 <HAL_TIM_ConfigClockSource+0xd4>
 8005532:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005536:	f200 8087 	bhi.w	8005648 <HAL_TIM_ConfigClockSource+0x16c>
 800553a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800553e:	f000 8086 	beq.w	800564e <HAL_TIM_ConfigClockSource+0x172>
 8005542:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005546:	d87f      	bhi.n	8005648 <HAL_TIM_ConfigClockSource+0x16c>
 8005548:	2b70      	cmp	r3, #112	@ 0x70
 800554a:	d01a      	beq.n	8005582 <HAL_TIM_ConfigClockSource+0xa6>
 800554c:	2b70      	cmp	r3, #112	@ 0x70
 800554e:	d87b      	bhi.n	8005648 <HAL_TIM_ConfigClockSource+0x16c>
 8005550:	2b60      	cmp	r3, #96	@ 0x60
 8005552:	d050      	beq.n	80055f6 <HAL_TIM_ConfigClockSource+0x11a>
 8005554:	2b60      	cmp	r3, #96	@ 0x60
 8005556:	d877      	bhi.n	8005648 <HAL_TIM_ConfigClockSource+0x16c>
 8005558:	2b50      	cmp	r3, #80	@ 0x50
 800555a:	d03c      	beq.n	80055d6 <HAL_TIM_ConfigClockSource+0xfa>
 800555c:	2b50      	cmp	r3, #80	@ 0x50
 800555e:	d873      	bhi.n	8005648 <HAL_TIM_ConfigClockSource+0x16c>
 8005560:	2b40      	cmp	r3, #64	@ 0x40
 8005562:	d058      	beq.n	8005616 <HAL_TIM_ConfigClockSource+0x13a>
 8005564:	2b40      	cmp	r3, #64	@ 0x40
 8005566:	d86f      	bhi.n	8005648 <HAL_TIM_ConfigClockSource+0x16c>
 8005568:	2b30      	cmp	r3, #48	@ 0x30
 800556a:	d064      	beq.n	8005636 <HAL_TIM_ConfigClockSource+0x15a>
 800556c:	2b30      	cmp	r3, #48	@ 0x30
 800556e:	d86b      	bhi.n	8005648 <HAL_TIM_ConfigClockSource+0x16c>
 8005570:	2b20      	cmp	r3, #32
 8005572:	d060      	beq.n	8005636 <HAL_TIM_ConfigClockSource+0x15a>
 8005574:	2b20      	cmp	r3, #32
 8005576:	d867      	bhi.n	8005648 <HAL_TIM_ConfigClockSource+0x16c>
 8005578:	2b00      	cmp	r3, #0
 800557a:	d05c      	beq.n	8005636 <HAL_TIM_ConfigClockSource+0x15a>
 800557c:	2b10      	cmp	r3, #16
 800557e:	d05a      	beq.n	8005636 <HAL_TIM_ConfigClockSource+0x15a>
 8005580:	e062      	b.n	8005648 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005592:	f000 f9b3 	bl	80058fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80055a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	68ba      	ldr	r2, [r7, #8]
 80055ac:	609a      	str	r2, [r3, #8]
      break;
 80055ae:	e04f      	b.n	8005650 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055c0:	f000 f99c 	bl	80058fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	689a      	ldr	r2, [r3, #8]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80055d2:	609a      	str	r2, [r3, #8]
      break;
 80055d4:	e03c      	b.n	8005650 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055e2:	461a      	mov	r2, r3
 80055e4:	f000 f910 	bl	8005808 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	2150      	movs	r1, #80	@ 0x50
 80055ee:	4618      	mov	r0, r3
 80055f0:	f000 f969 	bl	80058c6 <TIM_ITRx_SetConfig>
      break;
 80055f4:	e02c      	b.n	8005650 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005602:	461a      	mov	r2, r3
 8005604:	f000 f92f 	bl	8005866 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2160      	movs	r1, #96	@ 0x60
 800560e:	4618      	mov	r0, r3
 8005610:	f000 f959 	bl	80058c6 <TIM_ITRx_SetConfig>
      break;
 8005614:	e01c      	b.n	8005650 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005622:	461a      	mov	r2, r3
 8005624:	f000 f8f0 	bl	8005808 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2140      	movs	r1, #64	@ 0x40
 800562e:	4618      	mov	r0, r3
 8005630:	f000 f949 	bl	80058c6 <TIM_ITRx_SetConfig>
      break;
 8005634:	e00c      	b.n	8005650 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4619      	mov	r1, r3
 8005640:	4610      	mov	r0, r2
 8005642:	f000 f940 	bl	80058c6 <TIM_ITRx_SetConfig>
      break;
 8005646:	e003      	b.n	8005650 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	73fb      	strb	r3, [r7, #15]
      break;
 800564c:	e000      	b.n	8005650 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800564e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005660:	7bfb      	ldrb	r3, [r7, #15]
}
 8005662:	4618      	mov	r0, r3
 8005664:	3710      	adds	r7, #16
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}

0800566a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800566a:	b480      	push	{r7}
 800566c:	b083      	sub	sp, #12
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005672:	bf00      	nop
 8005674:	370c      	adds	r7, #12
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr

0800567e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800567e:	b480      	push	{r7}
 8005680:	b083      	sub	sp, #12
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005686:	bf00      	nop
 8005688:	370c      	adds	r7, #12
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr

08005692 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005692:	b480      	push	{r7}
 8005694:	b083      	sub	sp, #12
 8005696:	af00      	add	r7, sp, #0
 8005698:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800569a:	bf00      	nop
 800569c:	370c      	adds	r7, #12
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr

080056a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80056a6:	b480      	push	{r7}
 80056a8:	b083      	sub	sp, #12
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80056ae:	bf00      	nop
 80056b0:	370c      	adds	r7, #12
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr
	...

080056bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056bc:	b480      	push	{r7}
 80056be:	b085      	sub	sp, #20
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
 80056c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a43      	ldr	r2, [pc, #268]	@ (80057dc <TIM_Base_SetConfig+0x120>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d013      	beq.n	80056fc <TIM_Base_SetConfig+0x40>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056da:	d00f      	beq.n	80056fc <TIM_Base_SetConfig+0x40>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a40      	ldr	r2, [pc, #256]	@ (80057e0 <TIM_Base_SetConfig+0x124>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d00b      	beq.n	80056fc <TIM_Base_SetConfig+0x40>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a3f      	ldr	r2, [pc, #252]	@ (80057e4 <TIM_Base_SetConfig+0x128>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d007      	beq.n	80056fc <TIM_Base_SetConfig+0x40>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	4a3e      	ldr	r2, [pc, #248]	@ (80057e8 <TIM_Base_SetConfig+0x12c>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d003      	beq.n	80056fc <TIM_Base_SetConfig+0x40>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	4a3d      	ldr	r2, [pc, #244]	@ (80057ec <TIM_Base_SetConfig+0x130>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d108      	bne.n	800570e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005702:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	68fa      	ldr	r2, [r7, #12]
 800570a:	4313      	orrs	r3, r2
 800570c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a32      	ldr	r2, [pc, #200]	@ (80057dc <TIM_Base_SetConfig+0x120>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d02b      	beq.n	800576e <TIM_Base_SetConfig+0xb2>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800571c:	d027      	beq.n	800576e <TIM_Base_SetConfig+0xb2>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4a2f      	ldr	r2, [pc, #188]	@ (80057e0 <TIM_Base_SetConfig+0x124>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d023      	beq.n	800576e <TIM_Base_SetConfig+0xb2>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a2e      	ldr	r2, [pc, #184]	@ (80057e4 <TIM_Base_SetConfig+0x128>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d01f      	beq.n	800576e <TIM_Base_SetConfig+0xb2>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a2d      	ldr	r2, [pc, #180]	@ (80057e8 <TIM_Base_SetConfig+0x12c>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d01b      	beq.n	800576e <TIM_Base_SetConfig+0xb2>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a2c      	ldr	r2, [pc, #176]	@ (80057ec <TIM_Base_SetConfig+0x130>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d017      	beq.n	800576e <TIM_Base_SetConfig+0xb2>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	4a2b      	ldr	r2, [pc, #172]	@ (80057f0 <TIM_Base_SetConfig+0x134>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d013      	beq.n	800576e <TIM_Base_SetConfig+0xb2>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	4a2a      	ldr	r2, [pc, #168]	@ (80057f4 <TIM_Base_SetConfig+0x138>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d00f      	beq.n	800576e <TIM_Base_SetConfig+0xb2>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	4a29      	ldr	r2, [pc, #164]	@ (80057f8 <TIM_Base_SetConfig+0x13c>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d00b      	beq.n	800576e <TIM_Base_SetConfig+0xb2>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	4a28      	ldr	r2, [pc, #160]	@ (80057fc <TIM_Base_SetConfig+0x140>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d007      	beq.n	800576e <TIM_Base_SetConfig+0xb2>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4a27      	ldr	r2, [pc, #156]	@ (8005800 <TIM_Base_SetConfig+0x144>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d003      	beq.n	800576e <TIM_Base_SetConfig+0xb2>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	4a26      	ldr	r2, [pc, #152]	@ (8005804 <TIM_Base_SetConfig+0x148>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d108      	bne.n	8005780 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005774:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	68fa      	ldr	r2, [r7, #12]
 800577c:	4313      	orrs	r3, r2
 800577e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	695b      	ldr	r3, [r3, #20]
 800578a:	4313      	orrs	r3, r2
 800578c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	689a      	ldr	r2, [r3, #8]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	681a      	ldr	r2, [r3, #0]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4a0e      	ldr	r2, [pc, #56]	@ (80057dc <TIM_Base_SetConfig+0x120>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d003      	beq.n	80057ae <TIM_Base_SetConfig+0xf2>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a10      	ldr	r2, [pc, #64]	@ (80057ec <TIM_Base_SetConfig+0x130>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d103      	bne.n	80057b6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	691a      	ldr	r2, [r3, #16]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f043 0204 	orr.w	r2, r3, #4
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2201      	movs	r2, #1
 80057c6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	68fa      	ldr	r2, [r7, #12]
 80057cc:	601a      	str	r2, [r3, #0]
}
 80057ce:	bf00      	nop
 80057d0:	3714      	adds	r7, #20
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	40010000 	.word	0x40010000
 80057e0:	40000400 	.word	0x40000400
 80057e4:	40000800 	.word	0x40000800
 80057e8:	40000c00 	.word	0x40000c00
 80057ec:	40010400 	.word	0x40010400
 80057f0:	40014000 	.word	0x40014000
 80057f4:	40014400 	.word	0x40014400
 80057f8:	40014800 	.word	0x40014800
 80057fc:	40001800 	.word	0x40001800
 8005800:	40001c00 	.word	0x40001c00
 8005804:	40002000 	.word	0x40002000

08005808 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005808:	b480      	push	{r7}
 800580a:	b087      	sub	sp, #28
 800580c:	af00      	add	r7, sp, #0
 800580e:	60f8      	str	r0, [r7, #12]
 8005810:	60b9      	str	r1, [r7, #8]
 8005812:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6a1b      	ldr	r3, [r3, #32]
 8005818:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6a1b      	ldr	r3, [r3, #32]
 800581e:	f023 0201 	bic.w	r2, r3, #1
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	699b      	ldr	r3, [r3, #24]
 800582a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005832:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	011b      	lsls	r3, r3, #4
 8005838:	693a      	ldr	r2, [r7, #16]
 800583a:	4313      	orrs	r3, r2
 800583c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	f023 030a 	bic.w	r3, r3, #10
 8005844:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	4313      	orrs	r3, r2
 800584c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	697a      	ldr	r2, [r7, #20]
 8005858:	621a      	str	r2, [r3, #32]
}
 800585a:	bf00      	nop
 800585c:	371c      	adds	r7, #28
 800585e:	46bd      	mov	sp, r7
 8005860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005864:	4770      	bx	lr

08005866 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005866:	b480      	push	{r7}
 8005868:	b087      	sub	sp, #28
 800586a:	af00      	add	r7, sp, #0
 800586c:	60f8      	str	r0, [r7, #12]
 800586e:	60b9      	str	r1, [r7, #8]
 8005870:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6a1b      	ldr	r3, [r3, #32]
 8005876:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6a1b      	ldr	r3, [r3, #32]
 800587c:	f023 0210 	bic.w	r2, r3, #16
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	699b      	ldr	r3, [r3, #24]
 8005888:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005890:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	031b      	lsls	r3, r3, #12
 8005896:	693a      	ldr	r2, [r7, #16]
 8005898:	4313      	orrs	r3, r2
 800589a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80058a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	011b      	lsls	r3, r3, #4
 80058a8:	697a      	ldr	r2, [r7, #20]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	693a      	ldr	r2, [r7, #16]
 80058b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	621a      	str	r2, [r3, #32]
}
 80058ba:	bf00      	nop
 80058bc:	371c      	adds	r7, #28
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr

080058c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80058c6:	b480      	push	{r7}
 80058c8:	b085      	sub	sp, #20
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	6078      	str	r0, [r7, #4]
 80058ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058de:	683a      	ldr	r2, [r7, #0]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	f043 0307 	orr.w	r3, r3, #7
 80058e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	68fa      	ldr	r2, [r7, #12]
 80058ee:	609a      	str	r2, [r3, #8]
}
 80058f0:	bf00      	nop
 80058f2:	3714      	adds	r7, #20
 80058f4:	46bd      	mov	sp, r7
 80058f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fa:	4770      	bx	lr

080058fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b087      	sub	sp, #28
 8005900:	af00      	add	r7, sp, #0
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	607a      	str	r2, [r7, #4]
 8005908:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005916:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	021a      	lsls	r2, r3, #8
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	431a      	orrs	r2, r3
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	4313      	orrs	r3, r2
 8005924:	697a      	ldr	r2, [r7, #20]
 8005926:	4313      	orrs	r3, r2
 8005928:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	697a      	ldr	r2, [r7, #20]
 800592e:	609a      	str	r2, [r3, #8]
}
 8005930:	bf00      	nop
 8005932:	371c      	adds	r7, #28
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800593c:	b480      	push	{r7}
 800593e:	b085      	sub	sp, #20
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800594c:	2b01      	cmp	r3, #1
 800594e:	d101      	bne.n	8005954 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005950:	2302      	movs	r3, #2
 8005952:	e05a      	b.n	8005a0a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2201      	movs	r2, #1
 8005958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2202      	movs	r2, #2
 8005960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800597a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	68fa      	ldr	r2, [r7, #12]
 8005982:	4313      	orrs	r3, r2
 8005984:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	68fa      	ldr	r2, [r7, #12]
 800598c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a21      	ldr	r2, [pc, #132]	@ (8005a18 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d022      	beq.n	80059de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059a0:	d01d      	beq.n	80059de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a1d      	ldr	r2, [pc, #116]	@ (8005a1c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d018      	beq.n	80059de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a1b      	ldr	r2, [pc, #108]	@ (8005a20 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d013      	beq.n	80059de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a1a      	ldr	r2, [pc, #104]	@ (8005a24 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d00e      	beq.n	80059de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a18      	ldr	r2, [pc, #96]	@ (8005a28 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d009      	beq.n	80059de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a17      	ldr	r2, [pc, #92]	@ (8005a2c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d004      	beq.n	80059de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a15      	ldr	r2, [pc, #84]	@ (8005a30 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d10c      	bne.n	80059f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	68ba      	ldr	r2, [r7, #8]
 80059ec:	4313      	orrs	r3, r2
 80059ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	68ba      	ldr	r2, [r7, #8]
 80059f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a08:	2300      	movs	r3, #0
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3714      	adds	r7, #20
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop
 8005a18:	40010000 	.word	0x40010000
 8005a1c:	40000400 	.word	0x40000400
 8005a20:	40000800 	.word	0x40000800
 8005a24:	40000c00 	.word	0x40000c00
 8005a28:	40010400 	.word	0x40010400
 8005a2c:	40014000 	.word	0x40014000
 8005a30:	40001800 	.word	0x40001800

08005a34 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b083      	sub	sp, #12
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a3c:	bf00      	nop
 8005a3e:	370c      	adds	r7, #12
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr

08005a48 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b083      	sub	sp, #12
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a50:	bf00      	nop
 8005a52:	370c      	adds	r7, #12
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b082      	sub	sp, #8
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d101      	bne.n	8005a6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e042      	b.n	8005af4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d106      	bne.n	8005a88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f006 f94a 	bl	800bd1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2224      	movs	r2, #36	@ 0x24
 8005a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	68da      	ldr	r2, [r3, #12]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f000 f973 	bl	8005d8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	691a      	ldr	r2, [r3, #16]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005ab4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	695a      	ldr	r2, [r3, #20]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ac4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68da      	ldr	r2, [r3, #12]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ad4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2220      	movs	r2, #32
 8005ae0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2220      	movs	r2, #32
 8005ae8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005af2:	2300      	movs	r3, #0
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3708      	adds	r7, #8
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b08a      	sub	sp, #40	@ 0x28
 8005b00:	af02      	add	r7, sp, #8
 8005b02:	60f8      	str	r0, [r7, #12]
 8005b04:	60b9      	str	r1, [r7, #8]
 8005b06:	603b      	str	r3, [r7, #0]
 8005b08:	4613      	mov	r3, r2
 8005b0a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	2b20      	cmp	r3, #32
 8005b1a:	d175      	bne.n	8005c08 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d002      	beq.n	8005b28 <HAL_UART_Transmit+0x2c>
 8005b22:	88fb      	ldrh	r3, [r7, #6]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d101      	bne.n	8005b2c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e06e      	b.n	8005c0a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2221      	movs	r2, #33	@ 0x21
 8005b36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005b3a:	f7fa ff39 	bl	80009b0 <HAL_GetTick>
 8005b3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	88fa      	ldrh	r2, [r7, #6]
 8005b44:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	88fa      	ldrh	r2, [r7, #6]
 8005b4a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b54:	d108      	bne.n	8005b68 <HAL_UART_Transmit+0x6c>
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	691b      	ldr	r3, [r3, #16]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d104      	bne.n	8005b68 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	61bb      	str	r3, [r7, #24]
 8005b66:	e003      	b.n	8005b70 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005b70:	e02e      	b.n	8005bd0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	9300      	str	r3, [sp, #0]
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	2180      	movs	r1, #128	@ 0x80
 8005b7c:	68f8      	ldr	r0, [r7, #12]
 8005b7e:	f000 f848 	bl	8005c12 <UART_WaitOnFlagUntilTimeout>
 8005b82:	4603      	mov	r3, r0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d005      	beq.n	8005b94 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2220      	movs	r2, #32
 8005b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005b90:	2303      	movs	r3, #3
 8005b92:	e03a      	b.n	8005c0a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005b94:	69fb      	ldr	r3, [r7, #28]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d10b      	bne.n	8005bb2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b9a:	69bb      	ldr	r3, [r7, #24]
 8005b9c:	881b      	ldrh	r3, [r3, #0]
 8005b9e:	461a      	mov	r2, r3
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ba8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	3302      	adds	r3, #2
 8005bae:	61bb      	str	r3, [r7, #24]
 8005bb0:	e007      	b.n	8005bc2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	781a      	ldrb	r2, [r3, #0]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005bbc:	69fb      	ldr	r3, [r7, #28]
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	3b01      	subs	r3, #1
 8005bca:	b29a      	uxth	r2, r3
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005bd4:	b29b      	uxth	r3, r3
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d1cb      	bne.n	8005b72 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	9300      	str	r3, [sp, #0]
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	2200      	movs	r2, #0
 8005be2:	2140      	movs	r1, #64	@ 0x40
 8005be4:	68f8      	ldr	r0, [r7, #12]
 8005be6:	f000 f814 	bl	8005c12 <UART_WaitOnFlagUntilTimeout>
 8005bea:	4603      	mov	r3, r0
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d005      	beq.n	8005bfc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005bf8:	2303      	movs	r3, #3
 8005bfa:	e006      	b.n	8005c0a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2220      	movs	r2, #32
 8005c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005c04:	2300      	movs	r3, #0
 8005c06:	e000      	b.n	8005c0a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005c08:	2302      	movs	r3, #2
  }
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3720      	adds	r7, #32
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}

08005c12 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005c12:	b580      	push	{r7, lr}
 8005c14:	b086      	sub	sp, #24
 8005c16:	af00      	add	r7, sp, #0
 8005c18:	60f8      	str	r0, [r7, #12]
 8005c1a:	60b9      	str	r1, [r7, #8]
 8005c1c:	603b      	str	r3, [r7, #0]
 8005c1e:	4613      	mov	r3, r2
 8005c20:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c22:	e03b      	b.n	8005c9c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c24:	6a3b      	ldr	r3, [r7, #32]
 8005c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c2a:	d037      	beq.n	8005c9c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c2c:	f7fa fec0 	bl	80009b0 <HAL_GetTick>
 8005c30:	4602      	mov	r2, r0
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	6a3a      	ldr	r2, [r7, #32]
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d302      	bcc.n	8005c42 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c3c:	6a3b      	ldr	r3, [r7, #32]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d101      	bne.n	8005c46 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c42:	2303      	movs	r3, #3
 8005c44:	e03a      	b.n	8005cbc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	f003 0304 	and.w	r3, r3, #4
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d023      	beq.n	8005c9c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	2b80      	cmp	r3, #128	@ 0x80
 8005c58:	d020      	beq.n	8005c9c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	2b40      	cmp	r3, #64	@ 0x40
 8005c5e:	d01d      	beq.n	8005c9c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0308 	and.w	r3, r3, #8
 8005c6a:	2b08      	cmp	r3, #8
 8005c6c:	d116      	bne.n	8005c9c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005c6e:	2300      	movs	r3, #0
 8005c70:	617b      	str	r3, [r7, #20]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	617b      	str	r3, [r7, #20]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	617b      	str	r3, [r7, #20]
 8005c82:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c84:	68f8      	ldr	r0, [r7, #12]
 8005c86:	f000 f81d 	bl	8005cc4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2208      	movs	r2, #8
 8005c8e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2200      	movs	r2, #0
 8005c94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e00f      	b.n	8005cbc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	4013      	ands	r3, r2
 8005ca6:	68ba      	ldr	r2, [r7, #8]
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	bf0c      	ite	eq
 8005cac:	2301      	moveq	r3, #1
 8005cae:	2300      	movne	r3, #0
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	79fb      	ldrb	r3, [r7, #7]
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d0b4      	beq.n	8005c24 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005cba:	2300      	movs	r3, #0
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3718      	adds	r7, #24
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b095      	sub	sp, #84	@ 0x54
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	330c      	adds	r3, #12
 8005cd2:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cd6:	e853 3f00 	ldrex	r3, [r3]
 8005cda:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cde:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ce2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	330c      	adds	r3, #12
 8005cea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005cec:	643a      	str	r2, [r7, #64]	@ 0x40
 8005cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005cf2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005cf4:	e841 2300 	strex	r3, r2, [r1]
 8005cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d1e5      	bne.n	8005ccc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	3314      	adds	r3, #20
 8005d06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d08:	6a3b      	ldr	r3, [r7, #32]
 8005d0a:	e853 3f00 	ldrex	r3, [r3]
 8005d0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d10:	69fb      	ldr	r3, [r7, #28]
 8005d12:	f023 0301 	bic.w	r3, r3, #1
 8005d16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	3314      	adds	r3, #20
 8005d1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d20:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d28:	e841 2300 	strex	r3, r2, [r1]
 8005d2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d1e5      	bne.n	8005d00 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d119      	bne.n	8005d70 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	330c      	adds	r3, #12
 8005d42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	e853 3f00 	ldrex	r3, [r3]
 8005d4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	f023 0310 	bic.w	r3, r3, #16
 8005d52:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	330c      	adds	r3, #12
 8005d5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d5c:	61ba      	str	r2, [r7, #24]
 8005d5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d60:	6979      	ldr	r1, [r7, #20]
 8005d62:	69ba      	ldr	r2, [r7, #24]
 8005d64:	e841 2300 	strex	r3, r2, [r1]
 8005d68:	613b      	str	r3, [r7, #16]
   return(result);
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d1e5      	bne.n	8005d3c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2220      	movs	r2, #32
 8005d74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005d7e:	bf00      	nop
 8005d80:	3754      	adds	r7, #84	@ 0x54
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr
	...

08005d8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d90:	b0c0      	sub	sp, #256	@ 0x100
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005da8:	68d9      	ldr	r1, [r3, #12]
 8005daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	ea40 0301 	orr.w	r3, r0, r1
 8005db4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005db6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dba:	689a      	ldr	r2, [r3, #8]
 8005dbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	431a      	orrs	r2, r3
 8005dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc8:	695b      	ldr	r3, [r3, #20]
 8005dca:	431a      	orrs	r2, r3
 8005dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd0:	69db      	ldr	r3, [r3, #28]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68db      	ldr	r3, [r3, #12]
 8005de0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005de4:	f021 010c 	bic.w	r1, r1, #12
 8005de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005df2:	430b      	orrs	r3, r1
 8005df4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	695b      	ldr	r3, [r3, #20]
 8005dfe:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005e02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e06:	6999      	ldr	r1, [r3, #24]
 8005e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	ea40 0301 	orr.w	r3, r0, r1
 8005e12:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	4b8f      	ldr	r3, [pc, #572]	@ (8006058 <UART_SetConfig+0x2cc>)
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	d005      	beq.n	8005e2c <UART_SetConfig+0xa0>
 8005e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	4b8d      	ldr	r3, [pc, #564]	@ (800605c <UART_SetConfig+0x2d0>)
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d104      	bne.n	8005e36 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e2c:	f7fe f99a 	bl	8004164 <HAL_RCC_GetPCLK2Freq>
 8005e30:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005e34:	e003      	b.n	8005e3e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e36:	f7fe f981 	bl	800413c <HAL_RCC_GetPCLK1Freq>
 8005e3a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e42:	69db      	ldr	r3, [r3, #28]
 8005e44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e48:	f040 810c 	bne.w	8006064 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e50:	2200      	movs	r2, #0
 8005e52:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005e56:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005e5a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005e5e:	4622      	mov	r2, r4
 8005e60:	462b      	mov	r3, r5
 8005e62:	1891      	adds	r1, r2, r2
 8005e64:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005e66:	415b      	adcs	r3, r3
 8005e68:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e6a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005e6e:	4621      	mov	r1, r4
 8005e70:	eb12 0801 	adds.w	r8, r2, r1
 8005e74:	4629      	mov	r1, r5
 8005e76:	eb43 0901 	adc.w	r9, r3, r1
 8005e7a:	f04f 0200 	mov.w	r2, #0
 8005e7e:	f04f 0300 	mov.w	r3, #0
 8005e82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e8e:	4690      	mov	r8, r2
 8005e90:	4699      	mov	r9, r3
 8005e92:	4623      	mov	r3, r4
 8005e94:	eb18 0303 	adds.w	r3, r8, r3
 8005e98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005e9c:	462b      	mov	r3, r5
 8005e9e:	eb49 0303 	adc.w	r3, r9, r3
 8005ea2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	2200      	movs	r2, #0
 8005eae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005eb2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005eb6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005eba:	460b      	mov	r3, r1
 8005ebc:	18db      	adds	r3, r3, r3
 8005ebe:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	eb42 0303 	adc.w	r3, r2, r3
 8005ec6:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ec8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ecc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ed0:	f7fa fba2 	bl	8000618 <__aeabi_uldivmod>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	4b61      	ldr	r3, [pc, #388]	@ (8006060 <UART_SetConfig+0x2d4>)
 8005eda:	fba3 2302 	umull	r2, r3, r3, r2
 8005ede:	095b      	lsrs	r3, r3, #5
 8005ee0:	011c      	lsls	r4, r3, #4
 8005ee2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005eec:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005ef0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005ef4:	4642      	mov	r2, r8
 8005ef6:	464b      	mov	r3, r9
 8005ef8:	1891      	adds	r1, r2, r2
 8005efa:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005efc:	415b      	adcs	r3, r3
 8005efe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f00:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005f04:	4641      	mov	r1, r8
 8005f06:	eb12 0a01 	adds.w	sl, r2, r1
 8005f0a:	4649      	mov	r1, r9
 8005f0c:	eb43 0b01 	adc.w	fp, r3, r1
 8005f10:	f04f 0200 	mov.w	r2, #0
 8005f14:	f04f 0300 	mov.w	r3, #0
 8005f18:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f1c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f24:	4692      	mov	sl, r2
 8005f26:	469b      	mov	fp, r3
 8005f28:	4643      	mov	r3, r8
 8005f2a:	eb1a 0303 	adds.w	r3, sl, r3
 8005f2e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f32:	464b      	mov	r3, r9
 8005f34:	eb4b 0303 	adc.w	r3, fp, r3
 8005f38:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	2200      	movs	r2, #0
 8005f44:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f48:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005f4c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005f50:	460b      	mov	r3, r1
 8005f52:	18db      	adds	r3, r3, r3
 8005f54:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f56:	4613      	mov	r3, r2
 8005f58:	eb42 0303 	adc.w	r3, r2, r3
 8005f5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f5e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005f62:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005f66:	f7fa fb57 	bl	8000618 <__aeabi_uldivmod>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	460b      	mov	r3, r1
 8005f6e:	4611      	mov	r1, r2
 8005f70:	4b3b      	ldr	r3, [pc, #236]	@ (8006060 <UART_SetConfig+0x2d4>)
 8005f72:	fba3 2301 	umull	r2, r3, r3, r1
 8005f76:	095b      	lsrs	r3, r3, #5
 8005f78:	2264      	movs	r2, #100	@ 0x64
 8005f7a:	fb02 f303 	mul.w	r3, r2, r3
 8005f7e:	1acb      	subs	r3, r1, r3
 8005f80:	00db      	lsls	r3, r3, #3
 8005f82:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005f86:	4b36      	ldr	r3, [pc, #216]	@ (8006060 <UART_SetConfig+0x2d4>)
 8005f88:	fba3 2302 	umull	r2, r3, r3, r2
 8005f8c:	095b      	lsrs	r3, r3, #5
 8005f8e:	005b      	lsls	r3, r3, #1
 8005f90:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005f94:	441c      	add	r4, r3
 8005f96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005fa0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005fa4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005fa8:	4642      	mov	r2, r8
 8005faa:	464b      	mov	r3, r9
 8005fac:	1891      	adds	r1, r2, r2
 8005fae:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005fb0:	415b      	adcs	r3, r3
 8005fb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fb4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005fb8:	4641      	mov	r1, r8
 8005fba:	1851      	adds	r1, r2, r1
 8005fbc:	6339      	str	r1, [r7, #48]	@ 0x30
 8005fbe:	4649      	mov	r1, r9
 8005fc0:	414b      	adcs	r3, r1
 8005fc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fc4:	f04f 0200 	mov.w	r2, #0
 8005fc8:	f04f 0300 	mov.w	r3, #0
 8005fcc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005fd0:	4659      	mov	r1, fp
 8005fd2:	00cb      	lsls	r3, r1, #3
 8005fd4:	4651      	mov	r1, sl
 8005fd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fda:	4651      	mov	r1, sl
 8005fdc:	00ca      	lsls	r2, r1, #3
 8005fde:	4610      	mov	r0, r2
 8005fe0:	4619      	mov	r1, r3
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	4642      	mov	r2, r8
 8005fe6:	189b      	adds	r3, r3, r2
 8005fe8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005fec:	464b      	mov	r3, r9
 8005fee:	460a      	mov	r2, r1
 8005ff0:	eb42 0303 	adc.w	r3, r2, r3
 8005ff4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006004:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006008:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800600c:	460b      	mov	r3, r1
 800600e:	18db      	adds	r3, r3, r3
 8006010:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006012:	4613      	mov	r3, r2
 8006014:	eb42 0303 	adc.w	r3, r2, r3
 8006018:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800601a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800601e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006022:	f7fa faf9 	bl	8000618 <__aeabi_uldivmod>
 8006026:	4602      	mov	r2, r0
 8006028:	460b      	mov	r3, r1
 800602a:	4b0d      	ldr	r3, [pc, #52]	@ (8006060 <UART_SetConfig+0x2d4>)
 800602c:	fba3 1302 	umull	r1, r3, r3, r2
 8006030:	095b      	lsrs	r3, r3, #5
 8006032:	2164      	movs	r1, #100	@ 0x64
 8006034:	fb01 f303 	mul.w	r3, r1, r3
 8006038:	1ad3      	subs	r3, r2, r3
 800603a:	00db      	lsls	r3, r3, #3
 800603c:	3332      	adds	r3, #50	@ 0x32
 800603e:	4a08      	ldr	r2, [pc, #32]	@ (8006060 <UART_SetConfig+0x2d4>)
 8006040:	fba2 2303 	umull	r2, r3, r2, r3
 8006044:	095b      	lsrs	r3, r3, #5
 8006046:	f003 0207 	and.w	r2, r3, #7
 800604a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4422      	add	r2, r4
 8006052:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006054:	e106      	b.n	8006264 <UART_SetConfig+0x4d8>
 8006056:	bf00      	nop
 8006058:	40011000 	.word	0x40011000
 800605c:	40011400 	.word	0x40011400
 8006060:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006064:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006068:	2200      	movs	r2, #0
 800606a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800606e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006072:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006076:	4642      	mov	r2, r8
 8006078:	464b      	mov	r3, r9
 800607a:	1891      	adds	r1, r2, r2
 800607c:	6239      	str	r1, [r7, #32]
 800607e:	415b      	adcs	r3, r3
 8006080:	627b      	str	r3, [r7, #36]	@ 0x24
 8006082:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006086:	4641      	mov	r1, r8
 8006088:	1854      	adds	r4, r2, r1
 800608a:	4649      	mov	r1, r9
 800608c:	eb43 0501 	adc.w	r5, r3, r1
 8006090:	f04f 0200 	mov.w	r2, #0
 8006094:	f04f 0300 	mov.w	r3, #0
 8006098:	00eb      	lsls	r3, r5, #3
 800609a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800609e:	00e2      	lsls	r2, r4, #3
 80060a0:	4614      	mov	r4, r2
 80060a2:	461d      	mov	r5, r3
 80060a4:	4643      	mov	r3, r8
 80060a6:	18e3      	adds	r3, r4, r3
 80060a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80060ac:	464b      	mov	r3, r9
 80060ae:	eb45 0303 	adc.w	r3, r5, r3
 80060b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80060b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	2200      	movs	r2, #0
 80060be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80060c2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80060c6:	f04f 0200 	mov.w	r2, #0
 80060ca:	f04f 0300 	mov.w	r3, #0
 80060ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80060d2:	4629      	mov	r1, r5
 80060d4:	008b      	lsls	r3, r1, #2
 80060d6:	4621      	mov	r1, r4
 80060d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060dc:	4621      	mov	r1, r4
 80060de:	008a      	lsls	r2, r1, #2
 80060e0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80060e4:	f7fa fa98 	bl	8000618 <__aeabi_uldivmod>
 80060e8:	4602      	mov	r2, r0
 80060ea:	460b      	mov	r3, r1
 80060ec:	4b60      	ldr	r3, [pc, #384]	@ (8006270 <UART_SetConfig+0x4e4>)
 80060ee:	fba3 2302 	umull	r2, r3, r3, r2
 80060f2:	095b      	lsrs	r3, r3, #5
 80060f4:	011c      	lsls	r4, r3, #4
 80060f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060fa:	2200      	movs	r2, #0
 80060fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006100:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006104:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006108:	4642      	mov	r2, r8
 800610a:	464b      	mov	r3, r9
 800610c:	1891      	adds	r1, r2, r2
 800610e:	61b9      	str	r1, [r7, #24]
 8006110:	415b      	adcs	r3, r3
 8006112:	61fb      	str	r3, [r7, #28]
 8006114:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006118:	4641      	mov	r1, r8
 800611a:	1851      	adds	r1, r2, r1
 800611c:	6139      	str	r1, [r7, #16]
 800611e:	4649      	mov	r1, r9
 8006120:	414b      	adcs	r3, r1
 8006122:	617b      	str	r3, [r7, #20]
 8006124:	f04f 0200 	mov.w	r2, #0
 8006128:	f04f 0300 	mov.w	r3, #0
 800612c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006130:	4659      	mov	r1, fp
 8006132:	00cb      	lsls	r3, r1, #3
 8006134:	4651      	mov	r1, sl
 8006136:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800613a:	4651      	mov	r1, sl
 800613c:	00ca      	lsls	r2, r1, #3
 800613e:	4610      	mov	r0, r2
 8006140:	4619      	mov	r1, r3
 8006142:	4603      	mov	r3, r0
 8006144:	4642      	mov	r2, r8
 8006146:	189b      	adds	r3, r3, r2
 8006148:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800614c:	464b      	mov	r3, r9
 800614e:	460a      	mov	r2, r1
 8006150:	eb42 0303 	adc.w	r3, r2, r3
 8006154:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800615c:	685b      	ldr	r3, [r3, #4]
 800615e:	2200      	movs	r2, #0
 8006160:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006162:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006164:	f04f 0200 	mov.w	r2, #0
 8006168:	f04f 0300 	mov.w	r3, #0
 800616c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006170:	4649      	mov	r1, r9
 8006172:	008b      	lsls	r3, r1, #2
 8006174:	4641      	mov	r1, r8
 8006176:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800617a:	4641      	mov	r1, r8
 800617c:	008a      	lsls	r2, r1, #2
 800617e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006182:	f7fa fa49 	bl	8000618 <__aeabi_uldivmod>
 8006186:	4602      	mov	r2, r0
 8006188:	460b      	mov	r3, r1
 800618a:	4611      	mov	r1, r2
 800618c:	4b38      	ldr	r3, [pc, #224]	@ (8006270 <UART_SetConfig+0x4e4>)
 800618e:	fba3 2301 	umull	r2, r3, r3, r1
 8006192:	095b      	lsrs	r3, r3, #5
 8006194:	2264      	movs	r2, #100	@ 0x64
 8006196:	fb02 f303 	mul.w	r3, r2, r3
 800619a:	1acb      	subs	r3, r1, r3
 800619c:	011b      	lsls	r3, r3, #4
 800619e:	3332      	adds	r3, #50	@ 0x32
 80061a0:	4a33      	ldr	r2, [pc, #204]	@ (8006270 <UART_SetConfig+0x4e4>)
 80061a2:	fba2 2303 	umull	r2, r3, r2, r3
 80061a6:	095b      	lsrs	r3, r3, #5
 80061a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061ac:	441c      	add	r4, r3
 80061ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061b2:	2200      	movs	r2, #0
 80061b4:	673b      	str	r3, [r7, #112]	@ 0x70
 80061b6:	677a      	str	r2, [r7, #116]	@ 0x74
 80061b8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80061bc:	4642      	mov	r2, r8
 80061be:	464b      	mov	r3, r9
 80061c0:	1891      	adds	r1, r2, r2
 80061c2:	60b9      	str	r1, [r7, #8]
 80061c4:	415b      	adcs	r3, r3
 80061c6:	60fb      	str	r3, [r7, #12]
 80061c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061cc:	4641      	mov	r1, r8
 80061ce:	1851      	adds	r1, r2, r1
 80061d0:	6039      	str	r1, [r7, #0]
 80061d2:	4649      	mov	r1, r9
 80061d4:	414b      	adcs	r3, r1
 80061d6:	607b      	str	r3, [r7, #4]
 80061d8:	f04f 0200 	mov.w	r2, #0
 80061dc:	f04f 0300 	mov.w	r3, #0
 80061e0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80061e4:	4659      	mov	r1, fp
 80061e6:	00cb      	lsls	r3, r1, #3
 80061e8:	4651      	mov	r1, sl
 80061ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061ee:	4651      	mov	r1, sl
 80061f0:	00ca      	lsls	r2, r1, #3
 80061f2:	4610      	mov	r0, r2
 80061f4:	4619      	mov	r1, r3
 80061f6:	4603      	mov	r3, r0
 80061f8:	4642      	mov	r2, r8
 80061fa:	189b      	adds	r3, r3, r2
 80061fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061fe:	464b      	mov	r3, r9
 8006200:	460a      	mov	r2, r1
 8006202:	eb42 0303 	adc.w	r3, r2, r3
 8006206:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	2200      	movs	r2, #0
 8006210:	663b      	str	r3, [r7, #96]	@ 0x60
 8006212:	667a      	str	r2, [r7, #100]	@ 0x64
 8006214:	f04f 0200 	mov.w	r2, #0
 8006218:	f04f 0300 	mov.w	r3, #0
 800621c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006220:	4649      	mov	r1, r9
 8006222:	008b      	lsls	r3, r1, #2
 8006224:	4641      	mov	r1, r8
 8006226:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800622a:	4641      	mov	r1, r8
 800622c:	008a      	lsls	r2, r1, #2
 800622e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006232:	f7fa f9f1 	bl	8000618 <__aeabi_uldivmod>
 8006236:	4602      	mov	r2, r0
 8006238:	460b      	mov	r3, r1
 800623a:	4b0d      	ldr	r3, [pc, #52]	@ (8006270 <UART_SetConfig+0x4e4>)
 800623c:	fba3 1302 	umull	r1, r3, r3, r2
 8006240:	095b      	lsrs	r3, r3, #5
 8006242:	2164      	movs	r1, #100	@ 0x64
 8006244:	fb01 f303 	mul.w	r3, r1, r3
 8006248:	1ad3      	subs	r3, r2, r3
 800624a:	011b      	lsls	r3, r3, #4
 800624c:	3332      	adds	r3, #50	@ 0x32
 800624e:	4a08      	ldr	r2, [pc, #32]	@ (8006270 <UART_SetConfig+0x4e4>)
 8006250:	fba2 2303 	umull	r2, r3, r2, r3
 8006254:	095b      	lsrs	r3, r3, #5
 8006256:	f003 020f 	and.w	r2, r3, #15
 800625a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4422      	add	r2, r4
 8006262:	609a      	str	r2, [r3, #8]
}
 8006264:	bf00      	nop
 8006266:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800626a:	46bd      	mov	sp, r7
 800626c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006270:	51eb851f 	.word	0x51eb851f

08006274 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8006274:	b480      	push	{r7}
 8006276:	b083      	sub	sp, #12
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
 800627c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d123      	bne.n	80062ce <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800628e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006292:	683a      	ldr	r2, [r7, #0]
 8006294:	6851      	ldr	r1, [r2, #4]
 8006296:	683a      	ldr	r2, [r7, #0]
 8006298:	6892      	ldr	r2, [r2, #8]
 800629a:	4311      	orrs	r1, r2
 800629c:	683a      	ldr	r2, [r7, #0]
 800629e:	68d2      	ldr	r2, [r2, #12]
 80062a0:	4311      	orrs	r1, r2
 80062a2:	683a      	ldr	r2, [r7, #0]
 80062a4:	6912      	ldr	r2, [r2, #16]
 80062a6:	4311      	orrs	r1, r2
 80062a8:	683a      	ldr	r2, [r7, #0]
 80062aa:	6952      	ldr	r2, [r2, #20]
 80062ac:	4311      	orrs	r1, r2
 80062ae:	683a      	ldr	r2, [r7, #0]
 80062b0:	6992      	ldr	r2, [r2, #24]
 80062b2:	4311      	orrs	r1, r2
 80062b4:	683a      	ldr	r2, [r7, #0]
 80062b6:	69d2      	ldr	r2, [r2, #28]
 80062b8:	4311      	orrs	r1, r2
 80062ba:	683a      	ldr	r2, [r7, #0]
 80062bc:	6a12      	ldr	r2, [r2, #32]
 80062be:	4311      	orrs	r1, r2
 80062c0:	683a      	ldr	r2, [r7, #0]
 80062c2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80062c4:	430a      	orrs	r2, r1
 80062c6:	431a      	orrs	r2, r3
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	601a      	str	r2, [r3, #0]
 80062cc:	e028      	b.n	8006320 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	69d9      	ldr	r1, [r3, #28]
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	6a1b      	ldr	r3, [r3, #32]
 80062de:	4319      	orrs	r1, r3
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e4:	430b      	orrs	r3, r1
 80062e6:	431a      	orrs	r2, r3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80062f4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80062f8:	683a      	ldr	r2, [r7, #0]
 80062fa:	6851      	ldr	r1, [r2, #4]
 80062fc:	683a      	ldr	r2, [r7, #0]
 80062fe:	6892      	ldr	r2, [r2, #8]
 8006300:	4311      	orrs	r1, r2
 8006302:	683a      	ldr	r2, [r7, #0]
 8006304:	68d2      	ldr	r2, [r2, #12]
 8006306:	4311      	orrs	r1, r2
 8006308:	683a      	ldr	r2, [r7, #0]
 800630a:	6912      	ldr	r2, [r2, #16]
 800630c:	4311      	orrs	r1, r2
 800630e:	683a      	ldr	r2, [r7, #0]
 8006310:	6952      	ldr	r2, [r2, #20]
 8006312:	4311      	orrs	r1, r2
 8006314:	683a      	ldr	r2, [r7, #0]
 8006316:	6992      	ldr	r2, [r2, #24]
 8006318:	430a      	orrs	r2, r1
 800631a:	431a      	orrs	r2, r3
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8006320:	2300      	movs	r3, #0
}
 8006322:	4618      	mov	r0, r3
 8006324:	370c      	adds	r7, #12
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr

0800632e <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800632e:	b480      	push	{r7}
 8006330:	b085      	sub	sp, #20
 8006332:	af00      	add	r7, sp, #0
 8006334:	60f8      	str	r0, [r7, #12]
 8006336:	60b9      	str	r1, [r7, #8]
 8006338:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d128      	bne.n	8006392 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	1e59      	subs	r1, r3, #1
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	3b01      	subs	r3, #1
 8006354:	011b      	lsls	r3, r3, #4
 8006356:	4319      	orrs	r1, r3
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	3b01      	subs	r3, #1
 800635e:	021b      	lsls	r3, r3, #8
 8006360:	4319      	orrs	r1, r3
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	3b01      	subs	r3, #1
 8006368:	031b      	lsls	r3, r3, #12
 800636a:	4319      	orrs	r1, r3
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	691b      	ldr	r3, [r3, #16]
 8006370:	3b01      	subs	r3, #1
 8006372:	041b      	lsls	r3, r3, #16
 8006374:	4319      	orrs	r1, r3
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	695b      	ldr	r3, [r3, #20]
 800637a:	3b01      	subs	r3, #1
 800637c:	051b      	lsls	r3, r3, #20
 800637e:	4319      	orrs	r1, r3
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	699b      	ldr	r3, [r3, #24]
 8006384:	3b01      	subs	r3, #1
 8006386:	061b      	lsls	r3, r3, #24
 8006388:	430b      	orrs	r3, r1
 800638a:	431a      	orrs	r2, r3
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	609a      	str	r2, [r3, #8]
 8006390:	e02f      	b.n	80063f2 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800639a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800639e:	68ba      	ldr	r2, [r7, #8]
 80063a0:	68d2      	ldr	r2, [r2, #12]
 80063a2:	3a01      	subs	r2, #1
 80063a4:	0311      	lsls	r1, r2, #12
 80063a6:	68ba      	ldr	r2, [r7, #8]
 80063a8:	6952      	ldr	r2, [r2, #20]
 80063aa:	3a01      	subs	r2, #1
 80063ac:	0512      	lsls	r2, r2, #20
 80063ae:	430a      	orrs	r2, r1
 80063b0:	431a      	orrs	r2, r3
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	1e59      	subs	r1, r3, #1
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	3b01      	subs	r3, #1
 80063ca:	011b      	lsls	r3, r3, #4
 80063cc:	4319      	orrs	r1, r3
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	3b01      	subs	r3, #1
 80063d4:	021b      	lsls	r3, r3, #8
 80063d6:	4319      	orrs	r1, r3
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	691b      	ldr	r3, [r3, #16]
 80063dc:	3b01      	subs	r3, #1
 80063de:	041b      	lsls	r3, r3, #16
 80063e0:	4319      	orrs	r1, r3
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	699b      	ldr	r3, [r3, #24]
 80063e6:	3b01      	subs	r3, #1
 80063e8:	061b      	lsls	r3, r3, #24
 80063ea:	430b      	orrs	r3, r1
 80063ec:	431a      	orrs	r2, r3
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80063f2:	2300      	movs	r3, #0
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3714      	adds	r7, #20
 80063f8:	46bd      	mov	sp, r7
 80063fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fe:	4770      	bx	lr

08006400 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006400:	b480      	push	{r7}
 8006402:	b083      	sub	sp, #12
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	689b      	ldr	r3, [r3, #8]
 800640c:	f043 0201 	orr.w	r2, r3, #1
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006414:	2300      	movs	r3, #0
}
 8006416:	4618      	mov	r0, r3
 8006418:	370c      	adds	r7, #12
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr

08006422 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006422:	b480      	push	{r7}
 8006424:	b083      	sub	sp, #12
 8006426:	af00      	add	r7, sp, #0
 8006428:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	f023 0201 	bic.w	r2, r3, #1
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006436:	2300      	movs	r3, #0
}
 8006438:	4618      	mov	r0, r3
 800643a:	370c      	adds	r7, #12
 800643c:	46bd      	mov	sp, r7
 800643e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006442:	4770      	bx	lr

08006444 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006444:	b480      	push	{r7}
 8006446:	b085      	sub	sp, #20
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
 800644c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800644e:	2300      	movs	r3, #0
 8006450:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	3301      	adds	r3, #1
 8006456:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800645e:	d901      	bls.n	8006464 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006460:	2303      	movs	r3, #3
 8006462:	e01b      	b.n	800649c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	691b      	ldr	r3, [r3, #16]
 8006468:	2b00      	cmp	r3, #0
 800646a:	daf2      	bge.n	8006452 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800646c:	2300      	movs	r3, #0
 800646e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	019b      	lsls	r3, r3, #6
 8006474:	f043 0220 	orr.w	r2, r3, #32
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	3301      	adds	r3, #1
 8006480:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006488:	d901      	bls.n	800648e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800648a:	2303      	movs	r3, #3
 800648c:	e006      	b.n	800649c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	691b      	ldr	r3, [r3, #16]
 8006492:	f003 0320 	and.w	r3, r3, #32
 8006496:	2b20      	cmp	r3, #32
 8006498:	d0f0      	beq.n	800647c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800649a:	2300      	movs	r3, #0
}
 800649c:	4618      	mov	r0, r3
 800649e:	3714      	adds	r7, #20
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr

080064a8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b085      	sub	sp, #20
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80064b0:	2300      	movs	r3, #0
 80064b2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	3301      	adds	r3, #1
 80064b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064c0:	d901      	bls.n	80064c6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80064c2:	2303      	movs	r3, #3
 80064c4:	e018      	b.n	80064f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	691b      	ldr	r3, [r3, #16]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	daf2      	bge.n	80064b4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80064ce:	2300      	movs	r3, #0
 80064d0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2210      	movs	r2, #16
 80064d6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	3301      	adds	r3, #1
 80064dc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064e4:	d901      	bls.n	80064ea <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80064e6:	2303      	movs	r3, #3
 80064e8:	e006      	b.n	80064f8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	691b      	ldr	r3, [r3, #16]
 80064ee:	f003 0310 	and.w	r3, r3, #16
 80064f2:	2b10      	cmp	r3, #16
 80064f4:	d0f0      	beq.n	80064d8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80064f6:	2300      	movs	r3, #0
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3714      	adds	r7, #20
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr

08006504 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006504:	b480      	push	{r7}
 8006506:	b08b      	sub	sp, #44	@ 0x2c
 8006508:	af00      	add	r7, sp, #0
 800650a:	60f8      	str	r0, [r7, #12]
 800650c:	60b9      	str	r1, [r7, #8]
 800650e:	4613      	mov	r3, r2
 8006510:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800651a:	88fb      	ldrh	r3, [r7, #6]
 800651c:	089b      	lsrs	r3, r3, #2
 800651e:	b29b      	uxth	r3, r3
 8006520:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006522:	88fb      	ldrh	r3, [r7, #6]
 8006524:	f003 0303 	and.w	r3, r3, #3
 8006528:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800652a:	2300      	movs	r3, #0
 800652c:	623b      	str	r3, [r7, #32]
 800652e:	e014      	b.n	800655a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006530:	69bb      	ldr	r3, [r7, #24]
 8006532:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800653a:	601a      	str	r2, [r3, #0]
    pDest++;
 800653c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800653e:	3301      	adds	r3, #1
 8006540:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006544:	3301      	adds	r3, #1
 8006546:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654a:	3301      	adds	r3, #1
 800654c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800654e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006550:	3301      	adds	r3, #1
 8006552:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006554:	6a3b      	ldr	r3, [r7, #32]
 8006556:	3301      	adds	r3, #1
 8006558:	623b      	str	r3, [r7, #32]
 800655a:	6a3a      	ldr	r2, [r7, #32]
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	429a      	cmp	r2, r3
 8006560:	d3e6      	bcc.n	8006530 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006562:	8bfb      	ldrh	r3, [r7, #30]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d01e      	beq.n	80065a6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006568:	2300      	movs	r3, #0
 800656a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800656c:	69bb      	ldr	r3, [r7, #24]
 800656e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006572:	461a      	mov	r2, r3
 8006574:	f107 0310 	add.w	r3, r7, #16
 8006578:	6812      	ldr	r2, [r2, #0]
 800657a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800657c:	693a      	ldr	r2, [r7, #16]
 800657e:	6a3b      	ldr	r3, [r7, #32]
 8006580:	b2db      	uxtb	r3, r3
 8006582:	00db      	lsls	r3, r3, #3
 8006584:	fa22 f303 	lsr.w	r3, r2, r3
 8006588:	b2da      	uxtb	r2, r3
 800658a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800658c:	701a      	strb	r2, [r3, #0]
      i++;
 800658e:	6a3b      	ldr	r3, [r7, #32]
 8006590:	3301      	adds	r3, #1
 8006592:	623b      	str	r3, [r7, #32]
      pDest++;
 8006594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006596:	3301      	adds	r3, #1
 8006598:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800659a:	8bfb      	ldrh	r3, [r7, #30]
 800659c:	3b01      	subs	r3, #1
 800659e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80065a0:	8bfb      	ldrh	r3, [r7, #30]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d1ea      	bne.n	800657c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80065a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	372c      	adds	r7, #44	@ 0x2c
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b085      	sub	sp, #20
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	695b      	ldr	r3, [r3, #20]
 80065c0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	699b      	ldr	r3, [r3, #24]
 80065c6:	68fa      	ldr	r2, [r7, #12]
 80065c8:	4013      	ands	r3, r2
 80065ca:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80065cc:	68fb      	ldr	r3, [r7, #12]
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3714      	adds	r7, #20
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr

080065da <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80065da:	b480      	push	{r7}
 80065dc:	b085      	sub	sp, #20
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
 80065e2:	460b      	mov	r3, r1
 80065e4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80065ea:	78fb      	ldrb	r3, [r7, #3]
 80065ec:	015a      	lsls	r2, r3, #5
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	4413      	add	r3, r2
 80065f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80065fa:	78fb      	ldrb	r3, [r7, #3]
 80065fc:	015a      	lsls	r2, r3, #5
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	4413      	add	r3, r2
 8006602:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	68ba      	ldr	r2, [r7, #8]
 800660a:	4013      	ands	r3, r2
 800660c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800660e:	68bb      	ldr	r3, [r7, #8]
}
 8006610:	4618      	mov	r0, r3
 8006612:	3714      	adds	r7, #20
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr

0800661c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800661c:	b480      	push	{r7}
 800661e:	b083      	sub	sp, #12
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	695b      	ldr	r3, [r3, #20]
 8006628:	f003 0301 	and.w	r3, r3, #1
}
 800662c:	4618      	mov	r0, r3
 800662e:	370c      	adds	r7, #12
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr

08006638 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8006638:	b480      	push	{r7}
 800663a:	b085      	sub	sp, #20
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	460b      	mov	r3, r1
 8006642:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	68fa      	ldr	r2, [r7, #12]
 8006652:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006656:	f023 0303 	bic.w	r3, r3, #3
 800665a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	78fb      	ldrb	r3, [r7, #3]
 8006666:	f003 0303 	and.w	r3, r3, #3
 800666a:	68f9      	ldr	r1, [r7, #12]
 800666c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006670:	4313      	orrs	r3, r2
 8006672:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8006674:	78fb      	ldrb	r3, [r7, #3]
 8006676:	2b01      	cmp	r3, #1
 8006678:	d107      	bne.n	800668a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006680:	461a      	mov	r2, r3
 8006682:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006686:	6053      	str	r3, [r2, #4]
 8006688:	e00c      	b.n	80066a4 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800668a:	78fb      	ldrb	r3, [r7, #3]
 800668c:	2b02      	cmp	r3, #2
 800668e:	d107      	bne.n	80066a0 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006696:	461a      	mov	r2, r3
 8006698:	f241 7370 	movw	r3, #6000	@ 0x1770
 800669c:	6053      	str	r3, [r2, #4]
 800669e:	e001      	b.n	80066a4 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	e000      	b.n	80066a6 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3714      	adds	r7, #20
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr

080066b2 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80066b2:	b480      	push	{r7}
 80066b4:	b085      	sub	sp, #20
 80066b6:	af00      	add	r7, sp, #0
 80066b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80066c4:	695b      	ldr	r3, [r3, #20]
 80066c6:	b29b      	uxth	r3, r3
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3714      	adds	r7, #20
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr

080066d4 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b089      	sub	sp, #36	@ 0x24
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	460b      	mov	r3, r1
 80066de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80066e4:	78fb      	ldrb	r3, [r7, #3]
 80066e6:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80066e8:	2300      	movs	r3, #0
 80066ea:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80066ec:	69bb      	ldr	r3, [r7, #24]
 80066ee:	015a      	lsls	r2, r3, #5
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	4413      	add	r3, r2
 80066f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	0c9b      	lsrs	r3, r3, #18
 80066fc:	f003 0303 	and.w	r3, r3, #3
 8006700:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006702:	69bb      	ldr	r3, [r7, #24]
 8006704:	015a      	lsls	r2, r3, #5
 8006706:	69fb      	ldr	r3, [r7, #28]
 8006708:	4413      	add	r3, r2
 800670a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	0fdb      	lsrs	r3, r3, #31
 8006712:	f003 0301 	and.w	r3, r3, #1
 8006716:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8006718:	69bb      	ldr	r3, [r7, #24]
 800671a:	015a      	lsls	r2, r3, #5
 800671c:	69fb      	ldr	r3, [r7, #28]
 800671e:	4413      	add	r3, r2
 8006720:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	0fdb      	lsrs	r3, r3, #31
 8006728:	f003 0301 	and.w	r3, r3, #1
 800672c:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	f003 0320 	and.w	r3, r3, #32
 8006736:	2b20      	cmp	r3, #32
 8006738:	d10d      	bne.n	8006756 <USB_HC_Halt+0x82>
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d10a      	bne.n	8006756 <USB_HC_Halt+0x82>
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d005      	beq.n	8006752 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	2b01      	cmp	r3, #1
 800674a:	d002      	beq.n	8006752 <USB_HC_Halt+0x7e>
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	2b03      	cmp	r3, #3
 8006750:	d101      	bne.n	8006756 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006752:	2300      	movs	r3, #0
 8006754:	e0d8      	b.n	8006908 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006756:	697b      	ldr	r3, [r7, #20]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d002      	beq.n	8006762 <USB_HC_Halt+0x8e>
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	2b02      	cmp	r3, #2
 8006760:	d173      	bne.n	800684a <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006762:	69bb      	ldr	r3, [r7, #24]
 8006764:	015a      	lsls	r2, r3, #5
 8006766:	69fb      	ldr	r3, [r7, #28]
 8006768:	4413      	add	r3, r2
 800676a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	69ba      	ldr	r2, [r7, #24]
 8006772:	0151      	lsls	r1, r2, #5
 8006774:	69fa      	ldr	r2, [r7, #28]
 8006776:	440a      	add	r2, r1
 8006778:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800677c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006780:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	689b      	ldr	r3, [r3, #8]
 8006786:	f003 0320 	and.w	r3, r3, #32
 800678a:	2b00      	cmp	r3, #0
 800678c:	d14a      	bne.n	8006824 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006792:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006796:	2b00      	cmp	r3, #0
 8006798:	d133      	bne.n	8006802 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800679a:	69bb      	ldr	r3, [r7, #24]
 800679c:	015a      	lsls	r2, r3, #5
 800679e:	69fb      	ldr	r3, [r7, #28]
 80067a0:	4413      	add	r3, r2
 80067a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	69ba      	ldr	r2, [r7, #24]
 80067aa:	0151      	lsls	r1, r2, #5
 80067ac:	69fa      	ldr	r2, [r7, #28]
 80067ae:	440a      	add	r2, r1
 80067b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80067b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80067b8:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80067ba:	69bb      	ldr	r3, [r7, #24]
 80067bc:	015a      	lsls	r2, r3, #5
 80067be:	69fb      	ldr	r3, [r7, #28]
 80067c0:	4413      	add	r3, r2
 80067c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	69ba      	ldr	r2, [r7, #24]
 80067ca:	0151      	lsls	r1, r2, #5
 80067cc:	69fa      	ldr	r2, [r7, #28]
 80067ce:	440a      	add	r2, r1
 80067d0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80067d4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80067d8:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	3301      	adds	r3, #1
 80067de:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80067e6:	d82e      	bhi.n	8006846 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80067e8:	69bb      	ldr	r3, [r7, #24]
 80067ea:	015a      	lsls	r2, r3, #5
 80067ec:	69fb      	ldr	r3, [r7, #28]
 80067ee:	4413      	add	r3, r2
 80067f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80067fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80067fe:	d0ec      	beq.n	80067da <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006800:	e081      	b.n	8006906 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006802:	69bb      	ldr	r3, [r7, #24]
 8006804:	015a      	lsls	r2, r3, #5
 8006806:	69fb      	ldr	r3, [r7, #28]
 8006808:	4413      	add	r3, r2
 800680a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	69ba      	ldr	r2, [r7, #24]
 8006812:	0151      	lsls	r1, r2, #5
 8006814:	69fa      	ldr	r2, [r7, #28]
 8006816:	440a      	add	r2, r1
 8006818:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800681c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006820:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006822:	e070      	b.n	8006906 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006824:	69bb      	ldr	r3, [r7, #24]
 8006826:	015a      	lsls	r2, r3, #5
 8006828:	69fb      	ldr	r3, [r7, #28]
 800682a:	4413      	add	r3, r2
 800682c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	69ba      	ldr	r2, [r7, #24]
 8006834:	0151      	lsls	r1, r2, #5
 8006836:	69fa      	ldr	r2, [r7, #28]
 8006838:	440a      	add	r2, r1
 800683a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800683e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006842:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006844:	e05f      	b.n	8006906 <USB_HC_Halt+0x232>
            break;
 8006846:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006848:	e05d      	b.n	8006906 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800684a:	69bb      	ldr	r3, [r7, #24]
 800684c:	015a      	lsls	r2, r3, #5
 800684e:	69fb      	ldr	r3, [r7, #28]
 8006850:	4413      	add	r3, r2
 8006852:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	69ba      	ldr	r2, [r7, #24]
 800685a:	0151      	lsls	r1, r2, #5
 800685c:	69fa      	ldr	r2, [r7, #28]
 800685e:	440a      	add	r2, r1
 8006860:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006864:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006868:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800686a:	69fb      	ldr	r3, [r7, #28]
 800686c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006870:	691b      	ldr	r3, [r3, #16]
 8006872:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006876:	2b00      	cmp	r3, #0
 8006878:	d133      	bne.n	80068e2 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800687a:	69bb      	ldr	r3, [r7, #24]
 800687c:	015a      	lsls	r2, r3, #5
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	4413      	add	r3, r2
 8006882:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	69ba      	ldr	r2, [r7, #24]
 800688a:	0151      	lsls	r1, r2, #5
 800688c:	69fa      	ldr	r2, [r7, #28]
 800688e:	440a      	add	r2, r1
 8006890:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006894:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006898:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800689a:	69bb      	ldr	r3, [r7, #24]
 800689c:	015a      	lsls	r2, r3, #5
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	4413      	add	r3, r2
 80068a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	69ba      	ldr	r2, [r7, #24]
 80068aa:	0151      	lsls	r1, r2, #5
 80068ac:	69fa      	ldr	r2, [r7, #28]
 80068ae:	440a      	add	r2, r1
 80068b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068b4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80068b8:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	3301      	adds	r3, #1
 80068be:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80068c6:	d81d      	bhi.n	8006904 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80068c8:	69bb      	ldr	r3, [r7, #24]
 80068ca:	015a      	lsls	r2, r3, #5
 80068cc:	69fb      	ldr	r3, [r7, #28]
 80068ce:	4413      	add	r3, r2
 80068d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80068da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80068de:	d0ec      	beq.n	80068ba <USB_HC_Halt+0x1e6>
 80068e0:	e011      	b.n	8006906 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80068e2:	69bb      	ldr	r3, [r7, #24]
 80068e4:	015a      	lsls	r2, r3, #5
 80068e6:	69fb      	ldr	r3, [r7, #28]
 80068e8:	4413      	add	r3, r2
 80068ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	69ba      	ldr	r2, [r7, #24]
 80068f2:	0151      	lsls	r1, r2, #5
 80068f4:	69fa      	ldr	r2, [r7, #28]
 80068f6:	440a      	add	r2, r1
 80068f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80068fc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006900:	6013      	str	r3, [r2, #0]
 8006902:	e000      	b.n	8006906 <USB_HC_Halt+0x232>
          break;
 8006904:	bf00      	nop
    }
  }

  return HAL_OK;
 8006906:	2300      	movs	r3, #0
}
 8006908:	4618      	mov	r0, r3
 800690a:	3724      	adds	r7, #36	@ 0x24
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr

08006914 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b088      	sub	sp, #32
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800691c:	2300      	movs	r3, #0
 800691e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8006924:	2300      	movs	r3, #0
 8006926:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	f7ff fd7a 	bl	8006422 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800692e:	2110      	movs	r1, #16
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f7ff fd87 	bl	8006444 <USB_FlushTxFifo>
 8006936:	4603      	mov	r3, r0
 8006938:	2b00      	cmp	r3, #0
 800693a:	d001      	beq.n	8006940 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800693c:	2301      	movs	r3, #1
 800693e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006940:	6878      	ldr	r0, [r7, #4]
 8006942:	f7ff fdb1 	bl	80064a8 <USB_FlushRxFifo>
 8006946:	4603      	mov	r3, r0
 8006948:	2b00      	cmp	r3, #0
 800694a:	d001      	beq.n	8006950 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800694c:	2301      	movs	r3, #1
 800694e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006950:	2300      	movs	r3, #0
 8006952:	61bb      	str	r3, [r7, #24]
 8006954:	e01f      	b.n	8006996 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8006956:	69bb      	ldr	r3, [r7, #24]
 8006958:	015a      	lsls	r2, r3, #5
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	4413      	add	r3, r2
 800695e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800696c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006974:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800697c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800697e:	69bb      	ldr	r3, [r7, #24]
 8006980:	015a      	lsls	r2, r3, #5
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	4413      	add	r3, r2
 8006986:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800698a:	461a      	mov	r2, r3
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006990:	69bb      	ldr	r3, [r7, #24]
 8006992:	3301      	adds	r3, #1
 8006994:	61bb      	str	r3, [r7, #24]
 8006996:	69bb      	ldr	r3, [r7, #24]
 8006998:	2b0f      	cmp	r3, #15
 800699a:	d9dc      	bls.n	8006956 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800699c:	2300      	movs	r3, #0
 800699e:	61bb      	str	r3, [r7, #24]
 80069a0:	e034      	b.n	8006a0c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80069a2:	69bb      	ldr	r3, [r7, #24]
 80069a4:	015a      	lsls	r2, r3, #5
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	4413      	add	r3, r2
 80069aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80069b8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80069c0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80069c2:	693b      	ldr	r3, [r7, #16]
 80069c4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80069c8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80069ca:	69bb      	ldr	r3, [r7, #24]
 80069cc:	015a      	lsls	r2, r3, #5
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	4413      	add	r3, r2
 80069d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069d6:	461a      	mov	r2, r3
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	3301      	adds	r3, #1
 80069e0:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80069e8:	d80c      	bhi.n	8006a04 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80069ea:	69bb      	ldr	r3, [r7, #24]
 80069ec:	015a      	lsls	r2, r3, #5
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	4413      	add	r3, r2
 80069f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80069fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a00:	d0ec      	beq.n	80069dc <USB_StopHost+0xc8>
 8006a02:	e000      	b.n	8006a06 <USB_StopHost+0xf2>
        break;
 8006a04:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006a06:	69bb      	ldr	r3, [r7, #24]
 8006a08:	3301      	adds	r3, #1
 8006a0a:	61bb      	str	r3, [r7, #24]
 8006a0c:	69bb      	ldr	r3, [r7, #24]
 8006a0e:	2b0f      	cmp	r3, #15
 8006a10:	d9c7      	bls.n	80069a2 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006a18:	461a      	mov	r2, r3
 8006a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8006a1e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f04f 32ff 	mov.w	r2, #4294967295
 8006a26:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f7ff fce9 	bl	8006400 <USB_EnableGlobalInt>

  return ret;
 8006a2e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	3720      	adds	r7, #32
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b082      	sub	sp, #8
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006a46:	1c5a      	adds	r2, r3, #1
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f000 f804 	bl	8006a5c <USBH_HandleSof>
}
 8006a54:	bf00      	nop
 8006a56:	3708      	adds	r7, #8
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}

08006a5c <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b082      	sub	sp, #8
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	781b      	ldrb	r3, [r3, #0]
 8006a68:	b2db      	uxtb	r3, r3
 8006a6a:	2b0b      	cmp	r3, #11
 8006a6c:	d10a      	bne.n	8006a84 <USBH_HandleSof+0x28>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d005      	beq.n	8006a84 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006a7e:	699b      	ldr	r3, [r3, #24]
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	4798      	blx	r3
  }
}
 8006a84:	bf00      	nop
 8006a86:	3708      	adds	r7, #8
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	bd80      	pop	{r7, pc}

08006a8c <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b082      	sub	sp, #8
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2201      	movs	r2, #1
 8006a98:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	2101      	movs	r1, #1
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f000 f85b 	bl	8006b5e <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8006aa8:	bf00      	nop
}
 8006aaa:	3708      	adds	r7, #8
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8006ac8:	bf00      	nop
}
 8006aca:	370c      	adds	r7, #12
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr

08006ad4 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b082      	sub	sp, #8
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2201      	movs	r2, #1
 8006ae0:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8006af4:	2300      	movs	r3, #0
 8006af6:	2200      	movs	r2, #0
 8006af8:	2101      	movs	r1, #1
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f000 f82f 	bl	8006b5e <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8006b00:	2300      	movs	r3, #0
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3708      	adds	r7, #8
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}

08006b0a <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006b0a:	b580      	push	{r7, lr}
 8006b0c:	b082      	sub	sp, #8
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2201      	movs	r2, #1
 8006b16:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2200      	movs	r2, #0
 8006b26:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f005 f996 	bl	800be5c <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	791b      	ldrb	r3, [r3, #4]
 8006b34:	4619      	mov	r1, r3
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f000 f847 	bl	8006bca <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	795b      	ldrb	r3, [r3, #5]
 8006b40:	4619      	mov	r1, r3
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f000 f841 	bl	8006bca <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8006b48:	2300      	movs	r3, #0
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	2101      	movs	r1, #1
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f000 f805 	bl	8006b5e <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8006b54:	2300      	movs	r3, #0
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3708      	adds	r7, #8
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}

08006b5e <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8006b5e:	b580      	push	{r7, lr}
 8006b60:	b086      	sub	sp, #24
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	60f8      	str	r0, [r7, #12]
 8006b66:	607a      	str	r2, [r7, #4]
 8006b68:	603b      	str	r3, [r7, #0]
 8006b6a:	460b      	mov	r3, r1
 8006b6c:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8006b6e:	7afa      	ldrb	r2, [r7, #11]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f000 f895 	bl	8006cac <osMessageWaiting>
 8006b82:	4603      	mov	r3, r0
 8006b84:	f1c3 0310 	rsb	r3, r3, #16
 8006b88:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8006b8a:	697b      	ldr	r3, [r7, #20]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d009      	beq.n	8006ba4 <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	4619      	mov	r1, r3
 8006ba0:	f000 f844 	bl	8006c2c <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8006ba4:	bf00      	nop
 8006ba6:	3718      	adds	r7, #24
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}

08006bac <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b082      	sub	sp, #8
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	2101      	movs	r1, #1
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f7ff ffcf 	bl	8006b5e <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8006bc0:	2300      	movs	r3, #0
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3708      	adds	r7, #8
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}

08006bca <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8006bca:	b480      	push	{r7}
 8006bcc:	b083      	sub	sp, #12
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	6078      	str	r0, [r7, #4]
 8006bd2:	460b      	mov	r3, r1
 8006bd4:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8006bd6:	78fb      	ldrb	r3, [r7, #3]
 8006bd8:	2b0f      	cmp	r3, #15
 8006bda:	d80d      	bhi.n	8006bf8 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8006bdc:	78fb      	ldrb	r3, [r7, #3]
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	33e0      	adds	r3, #224	@ 0xe0
 8006be2:	009b      	lsls	r3, r3, #2
 8006be4:	4413      	add	r3, r2
 8006be6:	685a      	ldr	r2, [r3, #4]
 8006be8:	78fb      	ldrb	r3, [r7, #3]
 8006bea:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8006bee:	6879      	ldr	r1, [r7, #4]
 8006bf0:	33e0      	adds	r3, #224	@ 0xe0
 8006bf2:	009b      	lsls	r3, r3, #2
 8006bf4:	440b      	add	r3, r1
 8006bf6:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8006bf8:	2300      	movs	r3, #0
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	370c      	adds	r7, #12
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c04:	4770      	bx	lr

08006c06 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8006c06:	b480      	push	{r7}
 8006c08:	b083      	sub	sp, #12
 8006c0a:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c0c:	f3ef 8305 	mrs	r3, IPSR
 8006c10:	607b      	str	r3, [r7, #4]
  return(result);
 8006c12:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	bf14      	ite	ne
 8006c18:	2301      	movne	r3, #1
 8006c1a:	2300      	moveq	r3, #0
 8006c1c:	b2db      	uxtb	r3, r3
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	370c      	adds	r7, #12
 8006c22:	46bd      	mov	sp, r7
 8006c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c28:	4770      	bx	lr
	...

08006c2c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b086      	sub	sp, #24
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	60f8      	str	r0, [r7, #12]
 8006c34:	60b9      	str	r1, [r7, #8]
 8006c36:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d101      	bne.n	8006c4a <osMessagePut+0x1e>
    ticks = 1;
 8006c46:	2301      	movs	r3, #1
 8006c48:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8006c4a:	f7ff ffdc 	bl	8006c06 <inHandlerMode>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d018      	beq.n	8006c86 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8006c54:	f107 0210 	add.w	r2, r7, #16
 8006c58:	f107 0108 	add.w	r1, r7, #8
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	68f8      	ldr	r0, [r7, #12]
 8006c60:	f000 f9c4 	bl	8006fec <xQueueGenericSendFromISR>
 8006c64:	4603      	mov	r3, r0
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d001      	beq.n	8006c6e <osMessagePut+0x42>
      return osErrorOS;
 8006c6a:	23ff      	movs	r3, #255	@ 0xff
 8006c6c:	e018      	b.n	8006ca0 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d014      	beq.n	8006c9e <osMessagePut+0x72>
 8006c74:	4b0c      	ldr	r3, [pc, #48]	@ (8006ca8 <osMessagePut+0x7c>)
 8006c76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c7a:	601a      	str	r2, [r3, #0]
 8006c7c:	f3bf 8f4f 	dsb	sy
 8006c80:	f3bf 8f6f 	isb	sy
 8006c84:	e00b      	b.n	8006c9e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8006c86:	f107 0108 	add.w	r1, r7, #8
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	697a      	ldr	r2, [r7, #20]
 8006c8e:	68f8      	ldr	r0, [r7, #12]
 8006c90:	f000 f8aa 	bl	8006de8 <xQueueGenericSend>
 8006c94:	4603      	mov	r3, r0
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	d001      	beq.n	8006c9e <osMessagePut+0x72>
      return osErrorOS;
 8006c9a:	23ff      	movs	r3, #255	@ 0xff
 8006c9c:	e000      	b.n	8006ca0 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8006c9e:	2300      	movs	r3, #0
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3718      	adds	r7, #24
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}
 8006ca8:	e000ed04 	.word	0xe000ed04

08006cac <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b082      	sub	sp, #8
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8006cb4:	f7ff ffa7 	bl	8006c06 <inHandlerMode>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d004      	beq.n	8006cc8 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f000 fa51 	bl	8007166 <uxQueueMessagesWaitingFromISR>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	e003      	b.n	8006cd0 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f000 fa2d 	bl	8007128 <uxQueueMessagesWaiting>
 8006cce:	4603      	mov	r3, r0
  }
}
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	3708      	adds	r7, #8
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bd80      	pop	{r7, pc}

08006cd8 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b085      	sub	sp, #20
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
 8006ce0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	68fa      	ldr	r2, [r7, #12]
 8006cec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	689a      	ldr	r2, [r3, #8]
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	689b      	ldr	r3, [r3, #8]
 8006cfa:	683a      	ldr	r2, [r7, #0]
 8006cfc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	683a      	ldr	r2, [r7, #0]
 8006d02:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	687a      	ldr	r2, [r7, #4]
 8006d08:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	1c5a      	adds	r2, r3, #1
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	601a      	str	r2, [r3, #0]
}
 8006d14:	bf00      	nop
 8006d16:	3714      	adds	r7, #20
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr

08006d20 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d20:	b480      	push	{r7}
 8006d22:	b085      	sub	sp, #20
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
 8006d28:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d36:	d103      	bne.n	8006d40 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	691b      	ldr	r3, [r3, #16]
 8006d3c:	60fb      	str	r3, [r7, #12]
 8006d3e:	e00c      	b.n	8006d5a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	3308      	adds	r3, #8
 8006d44:	60fb      	str	r3, [r7, #12]
 8006d46:	e002      	b.n	8006d4e <vListInsert+0x2e>
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	60fb      	str	r3, [r7, #12]
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	68ba      	ldr	r2, [r7, #8]
 8006d56:	429a      	cmp	r2, r3
 8006d58:	d2f6      	bcs.n	8006d48 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	685a      	ldr	r2, [r3, #4]
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	683a      	ldr	r2, [r7, #0]
 8006d68:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	683a      	ldr	r2, [r7, #0]
 8006d74:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	1c5a      	adds	r2, r3, #1
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	601a      	str	r2, [r3, #0]
}
 8006d86:	bf00      	nop
 8006d88:	3714      	adds	r7, #20
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d90:	4770      	bx	lr

08006d92 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006d92:	b480      	push	{r7}
 8006d94:	b085      	sub	sp, #20
 8006d96:	af00      	add	r7, sp, #0
 8006d98:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	687a      	ldr	r2, [r7, #4]
 8006da6:	6892      	ldr	r2, [r2, #8]
 8006da8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	689b      	ldr	r3, [r3, #8]
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	6852      	ldr	r2, [r2, #4]
 8006db2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	687a      	ldr	r2, [r7, #4]
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d103      	bne.n	8006dc6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	689a      	ldr	r2, [r3, #8]
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	1e5a      	subs	r2, r3, #1
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3714      	adds	r7, #20
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr
	...

08006de8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b08e      	sub	sp, #56	@ 0x38
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	60f8      	str	r0, [r7, #12]
 8006df0:	60b9      	str	r1, [r7, #8]
 8006df2:	607a      	str	r2, [r7, #4]
 8006df4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006df6:	2300      	movs	r3, #0
 8006df8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d10b      	bne.n	8006e1c <xQueueGenericSend+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006e04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e08:	f383 8811 	msr	BASEPRI, r3
 8006e0c:	f3bf 8f6f 	isb	sy
 8006e10:	f3bf 8f4f 	dsb	sy
 8006e14:	62bb      	str	r3, [r7, #40]	@ 0x28
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006e16:	bf00      	nop
 8006e18:	bf00      	nop
 8006e1a:	e7fd      	b.n	8006e18 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d103      	bne.n	8006e2a <xQueueGenericSend+0x42>
 8006e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d101      	bne.n	8006e2e <xQueueGenericSend+0x46>
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e000      	b.n	8006e30 <xQueueGenericSend+0x48>
 8006e2e:	2300      	movs	r3, #0
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d10b      	bne.n	8006e4c <xQueueGenericSend+0x64>
	__asm volatile
 8006e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e38:	f383 8811 	msr	BASEPRI, r3
 8006e3c:	f3bf 8f6f 	isb	sy
 8006e40:	f3bf 8f4f 	dsb	sy
 8006e44:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006e46:	bf00      	nop
 8006e48:	bf00      	nop
 8006e4a:	e7fd      	b.n	8006e48 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	2b02      	cmp	r3, #2
 8006e50:	d103      	bne.n	8006e5a <xQueueGenericSend+0x72>
 8006e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d101      	bne.n	8006e5e <xQueueGenericSend+0x76>
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e000      	b.n	8006e60 <xQueueGenericSend+0x78>
 8006e5e:	2300      	movs	r3, #0
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d10b      	bne.n	8006e7c <xQueueGenericSend+0x94>
	__asm volatile
 8006e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e68:	f383 8811 	msr	BASEPRI, r3
 8006e6c:	f3bf 8f6f 	isb	sy
 8006e70:	f3bf 8f4f 	dsb	sy
 8006e74:	623b      	str	r3, [r7, #32]
}
 8006e76:	bf00      	nop
 8006e78:	bf00      	nop
 8006e7a:	e7fd      	b.n	8006e78 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e7c:	f000 fd7e 	bl	800797c <xTaskGetSchedulerState>
 8006e80:	4603      	mov	r3, r0
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d102      	bne.n	8006e8c <xQueueGenericSend+0xa4>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d101      	bne.n	8006e90 <xQueueGenericSend+0xa8>
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e000      	b.n	8006e92 <xQueueGenericSend+0xaa>
 8006e90:	2300      	movs	r3, #0
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d10b      	bne.n	8006eae <xQueueGenericSend+0xc6>
	__asm volatile
 8006e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e9a:	f383 8811 	msr	BASEPRI, r3
 8006e9e:	f3bf 8f6f 	isb	sy
 8006ea2:	f3bf 8f4f 	dsb	sy
 8006ea6:	61fb      	str	r3, [r7, #28]
}
 8006ea8:	bf00      	nop
 8006eaa:	bf00      	nop
 8006eac:	e7fd      	b.n	8006eaa <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006eae:	f000 fe8b 	bl	8007bc8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eb4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d302      	bcc.n	8006ec4 <xQueueGenericSend+0xdc>
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	2b02      	cmp	r3, #2
 8006ec2:	d129      	bne.n	8006f18 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006ec4:	683a      	ldr	r2, [r7, #0]
 8006ec6:	68b9      	ldr	r1, [r7, #8]
 8006ec8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006eca:	f000 f96b 	bl	80071a4 <prvCopyDataToQueue>
 8006ece:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d010      	beq.n	8006efa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006eda:	3324      	adds	r3, #36	@ 0x24
 8006edc:	4618      	mov	r0, r3
 8006ede:	f000 fc43 	bl	8007768 <xTaskRemoveFromEventList>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d013      	beq.n	8006f10 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006ee8:	4b3f      	ldr	r3, [pc, #252]	@ (8006fe8 <xQueueGenericSend+0x200>)
 8006eea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006eee:	601a      	str	r2, [r3, #0]
 8006ef0:	f3bf 8f4f 	dsb	sy
 8006ef4:	f3bf 8f6f 	isb	sy
 8006ef8:	e00a      	b.n	8006f10 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d007      	beq.n	8006f10 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006f00:	4b39      	ldr	r3, [pc, #228]	@ (8006fe8 <xQueueGenericSend+0x200>)
 8006f02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f06:	601a      	str	r2, [r3, #0]
 8006f08:	f3bf 8f4f 	dsb	sy
 8006f0c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006f10:	f000 fe8c 	bl	8007c2c <vPortExitCritical>
				return pdPASS;
 8006f14:	2301      	movs	r3, #1
 8006f16:	e063      	b.n	8006fe0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d103      	bne.n	8006f26 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006f1e:	f000 fe85 	bl	8007c2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006f22:	2300      	movs	r3, #0
 8006f24:	e05c      	b.n	8006fe0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d106      	bne.n	8006f3a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006f2c:	f107 0314 	add.w	r3, r7, #20
 8006f30:	4618      	mov	r0, r3
 8006f32:	f000 fc7d 	bl	8007830 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006f36:	2301      	movs	r3, #1
 8006f38:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006f3a:	f000 fe77 	bl	8007c2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006f3e:	f000 fa05 	bl	800734c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006f42:	f000 fe41 	bl	8007bc8 <vPortEnterCritical>
 8006f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f4c:	b25b      	sxtb	r3, r3
 8006f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f52:	d103      	bne.n	8006f5c <xQueueGenericSend+0x174>
 8006f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f56:	2200      	movs	r2, #0
 8006f58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f62:	b25b      	sxtb	r3, r3
 8006f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f68:	d103      	bne.n	8006f72 <xQueueGenericSend+0x18a>
 8006f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f72:	f000 fe5b 	bl	8007c2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006f76:	1d3a      	adds	r2, r7, #4
 8006f78:	f107 0314 	add.w	r3, r7, #20
 8006f7c:	4611      	mov	r1, r2
 8006f7e:	4618      	mov	r0, r3
 8006f80:	f000 fc6c 	bl	800785c <xTaskCheckForTimeOut>
 8006f84:	4603      	mov	r3, r0
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d124      	bne.n	8006fd4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006f8a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006f8c:	f000 f9c6 	bl	800731c <prvIsQueueFull>
 8006f90:	4603      	mov	r3, r0
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d018      	beq.n	8006fc8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f98:	3310      	adds	r3, #16
 8006f9a:	687a      	ldr	r2, [r7, #4]
 8006f9c:	4611      	mov	r1, r2
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f000 fbbc 	bl	800771c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006fa4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006fa6:	f000 f967 	bl	8007278 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006faa:	f000 f9dd 	bl	8007368 <xTaskResumeAll>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	f47f af7c 	bne.w	8006eae <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8006fe8 <xQueueGenericSend+0x200>)
 8006fb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fbc:	601a      	str	r2, [r3, #0]
 8006fbe:	f3bf 8f4f 	dsb	sy
 8006fc2:	f3bf 8f6f 	isb	sy
 8006fc6:	e772      	b.n	8006eae <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006fc8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006fca:	f000 f955 	bl	8007278 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006fce:	f000 f9cb 	bl	8007368 <xTaskResumeAll>
 8006fd2:	e76c      	b.n	8006eae <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006fd4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006fd6:	f000 f94f 	bl	8007278 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006fda:	f000 f9c5 	bl	8007368 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006fde:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3738      	adds	r7, #56	@ 0x38
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}
 8006fe8:	e000ed04 	.word	0xe000ed04

08006fec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b090      	sub	sp, #64	@ 0x40
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	60f8      	str	r0, [r7, #12]
 8006ff4:	60b9      	str	r1, [r7, #8]
 8006ff6:	607a      	str	r2, [r7, #4]
 8006ff8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007000:	2b00      	cmp	r3, #0
 8007002:	d10b      	bne.n	800701c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007008:	f383 8811 	msr	BASEPRI, r3
 800700c:	f3bf 8f6f 	isb	sy
 8007010:	f3bf 8f4f 	dsb	sy
 8007014:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007016:	bf00      	nop
 8007018:	bf00      	nop
 800701a:	e7fd      	b.n	8007018 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d103      	bne.n	800702a <xQueueGenericSendFromISR+0x3e>
 8007022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007026:	2b00      	cmp	r3, #0
 8007028:	d101      	bne.n	800702e <xQueueGenericSendFromISR+0x42>
 800702a:	2301      	movs	r3, #1
 800702c:	e000      	b.n	8007030 <xQueueGenericSendFromISR+0x44>
 800702e:	2300      	movs	r3, #0
 8007030:	2b00      	cmp	r3, #0
 8007032:	d10b      	bne.n	800704c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007038:	f383 8811 	msr	BASEPRI, r3
 800703c:	f3bf 8f6f 	isb	sy
 8007040:	f3bf 8f4f 	dsb	sy
 8007044:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007046:	bf00      	nop
 8007048:	bf00      	nop
 800704a:	e7fd      	b.n	8007048 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	2b02      	cmp	r3, #2
 8007050:	d103      	bne.n	800705a <xQueueGenericSendFromISR+0x6e>
 8007052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007054:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007056:	2b01      	cmp	r3, #1
 8007058:	d101      	bne.n	800705e <xQueueGenericSendFromISR+0x72>
 800705a:	2301      	movs	r3, #1
 800705c:	e000      	b.n	8007060 <xQueueGenericSendFromISR+0x74>
 800705e:	2300      	movs	r3, #0
 8007060:	2b00      	cmp	r3, #0
 8007062:	d10b      	bne.n	800707c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007068:	f383 8811 	msr	BASEPRI, r3
 800706c:	f3bf 8f6f 	isb	sy
 8007070:	f3bf 8f4f 	dsb	sy
 8007074:	623b      	str	r3, [r7, #32]
}
 8007076:	bf00      	nop
 8007078:	bf00      	nop
 800707a:	e7fd      	b.n	8007078 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800707c:	f000 fe56 	bl	8007d2c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007080:	f3ef 8211 	mrs	r2, BASEPRI
 8007084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007088:	f383 8811 	msr	BASEPRI, r3
 800708c:	f3bf 8f6f 	isb	sy
 8007090:	f3bf 8f4f 	dsb	sy
 8007094:	61fa      	str	r2, [r7, #28]
 8007096:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007098:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800709a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800709c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800709e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80070a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070a4:	429a      	cmp	r2, r3
 80070a6:	d302      	bcc.n	80070ae <xQueueGenericSendFromISR+0xc2>
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	2b02      	cmp	r3, #2
 80070ac:	d12f      	bne.n	800710e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80070ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80070b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80070b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80070be:	683a      	ldr	r2, [r7, #0]
 80070c0:	68b9      	ldr	r1, [r7, #8]
 80070c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80070c4:	f000 f86e 	bl	80071a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80070c8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80070cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070d0:	d112      	bne.n	80070f8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80070d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d016      	beq.n	8007108 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80070da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070dc:	3324      	adds	r3, #36	@ 0x24
 80070de:	4618      	mov	r0, r3
 80070e0:	f000 fb42 	bl	8007768 <xTaskRemoveFromEventList>
 80070e4:	4603      	mov	r3, r0
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d00e      	beq.n	8007108 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d00b      	beq.n	8007108 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2201      	movs	r2, #1
 80070f4:	601a      	str	r2, [r3, #0]
 80070f6:	e007      	b.n	8007108 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80070f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80070fc:	3301      	adds	r3, #1
 80070fe:	b2db      	uxtb	r3, r3
 8007100:	b25a      	sxtb	r2, r3
 8007102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007104:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007108:	2301      	movs	r3, #1
 800710a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800710c:	e001      	b.n	8007112 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800710e:	2300      	movs	r3, #0
 8007110:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007112:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007114:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800711c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800711e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007120:	4618      	mov	r0, r3
 8007122:	3740      	adds	r7, #64	@ 0x40
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}

08007128 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b084      	sub	sp, #16
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d10b      	bne.n	800714e <uxQueueMessagesWaiting+0x26>
	__asm volatile
 8007136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800713a:	f383 8811 	msr	BASEPRI, r3
 800713e:	f3bf 8f6f 	isb	sy
 8007142:	f3bf 8f4f 	dsb	sy
 8007146:	60bb      	str	r3, [r7, #8]
}
 8007148:	bf00      	nop
 800714a:	bf00      	nop
 800714c:	e7fd      	b.n	800714a <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800714e:	f000 fd3b 	bl	8007bc8 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007156:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8007158:	f000 fd68 	bl	8007c2c <vPortExitCritical>

	return uxReturn;
 800715c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800715e:	4618      	mov	r0, r3
 8007160:	3710      	adds	r7, #16
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}

08007166 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8007166:	b480      	push	{r7}
 8007168:	b087      	sub	sp, #28
 800716a:	af00      	add	r7, sp, #0
 800716c:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d10b      	bne.n	8007190 <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 8007178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800717c:	f383 8811 	msr	BASEPRI, r3
 8007180:	f3bf 8f6f 	isb	sy
 8007184:	f3bf 8f4f 	dsb	sy
 8007188:	60fb      	str	r3, [r7, #12]
}
 800718a:	bf00      	nop
 800718c:	bf00      	nop
 800718e:	e7fd      	b.n	800718c <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007194:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8007196:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8007198:	4618      	mov	r0, r3
 800719a:	371c      	adds	r7, #28
 800719c:	46bd      	mov	sp, r7
 800719e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a2:	4770      	bx	lr

080071a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b086      	sub	sp, #24
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	60f8      	str	r0, [r7, #12]
 80071ac:	60b9      	str	r1, [r7, #8]
 80071ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80071b0:	2300      	movs	r3, #0
 80071b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d10d      	bne.n	80071de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d14d      	bne.n	8007266 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	4618      	mov	r0, r3
 80071d0:	f000 fbf2 	bl	80079b8 <xTaskPriorityDisinherit>
 80071d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2200      	movs	r2, #0
 80071da:	609a      	str	r2, [r3, #8]
 80071dc:	e043      	b.n	8007266 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d119      	bne.n	8007218 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6858      	ldr	r0, [r3, #4]
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ec:	461a      	mov	r2, r3
 80071ee:	68b9      	ldr	r1, [r7, #8]
 80071f0:	f004 ffba 	bl	800c168 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	685a      	ldr	r2, [r3, #4]
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071fc:	441a      	add	r2, r3
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	685a      	ldr	r2, [r3, #4]
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	689b      	ldr	r3, [r3, #8]
 800720a:	429a      	cmp	r2, r3
 800720c:	d32b      	bcc.n	8007266 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681a      	ldr	r2, [r3, #0]
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	605a      	str	r2, [r3, #4]
 8007216:	e026      	b.n	8007266 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	68d8      	ldr	r0, [r3, #12]
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007220:	461a      	mov	r2, r3
 8007222:	68b9      	ldr	r1, [r7, #8]
 8007224:	f004 ffa0 	bl	800c168 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	68da      	ldr	r2, [r3, #12]
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007230:	425b      	negs	r3, r3
 8007232:	441a      	add	r2, r3
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	68da      	ldr	r2, [r3, #12]
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	429a      	cmp	r2, r3
 8007242:	d207      	bcs.n	8007254 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	689a      	ldr	r2, [r3, #8]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800724c:	425b      	negs	r3, r3
 800724e:	441a      	add	r2, r3
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2b02      	cmp	r3, #2
 8007258:	d105      	bne.n	8007266 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d002      	beq.n	8007266 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	3b01      	subs	r3, #1
 8007264:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	1c5a      	adds	r2, r3, #1
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800726e:	697b      	ldr	r3, [r7, #20]
}
 8007270:	4618      	mov	r0, r3
 8007272:	3718      	adds	r7, #24
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}

08007278 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b084      	sub	sp, #16
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007280:	f000 fca2 	bl	8007bc8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800728a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800728c:	e011      	b.n	80072b2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007292:	2b00      	cmp	r3, #0
 8007294:	d012      	beq.n	80072bc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	3324      	adds	r3, #36	@ 0x24
 800729a:	4618      	mov	r0, r3
 800729c:	f000 fa64 	bl	8007768 <xTaskRemoveFromEventList>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d001      	beq.n	80072aa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80072a6:	f000 fb3d 	bl	8007924 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80072aa:	7bfb      	ldrb	r3, [r7, #15]
 80072ac:	3b01      	subs	r3, #1
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80072b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	dce9      	bgt.n	800728e <prvUnlockQueue+0x16>
 80072ba:	e000      	b.n	80072be <prvUnlockQueue+0x46>
					break;
 80072bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	22ff      	movs	r2, #255	@ 0xff
 80072c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80072c6:	f000 fcb1 	bl	8007c2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80072ca:	f000 fc7d 	bl	8007bc8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80072d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80072d6:	e011      	b.n	80072fc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	691b      	ldr	r3, [r3, #16]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d012      	beq.n	8007306 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	3310      	adds	r3, #16
 80072e4:	4618      	mov	r0, r3
 80072e6:	f000 fa3f 	bl	8007768 <xTaskRemoveFromEventList>
 80072ea:	4603      	mov	r3, r0
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d001      	beq.n	80072f4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80072f0:	f000 fb18 	bl	8007924 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80072f4:	7bbb      	ldrb	r3, [r7, #14]
 80072f6:	3b01      	subs	r3, #1
 80072f8:	b2db      	uxtb	r3, r3
 80072fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80072fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007300:	2b00      	cmp	r3, #0
 8007302:	dce9      	bgt.n	80072d8 <prvUnlockQueue+0x60>
 8007304:	e000      	b.n	8007308 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007306:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	22ff      	movs	r2, #255	@ 0xff
 800730c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007310:	f000 fc8c 	bl	8007c2c <vPortExitCritical>
}
 8007314:	bf00      	nop
 8007316:	3710      	adds	r7, #16
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}

0800731c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b084      	sub	sp, #16
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007324:	f000 fc50 	bl	8007bc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007330:	429a      	cmp	r2, r3
 8007332:	d102      	bne.n	800733a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007334:	2301      	movs	r3, #1
 8007336:	60fb      	str	r3, [r7, #12]
 8007338:	e001      	b.n	800733e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800733a:	2300      	movs	r3, #0
 800733c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800733e:	f000 fc75 	bl	8007c2c <vPortExitCritical>

	return xReturn;
 8007342:	68fb      	ldr	r3, [r7, #12]
}
 8007344:	4618      	mov	r0, r3
 8007346:	3710      	adds	r7, #16
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}

0800734c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800734c:	b480      	push	{r7}
 800734e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007350:	4b04      	ldr	r3, [pc, #16]	@ (8007364 <vTaskSuspendAll+0x18>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	3301      	adds	r3, #1
 8007356:	4a03      	ldr	r2, [pc, #12]	@ (8007364 <vTaskSuspendAll+0x18>)
 8007358:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800735a:	bf00      	nop
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr
 8007364:	20000160 	.word	0x20000160

08007368 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b084      	sub	sp, #16
 800736c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800736e:	2300      	movs	r3, #0
 8007370:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007372:	2300      	movs	r3, #0
 8007374:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007376:	4b42      	ldr	r3, [pc, #264]	@ (8007480 <xTaskResumeAll+0x118>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d10b      	bne.n	8007396 <xTaskResumeAll+0x2e>
	__asm volatile
 800737e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007382:	f383 8811 	msr	BASEPRI, r3
 8007386:	f3bf 8f6f 	isb	sy
 800738a:	f3bf 8f4f 	dsb	sy
 800738e:	603b      	str	r3, [r7, #0]
}
 8007390:	bf00      	nop
 8007392:	bf00      	nop
 8007394:	e7fd      	b.n	8007392 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007396:	f000 fc17 	bl	8007bc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800739a:	4b39      	ldr	r3, [pc, #228]	@ (8007480 <xTaskResumeAll+0x118>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	3b01      	subs	r3, #1
 80073a0:	4a37      	ldr	r2, [pc, #220]	@ (8007480 <xTaskResumeAll+0x118>)
 80073a2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073a4:	4b36      	ldr	r3, [pc, #216]	@ (8007480 <xTaskResumeAll+0x118>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d161      	bne.n	8007470 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80073ac:	4b35      	ldr	r3, [pc, #212]	@ (8007484 <xTaskResumeAll+0x11c>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d05d      	beq.n	8007470 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80073b4:	e02e      	b.n	8007414 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073b6:	4b34      	ldr	r3, [pc, #208]	@ (8007488 <xTaskResumeAll+0x120>)
 80073b8:	68db      	ldr	r3, [r3, #12]
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	3318      	adds	r3, #24
 80073c2:	4618      	mov	r0, r3
 80073c4:	f7ff fce5 	bl	8006d92 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	3304      	adds	r3, #4
 80073cc:	4618      	mov	r0, r3
 80073ce:	f7ff fce0 	bl	8006d92 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073d6:	2201      	movs	r2, #1
 80073d8:	409a      	lsls	r2, r3
 80073da:	4b2c      	ldr	r3, [pc, #176]	@ (800748c <xTaskResumeAll+0x124>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4313      	orrs	r3, r2
 80073e0:	4a2a      	ldr	r2, [pc, #168]	@ (800748c <xTaskResumeAll+0x124>)
 80073e2:	6013      	str	r3, [r2, #0]
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073e8:	4613      	mov	r3, r2
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	4413      	add	r3, r2
 80073ee:	009b      	lsls	r3, r3, #2
 80073f0:	4a27      	ldr	r2, [pc, #156]	@ (8007490 <xTaskResumeAll+0x128>)
 80073f2:	441a      	add	r2, r3
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	3304      	adds	r3, #4
 80073f8:	4619      	mov	r1, r3
 80073fa:	4610      	mov	r0, r2
 80073fc:	f7ff fc6c 	bl	8006cd8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007404:	4b23      	ldr	r3, [pc, #140]	@ (8007494 <xTaskResumeAll+0x12c>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800740a:	429a      	cmp	r2, r3
 800740c:	d302      	bcc.n	8007414 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800740e:	4b22      	ldr	r3, [pc, #136]	@ (8007498 <xTaskResumeAll+0x130>)
 8007410:	2201      	movs	r2, #1
 8007412:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007414:	4b1c      	ldr	r3, [pc, #112]	@ (8007488 <xTaskResumeAll+0x120>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d1cc      	bne.n	80073b6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d001      	beq.n	8007426 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007422:	f000 fa8b 	bl	800793c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007426:	4b1d      	ldr	r3, [pc, #116]	@ (800749c <xTaskResumeAll+0x134>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d010      	beq.n	8007454 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007432:	f000 f837 	bl	80074a4 <xTaskIncrementTick>
 8007436:	4603      	mov	r3, r0
 8007438:	2b00      	cmp	r3, #0
 800743a:	d002      	beq.n	8007442 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800743c:	4b16      	ldr	r3, [pc, #88]	@ (8007498 <xTaskResumeAll+0x130>)
 800743e:	2201      	movs	r2, #1
 8007440:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	3b01      	subs	r3, #1
 8007446:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d1f1      	bne.n	8007432 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800744e:	4b13      	ldr	r3, [pc, #76]	@ (800749c <xTaskResumeAll+0x134>)
 8007450:	2200      	movs	r2, #0
 8007452:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007454:	4b10      	ldr	r3, [pc, #64]	@ (8007498 <xTaskResumeAll+0x130>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d009      	beq.n	8007470 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800745c:	2301      	movs	r3, #1
 800745e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007460:	4b0f      	ldr	r3, [pc, #60]	@ (80074a0 <xTaskResumeAll+0x138>)
 8007462:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007466:	601a      	str	r2, [r3, #0]
 8007468:	f3bf 8f4f 	dsb	sy
 800746c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007470:	f000 fbdc 	bl	8007c2c <vPortExitCritical>

	return xAlreadyYielded;
 8007474:	68bb      	ldr	r3, [r7, #8]
}
 8007476:	4618      	mov	r0, r3
 8007478:	3710      	adds	r7, #16
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}
 800747e:	bf00      	nop
 8007480:	20000160 	.word	0x20000160
 8007484:	20000140 	.word	0x20000140
 8007488:	20000118 	.word	0x20000118
 800748c:	20000148 	.word	0x20000148
 8007490:	20000084 	.word	0x20000084
 8007494:	20000080 	.word	0x20000080
 8007498:	20000154 	.word	0x20000154
 800749c:	20000150 	.word	0x20000150
 80074a0:	e000ed04 	.word	0xe000ed04

080074a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b086      	sub	sp, #24
 80074a8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80074aa:	2300      	movs	r3, #0
 80074ac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80074ae:	4b4f      	ldr	r3, [pc, #316]	@ (80075ec <xTaskIncrementTick+0x148>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	f040 808f 	bne.w	80075d6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80074b8:	4b4d      	ldr	r3, [pc, #308]	@ (80075f0 <xTaskIncrementTick+0x14c>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	3301      	adds	r3, #1
 80074be:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80074c0:	4a4b      	ldr	r2, [pc, #300]	@ (80075f0 <xTaskIncrementTick+0x14c>)
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d121      	bne.n	8007510 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80074cc:	4b49      	ldr	r3, [pc, #292]	@ (80075f4 <xTaskIncrementTick+0x150>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d00b      	beq.n	80074ee <xTaskIncrementTick+0x4a>
	__asm volatile
 80074d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074da:	f383 8811 	msr	BASEPRI, r3
 80074de:	f3bf 8f6f 	isb	sy
 80074e2:	f3bf 8f4f 	dsb	sy
 80074e6:	603b      	str	r3, [r7, #0]
}
 80074e8:	bf00      	nop
 80074ea:	bf00      	nop
 80074ec:	e7fd      	b.n	80074ea <xTaskIncrementTick+0x46>
 80074ee:	4b41      	ldr	r3, [pc, #260]	@ (80075f4 <xTaskIncrementTick+0x150>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	60fb      	str	r3, [r7, #12]
 80074f4:	4b40      	ldr	r3, [pc, #256]	@ (80075f8 <xTaskIncrementTick+0x154>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a3e      	ldr	r2, [pc, #248]	@ (80075f4 <xTaskIncrementTick+0x150>)
 80074fa:	6013      	str	r3, [r2, #0]
 80074fc:	4a3e      	ldr	r2, [pc, #248]	@ (80075f8 <xTaskIncrementTick+0x154>)
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	6013      	str	r3, [r2, #0]
 8007502:	4b3e      	ldr	r3, [pc, #248]	@ (80075fc <xTaskIncrementTick+0x158>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	3301      	adds	r3, #1
 8007508:	4a3c      	ldr	r2, [pc, #240]	@ (80075fc <xTaskIncrementTick+0x158>)
 800750a:	6013      	str	r3, [r2, #0]
 800750c:	f000 fa16 	bl	800793c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007510:	4b3b      	ldr	r3, [pc, #236]	@ (8007600 <xTaskIncrementTick+0x15c>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	693a      	ldr	r2, [r7, #16]
 8007516:	429a      	cmp	r2, r3
 8007518:	d348      	bcc.n	80075ac <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800751a:	4b36      	ldr	r3, [pc, #216]	@ (80075f4 <xTaskIncrementTick+0x150>)
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d104      	bne.n	800752e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007524:	4b36      	ldr	r3, [pc, #216]	@ (8007600 <xTaskIncrementTick+0x15c>)
 8007526:	f04f 32ff 	mov.w	r2, #4294967295
 800752a:	601a      	str	r2, [r3, #0]
					break;
 800752c:	e03e      	b.n	80075ac <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800752e:	4b31      	ldr	r3, [pc, #196]	@ (80075f4 <xTaskIncrementTick+0x150>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	68db      	ldr	r3, [r3, #12]
 8007534:	68db      	ldr	r3, [r3, #12]
 8007536:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800753e:	693a      	ldr	r2, [r7, #16]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	429a      	cmp	r2, r3
 8007544:	d203      	bcs.n	800754e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007546:	4a2e      	ldr	r2, [pc, #184]	@ (8007600 <xTaskIncrementTick+0x15c>)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800754c:	e02e      	b.n	80075ac <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	3304      	adds	r3, #4
 8007552:	4618      	mov	r0, r3
 8007554:	f7ff fc1d 	bl	8006d92 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007558:	68bb      	ldr	r3, [r7, #8]
 800755a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800755c:	2b00      	cmp	r3, #0
 800755e:	d004      	beq.n	800756a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	3318      	adds	r3, #24
 8007564:	4618      	mov	r0, r3
 8007566:	f7ff fc14 	bl	8006d92 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800756e:	2201      	movs	r2, #1
 8007570:	409a      	lsls	r2, r3
 8007572:	4b24      	ldr	r3, [pc, #144]	@ (8007604 <xTaskIncrementTick+0x160>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4313      	orrs	r3, r2
 8007578:	4a22      	ldr	r2, [pc, #136]	@ (8007604 <xTaskIncrementTick+0x160>)
 800757a:	6013      	str	r3, [r2, #0]
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007580:	4613      	mov	r3, r2
 8007582:	009b      	lsls	r3, r3, #2
 8007584:	4413      	add	r3, r2
 8007586:	009b      	lsls	r3, r3, #2
 8007588:	4a1f      	ldr	r2, [pc, #124]	@ (8007608 <xTaskIncrementTick+0x164>)
 800758a:	441a      	add	r2, r3
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	3304      	adds	r3, #4
 8007590:	4619      	mov	r1, r3
 8007592:	4610      	mov	r0, r2
 8007594:	f7ff fba0 	bl	8006cd8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800759c:	4b1b      	ldr	r3, [pc, #108]	@ (800760c <xTaskIncrementTick+0x168>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075a2:	429a      	cmp	r2, r3
 80075a4:	d3b9      	bcc.n	800751a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80075a6:	2301      	movs	r3, #1
 80075a8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80075aa:	e7b6      	b.n	800751a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80075ac:	4b17      	ldr	r3, [pc, #92]	@ (800760c <xTaskIncrementTick+0x168>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075b2:	4915      	ldr	r1, [pc, #84]	@ (8007608 <xTaskIncrementTick+0x164>)
 80075b4:	4613      	mov	r3, r2
 80075b6:	009b      	lsls	r3, r3, #2
 80075b8:	4413      	add	r3, r2
 80075ba:	009b      	lsls	r3, r3, #2
 80075bc:	440b      	add	r3, r1
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d901      	bls.n	80075c8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80075c4:	2301      	movs	r3, #1
 80075c6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80075c8:	4b11      	ldr	r3, [pc, #68]	@ (8007610 <xTaskIncrementTick+0x16c>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d007      	beq.n	80075e0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80075d0:	2301      	movs	r3, #1
 80075d2:	617b      	str	r3, [r7, #20]
 80075d4:	e004      	b.n	80075e0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80075d6:	4b0f      	ldr	r3, [pc, #60]	@ (8007614 <xTaskIncrementTick+0x170>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	3301      	adds	r3, #1
 80075dc:	4a0d      	ldr	r2, [pc, #52]	@ (8007614 <xTaskIncrementTick+0x170>)
 80075de:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80075e0:	697b      	ldr	r3, [r7, #20]
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3718      	adds	r7, #24
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}
 80075ea:	bf00      	nop
 80075ec:	20000160 	.word	0x20000160
 80075f0:	20000144 	.word	0x20000144
 80075f4:	20000110 	.word	0x20000110
 80075f8:	20000114 	.word	0x20000114
 80075fc:	20000158 	.word	0x20000158
 8007600:	2000015c 	.word	0x2000015c
 8007604:	20000148 	.word	0x20000148
 8007608:	20000084 	.word	0x20000084
 800760c:	20000080 	.word	0x20000080
 8007610:	20000154 	.word	0x20000154
 8007614:	20000150 	.word	0x20000150

08007618 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b088      	sub	sp, #32
 800761c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800761e:	4b3a      	ldr	r3, [pc, #232]	@ (8007708 <vTaskSwitchContext+0xf0>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d003      	beq.n	800762e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007626:	4b39      	ldr	r3, [pc, #228]	@ (800770c <vTaskSwitchContext+0xf4>)
 8007628:	2201      	movs	r2, #1
 800762a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800762c:	e067      	b.n	80076fe <vTaskSwitchContext+0xe6>
		xYieldPending = pdFALSE;
 800762e:	4b37      	ldr	r3, [pc, #220]	@ (800770c <vTaskSwitchContext+0xf4>)
 8007630:	2200      	movs	r2, #0
 8007632:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8007634:	4b36      	ldr	r3, [pc, #216]	@ (8007710 <vTaskSwitchContext+0xf8>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800763a:	61fb      	str	r3, [r7, #28]
 800763c:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8007640:	61bb      	str	r3, [r7, #24]
 8007642:	69fb      	ldr	r3, [r7, #28]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	69ba      	ldr	r2, [r7, #24]
 8007648:	429a      	cmp	r2, r3
 800764a:	d111      	bne.n	8007670 <vTaskSwitchContext+0x58>
 800764c:	69fb      	ldr	r3, [r7, #28]
 800764e:	3304      	adds	r3, #4
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	69ba      	ldr	r2, [r7, #24]
 8007654:	429a      	cmp	r2, r3
 8007656:	d10b      	bne.n	8007670 <vTaskSwitchContext+0x58>
 8007658:	69fb      	ldr	r3, [r7, #28]
 800765a:	3308      	adds	r3, #8
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	69ba      	ldr	r2, [r7, #24]
 8007660:	429a      	cmp	r2, r3
 8007662:	d105      	bne.n	8007670 <vTaskSwitchContext+0x58>
 8007664:	69fb      	ldr	r3, [r7, #28]
 8007666:	330c      	adds	r3, #12
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	69ba      	ldr	r2, [r7, #24]
 800766c:	429a      	cmp	r2, r3
 800766e:	d008      	beq.n	8007682 <vTaskSwitchContext+0x6a>
 8007670:	4b27      	ldr	r3, [pc, #156]	@ (8007710 <vTaskSwitchContext+0xf8>)
 8007672:	681a      	ldr	r2, [r3, #0]
 8007674:	4b26      	ldr	r3, [pc, #152]	@ (8007710 <vTaskSwitchContext+0xf8>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	3334      	adds	r3, #52	@ 0x34
 800767a:	4619      	mov	r1, r3
 800767c:	4610      	mov	r0, r2
 800767e:	f000 fd13 	bl	80080a8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007682:	4b24      	ldr	r3, [pc, #144]	@ (8007714 <vTaskSwitchContext+0xfc>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	fab3 f383 	clz	r3, r3
 800768e:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007690:	7afb      	ldrb	r3, [r7, #11]
 8007692:	f1c3 031f 	rsb	r3, r3, #31
 8007696:	617b      	str	r3, [r7, #20]
 8007698:	491f      	ldr	r1, [pc, #124]	@ (8007718 <vTaskSwitchContext+0x100>)
 800769a:	697a      	ldr	r2, [r7, #20]
 800769c:	4613      	mov	r3, r2
 800769e:	009b      	lsls	r3, r3, #2
 80076a0:	4413      	add	r3, r2
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	440b      	add	r3, r1
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d10b      	bne.n	80076c4 <vTaskSwitchContext+0xac>
	__asm volatile
 80076ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076b0:	f383 8811 	msr	BASEPRI, r3
 80076b4:	f3bf 8f6f 	isb	sy
 80076b8:	f3bf 8f4f 	dsb	sy
 80076bc:	607b      	str	r3, [r7, #4]
}
 80076be:	bf00      	nop
 80076c0:	bf00      	nop
 80076c2:	e7fd      	b.n	80076c0 <vTaskSwitchContext+0xa8>
 80076c4:	697a      	ldr	r2, [r7, #20]
 80076c6:	4613      	mov	r3, r2
 80076c8:	009b      	lsls	r3, r3, #2
 80076ca:	4413      	add	r3, r2
 80076cc:	009b      	lsls	r3, r3, #2
 80076ce:	4a12      	ldr	r2, [pc, #72]	@ (8007718 <vTaskSwitchContext+0x100>)
 80076d0:	4413      	add	r3, r2
 80076d2:	613b      	str	r3, [r7, #16]
 80076d4:	693b      	ldr	r3, [r7, #16]
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	685a      	ldr	r2, [r3, #4]
 80076da:	693b      	ldr	r3, [r7, #16]
 80076dc:	605a      	str	r2, [r3, #4]
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	685a      	ldr	r2, [r3, #4]
 80076e2:	693b      	ldr	r3, [r7, #16]
 80076e4:	3308      	adds	r3, #8
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d104      	bne.n	80076f4 <vTaskSwitchContext+0xdc>
 80076ea:	693b      	ldr	r3, [r7, #16]
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	685a      	ldr	r2, [r3, #4]
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	605a      	str	r2, [r3, #4]
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	68db      	ldr	r3, [r3, #12]
 80076fa:	4a05      	ldr	r2, [pc, #20]	@ (8007710 <vTaskSwitchContext+0xf8>)
 80076fc:	6013      	str	r3, [r2, #0]
}
 80076fe:	bf00      	nop
 8007700:	3720      	adds	r7, #32
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}
 8007706:	bf00      	nop
 8007708:	20000160 	.word	0x20000160
 800770c:	20000154 	.word	0x20000154
 8007710:	20000080 	.word	0x20000080
 8007714:	20000148 	.word	0x20000148
 8007718:	20000084 	.word	0x20000084

0800771c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b084      	sub	sp, #16
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
 8007724:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d10b      	bne.n	8007744 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800772c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007730:	f383 8811 	msr	BASEPRI, r3
 8007734:	f3bf 8f6f 	isb	sy
 8007738:	f3bf 8f4f 	dsb	sy
 800773c:	60fb      	str	r3, [r7, #12]
}
 800773e:	bf00      	nop
 8007740:	bf00      	nop
 8007742:	e7fd      	b.n	8007740 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007744:	4b07      	ldr	r3, [pc, #28]	@ (8007764 <vTaskPlaceOnEventList+0x48>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	3318      	adds	r3, #24
 800774a:	4619      	mov	r1, r3
 800774c:	6878      	ldr	r0, [r7, #4]
 800774e:	f7ff fae7 	bl	8006d20 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007752:	2101      	movs	r1, #1
 8007754:	6838      	ldr	r0, [r7, #0]
 8007756:	f000 f9b7 	bl	8007ac8 <prvAddCurrentTaskToDelayedList>
}
 800775a:	bf00      	nop
 800775c:	3710      	adds	r7, #16
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}
 8007762:	bf00      	nop
 8007764:	20000080 	.word	0x20000080

08007768 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b086      	sub	sp, #24
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	68db      	ldr	r3, [r3, #12]
 8007774:	68db      	ldr	r3, [r3, #12]
 8007776:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d10b      	bne.n	8007796 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800777e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007782:	f383 8811 	msr	BASEPRI, r3
 8007786:	f3bf 8f6f 	isb	sy
 800778a:	f3bf 8f4f 	dsb	sy
 800778e:	60fb      	str	r3, [r7, #12]
}
 8007790:	bf00      	nop
 8007792:	bf00      	nop
 8007794:	e7fd      	b.n	8007792 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007796:	693b      	ldr	r3, [r7, #16]
 8007798:	3318      	adds	r3, #24
 800779a:	4618      	mov	r0, r3
 800779c:	f7ff faf9 	bl	8006d92 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077a0:	4b1d      	ldr	r3, [pc, #116]	@ (8007818 <xTaskRemoveFromEventList+0xb0>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d11c      	bne.n	80077e2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80077a8:	693b      	ldr	r3, [r7, #16]
 80077aa:	3304      	adds	r3, #4
 80077ac:	4618      	mov	r0, r3
 80077ae:	f7ff faf0 	bl	8006d92 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077b6:	2201      	movs	r2, #1
 80077b8:	409a      	lsls	r2, r3
 80077ba:	4b18      	ldr	r3, [pc, #96]	@ (800781c <xTaskRemoveFromEventList+0xb4>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	4313      	orrs	r3, r2
 80077c0:	4a16      	ldr	r2, [pc, #88]	@ (800781c <xTaskRemoveFromEventList+0xb4>)
 80077c2:	6013      	str	r3, [r2, #0]
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077c8:	4613      	mov	r3, r2
 80077ca:	009b      	lsls	r3, r3, #2
 80077cc:	4413      	add	r3, r2
 80077ce:	009b      	lsls	r3, r3, #2
 80077d0:	4a13      	ldr	r2, [pc, #76]	@ (8007820 <xTaskRemoveFromEventList+0xb8>)
 80077d2:	441a      	add	r2, r3
 80077d4:	693b      	ldr	r3, [r7, #16]
 80077d6:	3304      	adds	r3, #4
 80077d8:	4619      	mov	r1, r3
 80077da:	4610      	mov	r0, r2
 80077dc:	f7ff fa7c 	bl	8006cd8 <vListInsertEnd>
 80077e0:	e005      	b.n	80077ee <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80077e2:	693b      	ldr	r3, [r7, #16]
 80077e4:	3318      	adds	r3, #24
 80077e6:	4619      	mov	r1, r3
 80077e8:	480e      	ldr	r0, [pc, #56]	@ (8007824 <xTaskRemoveFromEventList+0xbc>)
 80077ea:	f7ff fa75 	bl	8006cd8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077f2:	4b0d      	ldr	r3, [pc, #52]	@ (8007828 <xTaskRemoveFromEventList+0xc0>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077f8:	429a      	cmp	r2, r3
 80077fa:	d905      	bls.n	8007808 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80077fc:	2301      	movs	r3, #1
 80077fe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007800:	4b0a      	ldr	r3, [pc, #40]	@ (800782c <xTaskRemoveFromEventList+0xc4>)
 8007802:	2201      	movs	r2, #1
 8007804:	601a      	str	r2, [r3, #0]
 8007806:	e001      	b.n	800780c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007808:	2300      	movs	r3, #0
 800780a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800780c:	697b      	ldr	r3, [r7, #20]
}
 800780e:	4618      	mov	r0, r3
 8007810:	3718      	adds	r7, #24
 8007812:	46bd      	mov	sp, r7
 8007814:	bd80      	pop	{r7, pc}
 8007816:	bf00      	nop
 8007818:	20000160 	.word	0x20000160
 800781c:	20000148 	.word	0x20000148
 8007820:	20000084 	.word	0x20000084
 8007824:	20000118 	.word	0x20000118
 8007828:	20000080 	.word	0x20000080
 800782c:	20000154 	.word	0x20000154

08007830 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007830:	b480      	push	{r7}
 8007832:	b083      	sub	sp, #12
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007838:	4b06      	ldr	r3, [pc, #24]	@ (8007854 <vTaskInternalSetTimeOutState+0x24>)
 800783a:	681a      	ldr	r2, [r3, #0]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007840:	4b05      	ldr	r3, [pc, #20]	@ (8007858 <vTaskInternalSetTimeOutState+0x28>)
 8007842:	681a      	ldr	r2, [r3, #0]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	605a      	str	r2, [r3, #4]
}
 8007848:	bf00      	nop
 800784a:	370c      	adds	r7, #12
 800784c:	46bd      	mov	sp, r7
 800784e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007852:	4770      	bx	lr
 8007854:	20000158 	.word	0x20000158
 8007858:	20000144 	.word	0x20000144

0800785c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b088      	sub	sp, #32
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d10b      	bne.n	8007884 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800786c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007870:	f383 8811 	msr	BASEPRI, r3
 8007874:	f3bf 8f6f 	isb	sy
 8007878:	f3bf 8f4f 	dsb	sy
 800787c:	613b      	str	r3, [r7, #16]
}
 800787e:	bf00      	nop
 8007880:	bf00      	nop
 8007882:	e7fd      	b.n	8007880 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d10b      	bne.n	80078a2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800788a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800788e:	f383 8811 	msr	BASEPRI, r3
 8007892:	f3bf 8f6f 	isb	sy
 8007896:	f3bf 8f4f 	dsb	sy
 800789a:	60fb      	str	r3, [r7, #12]
}
 800789c:	bf00      	nop
 800789e:	bf00      	nop
 80078a0:	e7fd      	b.n	800789e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80078a2:	f000 f991 	bl	8007bc8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80078a6:	4b1d      	ldr	r3, [pc, #116]	@ (800791c <xTaskCheckForTimeOut+0xc0>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	69ba      	ldr	r2, [r7, #24]
 80078b2:	1ad3      	subs	r3, r2, r3
 80078b4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078be:	d102      	bne.n	80078c6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80078c0:	2300      	movs	r3, #0
 80078c2:	61fb      	str	r3, [r7, #28]
 80078c4:	e023      	b.n	800790e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681a      	ldr	r2, [r3, #0]
 80078ca:	4b15      	ldr	r3, [pc, #84]	@ (8007920 <xTaskCheckForTimeOut+0xc4>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	429a      	cmp	r2, r3
 80078d0:	d007      	beq.n	80078e2 <xTaskCheckForTimeOut+0x86>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	69ba      	ldr	r2, [r7, #24]
 80078d8:	429a      	cmp	r2, r3
 80078da:	d302      	bcc.n	80078e2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80078dc:	2301      	movs	r3, #1
 80078de:	61fb      	str	r3, [r7, #28]
 80078e0:	e015      	b.n	800790e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	697a      	ldr	r2, [r7, #20]
 80078e8:	429a      	cmp	r2, r3
 80078ea:	d20b      	bcs.n	8007904 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	681a      	ldr	r2, [r3, #0]
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	1ad2      	subs	r2, r2, r3
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f7ff ff99 	bl	8007830 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80078fe:	2300      	movs	r3, #0
 8007900:	61fb      	str	r3, [r7, #28]
 8007902:	e004      	b.n	800790e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	2200      	movs	r2, #0
 8007908:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800790a:	2301      	movs	r3, #1
 800790c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800790e:	f000 f98d 	bl	8007c2c <vPortExitCritical>

	return xReturn;
 8007912:	69fb      	ldr	r3, [r7, #28]
}
 8007914:	4618      	mov	r0, r3
 8007916:	3720      	adds	r7, #32
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}
 800791c:	20000144 	.word	0x20000144
 8007920:	20000158 	.word	0x20000158

08007924 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007924:	b480      	push	{r7}
 8007926:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007928:	4b03      	ldr	r3, [pc, #12]	@ (8007938 <vTaskMissedYield+0x14>)
 800792a:	2201      	movs	r2, #1
 800792c:	601a      	str	r2, [r3, #0]
}
 800792e:	bf00      	nop
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr
 8007938:	20000154 	.word	0x20000154

0800793c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800793c:	b480      	push	{r7}
 800793e:	b083      	sub	sp, #12
 8007940:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007942:	4b0c      	ldr	r3, [pc, #48]	@ (8007974 <prvResetNextTaskUnblockTime+0x38>)
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d104      	bne.n	8007956 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800794c:	4b0a      	ldr	r3, [pc, #40]	@ (8007978 <prvResetNextTaskUnblockTime+0x3c>)
 800794e:	f04f 32ff 	mov.w	r2, #4294967295
 8007952:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007954:	e008      	b.n	8007968 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007956:	4b07      	ldr	r3, [pc, #28]	@ (8007974 <prvResetNextTaskUnblockTime+0x38>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	68db      	ldr	r3, [r3, #12]
 800795c:	68db      	ldr	r3, [r3, #12]
 800795e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	4a04      	ldr	r2, [pc, #16]	@ (8007978 <prvResetNextTaskUnblockTime+0x3c>)
 8007966:	6013      	str	r3, [r2, #0]
}
 8007968:	bf00      	nop
 800796a:	370c      	adds	r7, #12
 800796c:	46bd      	mov	sp, r7
 800796e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007972:	4770      	bx	lr
 8007974:	20000110 	.word	0x20000110
 8007978:	2000015c 	.word	0x2000015c

0800797c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007982:	4b0b      	ldr	r3, [pc, #44]	@ (80079b0 <xTaskGetSchedulerState+0x34>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d102      	bne.n	8007990 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800798a:	2301      	movs	r3, #1
 800798c:	607b      	str	r3, [r7, #4]
 800798e:	e008      	b.n	80079a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007990:	4b08      	ldr	r3, [pc, #32]	@ (80079b4 <xTaskGetSchedulerState+0x38>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d102      	bne.n	800799e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007998:	2302      	movs	r3, #2
 800799a:	607b      	str	r3, [r7, #4]
 800799c:	e001      	b.n	80079a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800799e:	2300      	movs	r3, #0
 80079a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80079a2:	687b      	ldr	r3, [r7, #4]
	}
 80079a4:	4618      	mov	r0, r3
 80079a6:	370c      	adds	r7, #12
 80079a8:	46bd      	mov	sp, r7
 80079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ae:	4770      	bx	lr
 80079b0:	2000014c 	.word	0x2000014c
 80079b4:	20000160 	.word	0x20000160

080079b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b086      	sub	sp, #24
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80079c4:	2300      	movs	r3, #0
 80079c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d070      	beq.n	8007ab0 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80079ce:	4b3b      	ldr	r3, [pc, #236]	@ (8007abc <xTaskPriorityDisinherit+0x104>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	693a      	ldr	r2, [r7, #16]
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d00b      	beq.n	80079f0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80079d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079dc:	f383 8811 	msr	BASEPRI, r3
 80079e0:	f3bf 8f6f 	isb	sy
 80079e4:	f3bf 8f4f 	dsb	sy
 80079e8:	60fb      	str	r3, [r7, #12]
}
 80079ea:	bf00      	nop
 80079ec:	bf00      	nop
 80079ee:	e7fd      	b.n	80079ec <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d10b      	bne.n	8007a10 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80079f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079fc:	f383 8811 	msr	BASEPRI, r3
 8007a00:	f3bf 8f6f 	isb	sy
 8007a04:	f3bf 8f4f 	dsb	sy
 8007a08:	60bb      	str	r3, [r7, #8]
}
 8007a0a:	bf00      	nop
 8007a0c:	bf00      	nop
 8007a0e:	e7fd      	b.n	8007a0c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a14:	1e5a      	subs	r2, r3, #1
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a22:	429a      	cmp	r2, r3
 8007a24:	d044      	beq.n	8007ab0 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007a26:	693b      	ldr	r3, [r7, #16]
 8007a28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d140      	bne.n	8007ab0 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	3304      	adds	r3, #4
 8007a32:	4618      	mov	r0, r3
 8007a34:	f7ff f9ad 	bl	8006d92 <uxListRemove>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d115      	bne.n	8007a6a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a42:	491f      	ldr	r1, [pc, #124]	@ (8007ac0 <xTaskPriorityDisinherit+0x108>)
 8007a44:	4613      	mov	r3, r2
 8007a46:	009b      	lsls	r3, r3, #2
 8007a48:	4413      	add	r3, r2
 8007a4a:	009b      	lsls	r3, r3, #2
 8007a4c:	440b      	add	r3, r1
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d10a      	bne.n	8007a6a <xTaskPriorityDisinherit+0xb2>
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a58:	2201      	movs	r2, #1
 8007a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8007a5e:	43da      	mvns	r2, r3
 8007a60:	4b18      	ldr	r3, [pc, #96]	@ (8007ac4 <xTaskPriorityDisinherit+0x10c>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4013      	ands	r3, r2
 8007a66:	4a17      	ldr	r2, [pc, #92]	@ (8007ac4 <xTaskPriorityDisinherit+0x10c>)
 8007a68:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a6e:	693b      	ldr	r3, [r7, #16]
 8007a70:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a76:	f1c3 0207 	rsb	r2, r3, #7
 8007a7a:	693b      	ldr	r3, [r7, #16]
 8007a7c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007a7e:	693b      	ldr	r3, [r7, #16]
 8007a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a82:	2201      	movs	r2, #1
 8007a84:	409a      	lsls	r2, r3
 8007a86:	4b0f      	ldr	r3, [pc, #60]	@ (8007ac4 <xTaskPriorityDisinherit+0x10c>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	4a0d      	ldr	r2, [pc, #52]	@ (8007ac4 <xTaskPriorityDisinherit+0x10c>)
 8007a8e:	6013      	str	r3, [r2, #0]
 8007a90:	693b      	ldr	r3, [r7, #16]
 8007a92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a94:	4613      	mov	r3, r2
 8007a96:	009b      	lsls	r3, r3, #2
 8007a98:	4413      	add	r3, r2
 8007a9a:	009b      	lsls	r3, r3, #2
 8007a9c:	4a08      	ldr	r2, [pc, #32]	@ (8007ac0 <xTaskPriorityDisinherit+0x108>)
 8007a9e:	441a      	add	r2, r3
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	3304      	adds	r3, #4
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	4610      	mov	r0, r2
 8007aa8:	f7ff f916 	bl	8006cd8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007aac:	2301      	movs	r3, #1
 8007aae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007ab0:	697b      	ldr	r3, [r7, #20]
	}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3718      	adds	r7, #24
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	20000080 	.word	0x20000080
 8007ac0:	20000084 	.word	0x20000084
 8007ac4:	20000148 	.word	0x20000148

08007ac8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b084      	sub	sp, #16
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007ad2:	4b29      	ldr	r3, [pc, #164]	@ (8007b78 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007ad8:	4b28      	ldr	r3, [pc, #160]	@ (8007b7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	3304      	adds	r3, #4
 8007ade:	4618      	mov	r0, r3
 8007ae0:	f7ff f957 	bl	8006d92 <uxListRemove>
 8007ae4:	4603      	mov	r3, r0
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d10b      	bne.n	8007b02 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007aea:	4b24      	ldr	r3, [pc, #144]	@ (8007b7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007af0:	2201      	movs	r2, #1
 8007af2:	fa02 f303 	lsl.w	r3, r2, r3
 8007af6:	43da      	mvns	r2, r3
 8007af8:	4b21      	ldr	r3, [pc, #132]	@ (8007b80 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4013      	ands	r3, r2
 8007afe:	4a20      	ldr	r2, [pc, #128]	@ (8007b80 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007b00:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b08:	d10a      	bne.n	8007b20 <prvAddCurrentTaskToDelayedList+0x58>
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d007      	beq.n	8007b20 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b10:	4b1a      	ldr	r3, [pc, #104]	@ (8007b7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	3304      	adds	r3, #4
 8007b16:	4619      	mov	r1, r3
 8007b18:	481a      	ldr	r0, [pc, #104]	@ (8007b84 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007b1a:	f7ff f8dd 	bl	8006cd8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007b1e:	e026      	b.n	8007b6e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007b20:	68fa      	ldr	r2, [r7, #12]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4413      	add	r3, r2
 8007b26:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007b28:	4b14      	ldr	r3, [pc, #80]	@ (8007b7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	68ba      	ldr	r2, [r7, #8]
 8007b2e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007b30:	68ba      	ldr	r2, [r7, #8]
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	429a      	cmp	r2, r3
 8007b36:	d209      	bcs.n	8007b4c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b38:	4b13      	ldr	r3, [pc, #76]	@ (8007b88 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007b3a:	681a      	ldr	r2, [r3, #0]
 8007b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8007b7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	3304      	adds	r3, #4
 8007b42:	4619      	mov	r1, r3
 8007b44:	4610      	mov	r0, r2
 8007b46:	f7ff f8eb 	bl	8006d20 <vListInsert>
}
 8007b4a:	e010      	b.n	8007b6e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007b4c:	4b0f      	ldr	r3, [pc, #60]	@ (8007b8c <prvAddCurrentTaskToDelayedList+0xc4>)
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	4b0a      	ldr	r3, [pc, #40]	@ (8007b7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	3304      	adds	r3, #4
 8007b56:	4619      	mov	r1, r3
 8007b58:	4610      	mov	r0, r2
 8007b5a:	f7ff f8e1 	bl	8006d20 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8007b90 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	68ba      	ldr	r2, [r7, #8]
 8007b64:	429a      	cmp	r2, r3
 8007b66:	d202      	bcs.n	8007b6e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007b68:	4a09      	ldr	r2, [pc, #36]	@ (8007b90 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	6013      	str	r3, [r2, #0]
}
 8007b6e:	bf00      	nop
 8007b70:	3710      	adds	r7, #16
 8007b72:	46bd      	mov	sp, r7
 8007b74:	bd80      	pop	{r7, pc}
 8007b76:	bf00      	nop
 8007b78:	20000144 	.word	0x20000144
 8007b7c:	20000080 	.word	0x20000080
 8007b80:	20000148 	.word	0x20000148
 8007b84:	2000012c 	.word	0x2000012c
 8007b88:	20000114 	.word	0x20000114
 8007b8c:	20000110 	.word	0x20000110
 8007b90:	2000015c 	.word	0x2000015c
	...

08007ba0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007ba0:	4b07      	ldr	r3, [pc, #28]	@ (8007bc0 <pxCurrentTCBConst2>)
 8007ba2:	6819      	ldr	r1, [r3, #0]
 8007ba4:	6808      	ldr	r0, [r1, #0]
 8007ba6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007baa:	f380 8809 	msr	PSP, r0
 8007bae:	f3bf 8f6f 	isb	sy
 8007bb2:	f04f 0000 	mov.w	r0, #0
 8007bb6:	f380 8811 	msr	BASEPRI, r0
 8007bba:	4770      	bx	lr
 8007bbc:	f3af 8000 	nop.w

08007bc0 <pxCurrentTCBConst2>:
 8007bc0:	20000080 	.word	0x20000080
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007bc4:	bf00      	nop
 8007bc6:	bf00      	nop

08007bc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
	__asm volatile
 8007bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bd2:	f383 8811 	msr	BASEPRI, r3
 8007bd6:	f3bf 8f6f 	isb	sy
 8007bda:	f3bf 8f4f 	dsb	sy
 8007bde:	607b      	str	r3, [r7, #4]
}
 8007be0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007be2:	4b10      	ldr	r3, [pc, #64]	@ (8007c24 <vPortEnterCritical+0x5c>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	3301      	adds	r3, #1
 8007be8:	4a0e      	ldr	r2, [pc, #56]	@ (8007c24 <vPortEnterCritical+0x5c>)
 8007bea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007bec:	4b0d      	ldr	r3, [pc, #52]	@ (8007c24 <vPortEnterCritical+0x5c>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	d110      	bne.n	8007c16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8007c28 <vPortEnterCritical+0x60>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	b2db      	uxtb	r3, r3
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d00b      	beq.n	8007c16 <vPortEnterCritical+0x4e>
	__asm volatile
 8007bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c02:	f383 8811 	msr	BASEPRI, r3
 8007c06:	f3bf 8f6f 	isb	sy
 8007c0a:	f3bf 8f4f 	dsb	sy
 8007c0e:	603b      	str	r3, [r7, #0]
}
 8007c10:	bf00      	nop
 8007c12:	bf00      	nop
 8007c14:	e7fd      	b.n	8007c12 <vPortEnterCritical+0x4a>
	}
}
 8007c16:	bf00      	nop
 8007c18:	370c      	adds	r7, #12
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr
 8007c22:	bf00      	nop
 8007c24:	20000008 	.word	0x20000008
 8007c28:	e000ed04 	.word	0xe000ed04

08007c2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007c32:	4b12      	ldr	r3, [pc, #72]	@ (8007c7c <vPortExitCritical+0x50>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d10b      	bne.n	8007c52 <vPortExitCritical+0x26>
	__asm volatile
 8007c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c3e:	f383 8811 	msr	BASEPRI, r3
 8007c42:	f3bf 8f6f 	isb	sy
 8007c46:	f3bf 8f4f 	dsb	sy
 8007c4a:	607b      	str	r3, [r7, #4]
}
 8007c4c:	bf00      	nop
 8007c4e:	bf00      	nop
 8007c50:	e7fd      	b.n	8007c4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007c52:	4b0a      	ldr	r3, [pc, #40]	@ (8007c7c <vPortExitCritical+0x50>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	3b01      	subs	r3, #1
 8007c58:	4a08      	ldr	r2, [pc, #32]	@ (8007c7c <vPortExitCritical+0x50>)
 8007c5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007c5c:	4b07      	ldr	r3, [pc, #28]	@ (8007c7c <vPortExitCritical+0x50>)
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d105      	bne.n	8007c70 <vPortExitCritical+0x44>
 8007c64:	2300      	movs	r3, #0
 8007c66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	f383 8811 	msr	BASEPRI, r3
}
 8007c6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007c70:	bf00      	nop
 8007c72:	370c      	adds	r7, #12
 8007c74:	46bd      	mov	sp, r7
 8007c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7a:	4770      	bx	lr
 8007c7c:	20000008 	.word	0x20000008

08007c80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007c80:	f3ef 8009 	mrs	r0, PSP
 8007c84:	f3bf 8f6f 	isb	sy
 8007c88:	4b15      	ldr	r3, [pc, #84]	@ (8007ce0 <pxCurrentTCBConst>)
 8007c8a:	681a      	ldr	r2, [r3, #0]
 8007c8c:	f01e 0f10 	tst.w	lr, #16
 8007c90:	bf08      	it	eq
 8007c92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007c96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c9a:	6010      	str	r0, [r2, #0]
 8007c9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007ca0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007ca4:	f380 8811 	msr	BASEPRI, r0
 8007ca8:	f3bf 8f4f 	dsb	sy
 8007cac:	f3bf 8f6f 	isb	sy
 8007cb0:	f7ff fcb2 	bl	8007618 <vTaskSwitchContext>
 8007cb4:	f04f 0000 	mov.w	r0, #0
 8007cb8:	f380 8811 	msr	BASEPRI, r0
 8007cbc:	bc09      	pop	{r0, r3}
 8007cbe:	6819      	ldr	r1, [r3, #0]
 8007cc0:	6808      	ldr	r0, [r1, #0]
 8007cc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cc6:	f01e 0f10 	tst.w	lr, #16
 8007cca:	bf08      	it	eq
 8007ccc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007cd0:	f380 8809 	msr	PSP, r0
 8007cd4:	f3bf 8f6f 	isb	sy
 8007cd8:	4770      	bx	lr
 8007cda:	bf00      	nop
 8007cdc:	f3af 8000 	nop.w

08007ce0 <pxCurrentTCBConst>:
 8007ce0:	20000080 	.word	0x20000080
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007ce4:	bf00      	nop
 8007ce6:	bf00      	nop

08007ce8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b082      	sub	sp, #8
 8007cec:	af00      	add	r7, sp, #0
	__asm volatile
 8007cee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cf2:	f383 8811 	msr	BASEPRI, r3
 8007cf6:	f3bf 8f6f 	isb	sy
 8007cfa:	f3bf 8f4f 	dsb	sy
 8007cfe:	607b      	str	r3, [r7, #4]
}
 8007d00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007d02:	f7ff fbcf 	bl	80074a4 <xTaskIncrementTick>
 8007d06:	4603      	mov	r3, r0
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d003      	beq.n	8007d14 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007d0c:	4b06      	ldr	r3, [pc, #24]	@ (8007d28 <SysTick_Handler+0x40>)
 8007d0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d12:	601a      	str	r2, [r3, #0]
 8007d14:	2300      	movs	r3, #0
 8007d16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	f383 8811 	msr	BASEPRI, r3
}
 8007d1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007d20:	bf00      	nop
 8007d22:	3708      	adds	r7, #8
 8007d24:	46bd      	mov	sp, r7
 8007d26:	bd80      	pop	{r7, pc}
 8007d28:	e000ed04 	.word	0xe000ed04

08007d2c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b085      	sub	sp, #20
 8007d30:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007d32:	f3ef 8305 	mrs	r3, IPSR
 8007d36:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	2b0f      	cmp	r3, #15
 8007d3c:	d915      	bls.n	8007d6a <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007d3e:	4a18      	ldr	r2, [pc, #96]	@ (8007da0 <vPortValidateInterruptPriority+0x74>)
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	4413      	add	r3, r2
 8007d44:	781b      	ldrb	r3, [r3, #0]
 8007d46:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007d48:	4b16      	ldr	r3, [pc, #88]	@ (8007da4 <vPortValidateInterruptPriority+0x78>)
 8007d4a:	781b      	ldrb	r3, [r3, #0]
 8007d4c:	7afa      	ldrb	r2, [r7, #11]
 8007d4e:	429a      	cmp	r2, r3
 8007d50:	d20b      	bcs.n	8007d6a <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d56:	f383 8811 	msr	BASEPRI, r3
 8007d5a:	f3bf 8f6f 	isb	sy
 8007d5e:	f3bf 8f4f 	dsb	sy
 8007d62:	607b      	str	r3, [r7, #4]
}
 8007d64:	bf00      	nop
 8007d66:	bf00      	nop
 8007d68:	e7fd      	b.n	8007d66 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007d6a:	4b0f      	ldr	r3, [pc, #60]	@ (8007da8 <vPortValidateInterruptPriority+0x7c>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007d72:	4b0e      	ldr	r3, [pc, #56]	@ (8007dac <vPortValidateInterruptPriority+0x80>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	429a      	cmp	r2, r3
 8007d78:	d90b      	bls.n	8007d92 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007d7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d7e:	f383 8811 	msr	BASEPRI, r3
 8007d82:	f3bf 8f6f 	isb	sy
 8007d86:	f3bf 8f4f 	dsb	sy
 8007d8a:	603b      	str	r3, [r7, #0]
}
 8007d8c:	bf00      	nop
 8007d8e:	bf00      	nop
 8007d90:	e7fd      	b.n	8007d8e <vPortValidateInterruptPriority+0x62>
	}
 8007d92:	bf00      	nop
 8007d94:	3714      	adds	r7, #20
 8007d96:	46bd      	mov	sp, r7
 8007d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9c:	4770      	bx	lr
 8007d9e:	bf00      	nop
 8007da0:	e000e3f0 	.word	0xe000e3f0
 8007da4:	20000164 	.word	0x20000164
 8007da8:	e000ed0c 	.word	0xe000ed0c
 8007dac:	20000168 	.word	0x20000168

08007db0 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8007db4:	4b06      	ldr	r3, [pc, #24]	@ (8007dd0 <MX_CRC_Init+0x20>)
 8007db6:	4a07      	ldr	r2, [pc, #28]	@ (8007dd4 <MX_CRC_Init+0x24>)
 8007db8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8007dba:	4805      	ldr	r0, [pc, #20]	@ (8007dd0 <MX_CRC_Init+0x20>)
 8007dbc:	f7f8 ff0a 	bl	8000bd4 <HAL_CRC_Init>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d001      	beq.n	8007dca <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8007dc6:	f003 fd55 	bl	800b874 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8007dca:	bf00      	nop
 8007dcc:	bd80      	pop	{r7, pc}
 8007dce:	bf00      	nop
 8007dd0:	2000016c 	.word	0x2000016c
 8007dd4:	40023000 	.word	0x40023000

08007dd8 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8007dd8:	b480      	push	{r7}
 8007dda:	b085      	sub	sp, #20
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4a0b      	ldr	r2, [pc, #44]	@ (8007e14 <HAL_CRC_MspInit+0x3c>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d10d      	bne.n	8007e06 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8007dea:	2300      	movs	r3, #0
 8007dec:	60fb      	str	r3, [r7, #12]
 8007dee:	4b0a      	ldr	r3, [pc, #40]	@ (8007e18 <HAL_CRC_MspInit+0x40>)
 8007df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007df2:	4a09      	ldr	r2, [pc, #36]	@ (8007e18 <HAL_CRC_MspInit+0x40>)
 8007df4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8007dfa:	4b07      	ldr	r3, [pc, #28]	@ (8007e18 <HAL_CRC_MspInit+0x40>)
 8007dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dfe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007e02:	60fb      	str	r3, [r7, #12]
 8007e04:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8007e06:	bf00      	nop
 8007e08:	3714      	adds	r7, #20
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e10:	4770      	bx	lr
 8007e12:	bf00      	nop
 8007e14:	40023000 	.word	0x40023000
 8007e18:	40023800 	.word	0x40023800

08007e1c <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8007e20:	4b15      	ldr	r3, [pc, #84]	@ (8007e78 <MX_DMA2D_Init+0x5c>)
 8007e22:	4a16      	ldr	r2, [pc, #88]	@ (8007e7c <MX_DMA2D_Init+0x60>)
 8007e24:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8007e26:	4b14      	ldr	r3, [pc, #80]	@ (8007e78 <MX_DMA2D_Init+0x5c>)
 8007e28:	2200      	movs	r2, #0
 8007e2a:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8007e2c:	4b12      	ldr	r3, [pc, #72]	@ (8007e78 <MX_DMA2D_Init+0x5c>)
 8007e2e:	2200      	movs	r2, #0
 8007e30:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8007e32:	4b11      	ldr	r3, [pc, #68]	@ (8007e78 <MX_DMA2D_Init+0x5c>)
 8007e34:	2200      	movs	r2, #0
 8007e36:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8007e38:	4b0f      	ldr	r3, [pc, #60]	@ (8007e78 <MX_DMA2D_Init+0x5c>)
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8007e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8007e78 <MX_DMA2D_Init+0x5c>)
 8007e40:	2200      	movs	r2, #0
 8007e42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8007e44:	4b0c      	ldr	r3, [pc, #48]	@ (8007e78 <MX_DMA2D_Init+0x5c>)
 8007e46:	2200      	movs	r2, #0
 8007e48:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8007e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8007e78 <MX_DMA2D_Init+0x5c>)
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8007e50:	4809      	ldr	r0, [pc, #36]	@ (8007e78 <MX_DMA2D_Init+0x5c>)
 8007e52:	f7f8 fedb 	bl	8000c0c <HAL_DMA2D_Init>
 8007e56:	4603      	mov	r3, r0
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d001      	beq.n	8007e60 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8007e5c:	f003 fd0a 	bl	800b874 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8007e60:	2101      	movs	r1, #1
 8007e62:	4805      	ldr	r0, [pc, #20]	@ (8007e78 <MX_DMA2D_Init+0x5c>)
 8007e64:	f7f9 f82c 	bl	8000ec0 <HAL_DMA2D_ConfigLayer>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d001      	beq.n	8007e72 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8007e6e:	f003 fd01 	bl	800b874 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8007e72:	bf00      	nop
 8007e74:	bd80      	pop	{r7, pc}
 8007e76:	bf00      	nop
 8007e78:	20000174 	.word	0x20000174
 8007e7c:	4002b000 	.word	0x4002b000

08007e80 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b084      	sub	sp, #16
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a0e      	ldr	r2, [pc, #56]	@ (8007ec8 <HAL_DMA2D_MspInit+0x48>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d115      	bne.n	8007ebe <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8007e92:	2300      	movs	r3, #0
 8007e94:	60fb      	str	r3, [r7, #12]
 8007e96:	4b0d      	ldr	r3, [pc, #52]	@ (8007ecc <HAL_DMA2D_MspInit+0x4c>)
 8007e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e9a:	4a0c      	ldr	r2, [pc, #48]	@ (8007ecc <HAL_DMA2D_MspInit+0x4c>)
 8007e9c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007ea0:	6313      	str	r3, [r2, #48]	@ 0x30
 8007ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8007ecc <HAL_DMA2D_MspInit+0x4c>)
 8007ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ea6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007eaa:	60fb      	str	r3, [r7, #12]
 8007eac:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8007eae:	2200      	movs	r2, #0
 8007eb0:	2105      	movs	r1, #5
 8007eb2:	205a      	movs	r0, #90	@ 0x5a
 8007eb4:	f7f8 fe64 	bl	8000b80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8007eb8:	205a      	movs	r0, #90	@ 0x5a
 8007eba:	f7f8 fe7d 	bl	8000bb8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8007ebe:	bf00      	nop
 8007ec0:	3710      	adds	r7, #16
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}
 8007ec6:	bf00      	nop
 8007ec8:	4002b000 	.word	0x4002b000
 8007ecc:	40023800 	.word	0x40023800

08007ed0 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b088      	sub	sp, #32
 8007ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8007ed6:	1d3b      	adds	r3, r7, #4
 8007ed8:	2200      	movs	r2, #0
 8007eda:	601a      	str	r2, [r3, #0]
 8007edc:	605a      	str	r2, [r3, #4]
 8007ede:	609a      	str	r2, [r3, #8]
 8007ee0:	60da      	str	r2, [r3, #12]
 8007ee2:	611a      	str	r2, [r3, #16]
 8007ee4:	615a      	str	r2, [r3, #20]
 8007ee6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8007ee8:	4b1f      	ldr	r3, [pc, #124]	@ (8007f68 <MX_FMC_Init+0x98>)
 8007eea:	4a20      	ldr	r2, [pc, #128]	@ (8007f6c <MX_FMC_Init+0x9c>)
 8007eec:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8007eee:	4b1e      	ldr	r3, [pc, #120]	@ (8007f68 <MX_FMC_Init+0x98>)
 8007ef0:	2201      	movs	r2, #1
 8007ef2:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8007ef4:	4b1c      	ldr	r3, [pc, #112]	@ (8007f68 <MX_FMC_Init+0x98>)
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8007efa:	4b1b      	ldr	r3, [pc, #108]	@ (8007f68 <MX_FMC_Init+0x98>)
 8007efc:	2204      	movs	r2, #4
 8007efe:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8007f00:	4b19      	ldr	r3, [pc, #100]	@ (8007f68 <MX_FMC_Init+0x98>)
 8007f02:	2210      	movs	r2, #16
 8007f04:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8007f06:	4b18      	ldr	r3, [pc, #96]	@ (8007f68 <MX_FMC_Init+0x98>)
 8007f08:	2240      	movs	r2, #64	@ 0x40
 8007f0a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8007f0c:	4b16      	ldr	r3, [pc, #88]	@ (8007f68 <MX_FMC_Init+0x98>)
 8007f0e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8007f12:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8007f14:	4b14      	ldr	r3, [pc, #80]	@ (8007f68 <MX_FMC_Init+0x98>)
 8007f16:	2200      	movs	r2, #0
 8007f18:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8007f1a:	4b13      	ldr	r3, [pc, #76]	@ (8007f68 <MX_FMC_Init+0x98>)
 8007f1c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f20:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8007f22:	4b11      	ldr	r3, [pc, #68]	@ (8007f68 <MX_FMC_Init+0x98>)
 8007f24:	2200      	movs	r2, #0
 8007f26:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8007f28:	4b0f      	ldr	r3, [pc, #60]	@ (8007f68 <MX_FMC_Init+0x98>)
 8007f2a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007f2e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8007f30:	2302      	movs	r3, #2
 8007f32:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8007f34:	2307      	movs	r3, #7
 8007f36:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8007f38:	2304      	movs	r3, #4
 8007f3a:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8007f3c:	2307      	movs	r3, #7
 8007f3e:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8007f40:	2303      	movs	r3, #3
 8007f42:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8007f44:	2302      	movs	r3, #2
 8007f46:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8007f48:	2302      	movs	r3, #2
 8007f4a:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8007f4c:	1d3b      	adds	r3, r7, #4
 8007f4e:	4619      	mov	r1, r3
 8007f50:	4805      	ldr	r0, [pc, #20]	@ (8007f68 <MX_FMC_Init+0x98>)
 8007f52:	f7fc fb0d 	bl	8004570 <HAL_SDRAM_Init>
 8007f56:	4603      	mov	r3, r0
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d001      	beq.n	8007f60 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8007f5c:	f003 fc8a 	bl	800b874 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8007f60:	bf00      	nop
 8007f62:	3720      	adds	r7, #32
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}
 8007f68:	200001b4 	.word	0x200001b4
 8007f6c:	a0000140 	.word	0xa0000140

08007f70 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b086      	sub	sp, #24
 8007f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007f76:	1d3b      	adds	r3, r7, #4
 8007f78:	2200      	movs	r2, #0
 8007f7a:	601a      	str	r2, [r3, #0]
 8007f7c:	605a      	str	r2, [r3, #4]
 8007f7e:	609a      	str	r2, [r3, #8]
 8007f80:	60da      	str	r2, [r3, #12]
 8007f82:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8007f84:	4b3b      	ldr	r3, [pc, #236]	@ (8008074 <HAL_FMC_MspInit+0x104>)
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d16f      	bne.n	800806c <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8007f8c:	4b39      	ldr	r3, [pc, #228]	@ (8008074 <HAL_FMC_MspInit+0x104>)
 8007f8e:	2201      	movs	r2, #1
 8007f90:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8007f92:	2300      	movs	r3, #0
 8007f94:	603b      	str	r3, [r7, #0]
 8007f96:	4b38      	ldr	r3, [pc, #224]	@ (8008078 <HAL_FMC_MspInit+0x108>)
 8007f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f9a:	4a37      	ldr	r2, [pc, #220]	@ (8008078 <HAL_FMC_MspInit+0x108>)
 8007f9c:	f043 0301 	orr.w	r3, r3, #1
 8007fa0:	6393      	str	r3, [r2, #56]	@ 0x38
 8007fa2:	4b35      	ldr	r3, [pc, #212]	@ (8008078 <HAL_FMC_MspInit+0x108>)
 8007fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fa6:	f003 0301 	and.w	r3, r3, #1
 8007faa:	603b      	str	r3, [r7, #0]
 8007fac:	683b      	ldr	r3, [r7, #0]
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8007fae:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8007fb2:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007fb4:	2302      	movs	r3, #2
 8007fb6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007fbc:	2303      	movs	r3, #3
 8007fbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8007fc0:	230c      	movs	r3, #12
 8007fc2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007fc4:	1d3b      	adds	r3, r7, #4
 8007fc6:	4619      	mov	r1, r3
 8007fc8:	482c      	ldr	r0, [pc, #176]	@ (800807c <HAL_FMC_MspInit+0x10c>)
 8007fca:	f7f9 f80b 	bl	8000fe4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007fd2:	2302      	movs	r3, #2
 8007fd4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007fda:	2303      	movs	r3, #3
 8007fdc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8007fde:	230c      	movs	r3, #12
 8007fe0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8007fe2:	1d3b      	adds	r3, r7, #4
 8007fe4:	4619      	mov	r1, r3
 8007fe6:	4826      	ldr	r0, [pc, #152]	@ (8008080 <HAL_FMC_MspInit+0x110>)
 8007fe8:	f7f8 fffc 	bl	8000fe4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8007fec:	f248 1333 	movw	r3, #33075	@ 0x8133
 8007ff0:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ff2:	2302      	movs	r3, #2
 8007ff4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007ffa:	2303      	movs	r3, #3
 8007ffc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8007ffe:	230c      	movs	r3, #12
 8008000:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008002:	1d3b      	adds	r3, r7, #4
 8008004:	4619      	mov	r1, r3
 8008006:	481f      	ldr	r0, [pc, #124]	@ (8008084 <HAL_FMC_MspInit+0x114>)
 8008008:	f7f8 ffec 	bl	8000fe4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 800800c:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8008010:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008012:	2302      	movs	r3, #2
 8008014:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008016:	2300      	movs	r3, #0
 8008018:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800801a:	2303      	movs	r3, #3
 800801c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800801e:	230c      	movs	r3, #12
 8008020:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008022:	1d3b      	adds	r3, r7, #4
 8008024:	4619      	mov	r1, r3
 8008026:	4818      	ldr	r0, [pc, #96]	@ (8008088 <HAL_FMC_MspInit+0x118>)
 8008028:	f7f8 ffdc 	bl	8000fe4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 800802c:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8008030:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008032:	2302      	movs	r3, #2
 8008034:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008036:	2300      	movs	r3, #0
 8008038:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800803a:	2303      	movs	r3, #3
 800803c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800803e:	230c      	movs	r3, #12
 8008040:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008042:	1d3b      	adds	r3, r7, #4
 8008044:	4619      	mov	r1, r3
 8008046:	4811      	ldr	r0, [pc, #68]	@ (800808c <HAL_FMC_MspInit+0x11c>)
 8008048:	f7f8 ffcc 	bl	8000fe4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 800804c:	2360      	movs	r3, #96	@ 0x60
 800804e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008050:	2302      	movs	r3, #2
 8008052:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008054:	2300      	movs	r3, #0
 8008056:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008058:	2303      	movs	r3, #3
 800805a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800805c:	230c      	movs	r3, #12
 800805e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008060:	1d3b      	adds	r3, r7, #4
 8008062:	4619      	mov	r1, r3
 8008064:	480a      	ldr	r0, [pc, #40]	@ (8008090 <HAL_FMC_MspInit+0x120>)
 8008066:	f7f8 ffbd 	bl	8000fe4 <HAL_GPIO_Init>
 800806a:	e000      	b.n	800806e <HAL_FMC_MspInit+0xfe>
    return;
 800806c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800806e:	3718      	adds	r7, #24
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}
 8008074:	200001e8 	.word	0x200001e8
 8008078:	40023800 	.word	0x40023800
 800807c:	40021400 	.word	0x40021400
 8008080:	40020800 	.word	0x40020800
 8008084:	40021800 	.word	0x40021800
 8008088:	40021000 	.word	0x40021000
 800808c:	40020c00 	.word	0x40020c00
 8008090:	40020400 	.word	0x40020400

08008094 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8008094:	b580      	push	{r7, lr}
 8008096:	b082      	sub	sp, #8
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800809c:	f7ff ff68 	bl	8007f70 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80080a0:	bf00      	nop
 80080a2:	3708      	adds	r7, #8
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}

080080a8 <vApplicationStackOverflowHook>:
}
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b083      	sub	sp, #12
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
 80080b0:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 80080b2:	bf00      	nop
 80080b4:	370c      	adds	r7, #12
 80080b6:	46bd      	mov	sp, r7
 80080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080bc:	4770      	bx	lr
	...

080080c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b08e      	sub	sp, #56	@ 0x38
 80080c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80080c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80080ca:	2200      	movs	r2, #0
 80080cc:	601a      	str	r2, [r3, #0]
 80080ce:	605a      	str	r2, [r3, #4]
 80080d0:	609a      	str	r2, [r3, #8]
 80080d2:	60da      	str	r2, [r3, #12]
 80080d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80080d6:	2300      	movs	r3, #0
 80080d8:	623b      	str	r3, [r7, #32]
 80080da:	4b7d      	ldr	r3, [pc, #500]	@ (80082d0 <MX_GPIO_Init+0x210>)
 80080dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080de:	4a7c      	ldr	r2, [pc, #496]	@ (80082d0 <MX_GPIO_Init+0x210>)
 80080e0:	f043 0304 	orr.w	r3, r3, #4
 80080e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80080e6:	4b7a      	ldr	r3, [pc, #488]	@ (80082d0 <MX_GPIO_Init+0x210>)
 80080e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080ea:	f003 0304 	and.w	r3, r3, #4
 80080ee:	623b      	str	r3, [r7, #32]
 80080f0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80080f2:	2300      	movs	r3, #0
 80080f4:	61fb      	str	r3, [r7, #28]
 80080f6:	4b76      	ldr	r3, [pc, #472]	@ (80082d0 <MX_GPIO_Init+0x210>)
 80080f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080fa:	4a75      	ldr	r2, [pc, #468]	@ (80082d0 <MX_GPIO_Init+0x210>)
 80080fc:	f043 0320 	orr.w	r3, r3, #32
 8008100:	6313      	str	r3, [r2, #48]	@ 0x30
 8008102:	4b73      	ldr	r3, [pc, #460]	@ (80082d0 <MX_GPIO_Init+0x210>)
 8008104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008106:	f003 0320 	and.w	r3, r3, #32
 800810a:	61fb      	str	r3, [r7, #28]
 800810c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800810e:	2300      	movs	r3, #0
 8008110:	61bb      	str	r3, [r7, #24]
 8008112:	4b6f      	ldr	r3, [pc, #444]	@ (80082d0 <MX_GPIO_Init+0x210>)
 8008114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008116:	4a6e      	ldr	r2, [pc, #440]	@ (80082d0 <MX_GPIO_Init+0x210>)
 8008118:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800811c:	6313      	str	r3, [r2, #48]	@ 0x30
 800811e:	4b6c      	ldr	r3, [pc, #432]	@ (80082d0 <MX_GPIO_Init+0x210>)
 8008120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008122:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008126:	61bb      	str	r3, [r7, #24]
 8008128:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800812a:	2300      	movs	r3, #0
 800812c:	617b      	str	r3, [r7, #20]
 800812e:	4b68      	ldr	r3, [pc, #416]	@ (80082d0 <MX_GPIO_Init+0x210>)
 8008130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008132:	4a67      	ldr	r2, [pc, #412]	@ (80082d0 <MX_GPIO_Init+0x210>)
 8008134:	f043 0301 	orr.w	r3, r3, #1
 8008138:	6313      	str	r3, [r2, #48]	@ 0x30
 800813a:	4b65      	ldr	r3, [pc, #404]	@ (80082d0 <MX_GPIO_Init+0x210>)
 800813c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800813e:	f003 0301 	and.w	r3, r3, #1
 8008142:	617b      	str	r3, [r7, #20]
 8008144:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008146:	2300      	movs	r3, #0
 8008148:	613b      	str	r3, [r7, #16]
 800814a:	4b61      	ldr	r3, [pc, #388]	@ (80082d0 <MX_GPIO_Init+0x210>)
 800814c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800814e:	4a60      	ldr	r2, [pc, #384]	@ (80082d0 <MX_GPIO_Init+0x210>)
 8008150:	f043 0302 	orr.w	r3, r3, #2
 8008154:	6313      	str	r3, [r2, #48]	@ 0x30
 8008156:	4b5e      	ldr	r3, [pc, #376]	@ (80082d0 <MX_GPIO_Init+0x210>)
 8008158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800815a:	f003 0302 	and.w	r3, r3, #2
 800815e:	613b      	str	r3, [r7, #16]
 8008160:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8008162:	2300      	movs	r3, #0
 8008164:	60fb      	str	r3, [r7, #12]
 8008166:	4b5a      	ldr	r3, [pc, #360]	@ (80082d0 <MX_GPIO_Init+0x210>)
 8008168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800816a:	4a59      	ldr	r2, [pc, #356]	@ (80082d0 <MX_GPIO_Init+0x210>)
 800816c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008170:	6313      	str	r3, [r2, #48]	@ 0x30
 8008172:	4b57      	ldr	r3, [pc, #348]	@ (80082d0 <MX_GPIO_Init+0x210>)
 8008174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008176:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800817a:	60fb      	str	r3, [r7, #12]
 800817c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800817e:	2300      	movs	r3, #0
 8008180:	60bb      	str	r3, [r7, #8]
 8008182:	4b53      	ldr	r3, [pc, #332]	@ (80082d0 <MX_GPIO_Init+0x210>)
 8008184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008186:	4a52      	ldr	r2, [pc, #328]	@ (80082d0 <MX_GPIO_Init+0x210>)
 8008188:	f043 0310 	orr.w	r3, r3, #16
 800818c:	6313      	str	r3, [r2, #48]	@ 0x30
 800818e:	4b50      	ldr	r3, [pc, #320]	@ (80082d0 <MX_GPIO_Init+0x210>)
 8008190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008192:	f003 0310 	and.w	r3, r3, #16
 8008196:	60bb      	str	r3, [r7, #8]
 8008198:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800819a:	2300      	movs	r3, #0
 800819c:	607b      	str	r3, [r7, #4]
 800819e:	4b4c      	ldr	r3, [pc, #304]	@ (80082d0 <MX_GPIO_Init+0x210>)
 80081a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081a2:	4a4b      	ldr	r2, [pc, #300]	@ (80082d0 <MX_GPIO_Init+0x210>)
 80081a4:	f043 0308 	orr.w	r3, r3, #8
 80081a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80081aa:	4b49      	ldr	r3, [pc, #292]	@ (80082d0 <MX_GPIO_Init+0x210>)
 80081ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081ae:	f003 0308 	and.w	r3, r3, #8
 80081b2:	607b      	str	r3, [r7, #4]
 80081b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 80081b6:	2201      	movs	r2, #1
 80081b8:	2102      	movs	r1, #2
 80081ba:	4846      	ldr	r0, [pc, #280]	@ (80082d4 <MX_GPIO_Init+0x214>)
 80081bc:	f7f9 f8be 	bl	800133c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 80081c0:	2200      	movs	r2, #0
 80081c2:	2114      	movs	r1, #20
 80081c4:	4843      	ldr	r0, [pc, #268]	@ (80082d4 <MX_GPIO_Init+0x214>)
 80081c6:	f7f9 f8b9 	bl	800133c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 80081ca:	2200      	movs	r2, #0
 80081cc:	2180      	movs	r1, #128	@ 0x80
 80081ce:	4842      	ldr	r0, [pc, #264]	@ (80082d8 <MX_GPIO_Init+0x218>)
 80081d0:	f7f9 f8b4 	bl	800133c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 80081d4:	2200      	movs	r2, #0
 80081d6:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80081da:	4840      	ldr	r0, [pc, #256]	@ (80082dc <MX_GPIO_Init+0x21c>)
 80081dc:	f7f9 f8ae 	bl	800133c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80081e0:	2200      	movs	r2, #0
 80081e2:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 80081e6:	483e      	ldr	r0, [pc, #248]	@ (80082e0 <MX_GPIO_Init+0x220>)
 80081e8:	f7f9 f8a8 	bl	800133c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GYRO_CS_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 80081ec:	2316      	movs	r3, #22
 80081ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80081f0:	2301      	movs	r3, #1
 80081f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081f4:	2300      	movs	r3, #0
 80081f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80081f8:	2300      	movs	r3, #0
 80081fa:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80081fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008200:	4619      	mov	r1, r3
 8008202:	4834      	ldr	r0, [pc, #208]	@ (80082d4 <MX_GPIO_Init+0x214>)
 8008204:	f7f8 feee 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8008208:	f248 0307 	movw	r3, #32775	@ 0x8007
 800820c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800820e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8008212:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008214:	2300      	movs	r3, #0
 8008216:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008218:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800821c:	4619      	mov	r1, r3
 800821e:	482e      	ldr	r0, [pc, #184]	@ (80082d8 <MX_GPIO_Init+0x218>)
 8008220:	f7f8 fee0 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8008224:	2380      	movs	r3, #128	@ 0x80
 8008226:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008228:	2301      	movs	r3, #1
 800822a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800822c:	2300      	movs	r3, #0
 800822e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008230:	2300      	movs	r3, #0
 8008232:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8008234:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008238:	4619      	mov	r1, r3
 800823a:	4827      	ldr	r0, [pc, #156]	@ (80082d8 <MX_GPIO_Init+0x218>)
 800823c:	f7f8 fed2 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8008240:	2320      	movs	r3, #32
 8008242:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8008244:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8008248:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800824a:	2300      	movs	r3, #0
 800824c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 800824e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008252:	4619      	mov	r1, r3
 8008254:	481f      	ldr	r0, [pc, #124]	@ (80082d4 <MX_GPIO_Init+0x214>)
 8008256:	f7f8 fec5 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800825a:	2304      	movs	r3, #4
 800825c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800825e:	2300      	movs	r3, #0
 8008260:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008262:	2300      	movs	r3, #0
 8008264:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8008266:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800826a:	4619      	mov	r1, r3
 800826c:	481d      	ldr	r0, [pc, #116]	@ (80082e4 <MX_GPIO_Init+0x224>)
 800826e:	f7f8 feb9 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8008272:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008276:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008278:	2300      	movs	r3, #0
 800827a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800827c:	2300      	movs	r3, #0
 800827e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8008280:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008284:	4619      	mov	r1, r3
 8008286:	4815      	ldr	r0, [pc, #84]	@ (80082dc <MX_GPIO_Init+0x21c>)
 8008288:	f7f8 feac 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 800828c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8008290:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008292:	2301      	movs	r3, #1
 8008294:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008296:	2300      	movs	r3, #0
 8008298:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800829a:	2300      	movs	r3, #0
 800829c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800829e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80082a2:	4619      	mov	r1, r3
 80082a4:	480d      	ldr	r0, [pc, #52]	@ (80082dc <MX_GPIO_Init+0x21c>)
 80082a6:	f7f8 fe9d 	bl	8000fe4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 80082aa:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80082ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80082b0:	2301      	movs	r3, #1
 80082b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082b4:	2300      	movs	r3, #0
 80082b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80082b8:	2300      	movs	r3, #0
 80082ba:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80082bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80082c0:	4619      	mov	r1, r3
 80082c2:	4807      	ldr	r0, [pc, #28]	@ (80082e0 <MX_GPIO_Init+0x220>)
 80082c4:	f7f8 fe8e 	bl	8000fe4 <HAL_GPIO_Init>

}
 80082c8:	bf00      	nop
 80082ca:	3738      	adds	r7, #56	@ 0x38
 80082cc:	46bd      	mov	sp, r7
 80082ce:	bd80      	pop	{r7, pc}
 80082d0:	40023800 	.word	0x40023800
 80082d4:	40020800 	.word	0x40020800
 80082d8:	40020000 	.word	0x40020000
 80082dc:	40020c00 	.word	0x40020c00
 80082e0:	40021800 	.word	0x40021800
 80082e4:	40020400 	.word	0x40020400

080082e8 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80082ec:	4b1b      	ldr	r3, [pc, #108]	@ (800835c <MX_I2C3_Init+0x74>)
 80082ee:	4a1c      	ldr	r2, [pc, #112]	@ (8008360 <MX_I2C3_Init+0x78>)
 80082f0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80082f2:	4b1a      	ldr	r3, [pc, #104]	@ (800835c <MX_I2C3_Init+0x74>)
 80082f4:	4a1b      	ldr	r2, [pc, #108]	@ (8008364 <MX_I2C3_Init+0x7c>)
 80082f6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80082f8:	4b18      	ldr	r3, [pc, #96]	@ (800835c <MX_I2C3_Init+0x74>)
 80082fa:	2200      	movs	r2, #0
 80082fc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80082fe:	4b17      	ldr	r3, [pc, #92]	@ (800835c <MX_I2C3_Init+0x74>)
 8008300:	2200      	movs	r2, #0
 8008302:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8008304:	4b15      	ldr	r3, [pc, #84]	@ (800835c <MX_I2C3_Init+0x74>)
 8008306:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800830a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800830c:	4b13      	ldr	r3, [pc, #76]	@ (800835c <MX_I2C3_Init+0x74>)
 800830e:	2200      	movs	r2, #0
 8008310:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8008312:	4b12      	ldr	r3, [pc, #72]	@ (800835c <MX_I2C3_Init+0x74>)
 8008314:	2200      	movs	r2, #0
 8008316:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8008318:	4b10      	ldr	r3, [pc, #64]	@ (800835c <MX_I2C3_Init+0x74>)
 800831a:	2200      	movs	r2, #0
 800831c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800831e:	4b0f      	ldr	r3, [pc, #60]	@ (800835c <MX_I2C3_Init+0x74>)
 8008320:	2200      	movs	r2, #0
 8008322:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8008324:	480d      	ldr	r0, [pc, #52]	@ (800835c <MX_I2C3_Init+0x74>)
 8008326:	f7fa fdc9 	bl	8002ebc <HAL_I2C_Init>
 800832a:	4603      	mov	r3, r0
 800832c:	2b00      	cmp	r3, #0
 800832e:	d001      	beq.n	8008334 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8008330:	f003 faa0 	bl	800b874 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8008334:	2100      	movs	r1, #0
 8008336:	4809      	ldr	r0, [pc, #36]	@ (800835c <MX_I2C3_Init+0x74>)
 8008338:	f7fa ff04 	bl	8003144 <HAL_I2CEx_ConfigAnalogFilter>
 800833c:	4603      	mov	r3, r0
 800833e:	2b00      	cmp	r3, #0
 8008340:	d001      	beq.n	8008346 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8008342:	f003 fa97 	bl	800b874 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8008346:	2100      	movs	r1, #0
 8008348:	4804      	ldr	r0, [pc, #16]	@ (800835c <MX_I2C3_Init+0x74>)
 800834a:	f7fa ff37 	bl	80031bc <HAL_I2CEx_ConfigDigitalFilter>
 800834e:	4603      	mov	r3, r0
 8008350:	2b00      	cmp	r3, #0
 8008352:	d001      	beq.n	8008358 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8008354:	f003 fa8e 	bl	800b874 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8008358:	bf00      	nop
 800835a:	bd80      	pop	{r7, pc}
 800835c:	200001ec 	.word	0x200001ec
 8008360:	40005c00 	.word	0x40005c00
 8008364:	000186a0 	.word	0x000186a0

08008368 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b08a      	sub	sp, #40	@ 0x28
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008370:	f107 0314 	add.w	r3, r7, #20
 8008374:	2200      	movs	r2, #0
 8008376:	601a      	str	r2, [r3, #0]
 8008378:	605a      	str	r2, [r3, #4]
 800837a:	609a      	str	r2, [r3, #8]
 800837c:	60da      	str	r2, [r3, #12]
 800837e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	4a29      	ldr	r2, [pc, #164]	@ (800842c <HAL_I2C_MspInit+0xc4>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d14b      	bne.n	8008422 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800838a:	2300      	movs	r3, #0
 800838c:	613b      	str	r3, [r7, #16]
 800838e:	4b28      	ldr	r3, [pc, #160]	@ (8008430 <HAL_I2C_MspInit+0xc8>)
 8008390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008392:	4a27      	ldr	r2, [pc, #156]	@ (8008430 <HAL_I2C_MspInit+0xc8>)
 8008394:	f043 0304 	orr.w	r3, r3, #4
 8008398:	6313      	str	r3, [r2, #48]	@ 0x30
 800839a:	4b25      	ldr	r3, [pc, #148]	@ (8008430 <HAL_I2C_MspInit+0xc8>)
 800839c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800839e:	f003 0304 	and.w	r3, r3, #4
 80083a2:	613b      	str	r3, [r7, #16]
 80083a4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80083a6:	2300      	movs	r3, #0
 80083a8:	60fb      	str	r3, [r7, #12]
 80083aa:	4b21      	ldr	r3, [pc, #132]	@ (8008430 <HAL_I2C_MspInit+0xc8>)
 80083ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083ae:	4a20      	ldr	r2, [pc, #128]	@ (8008430 <HAL_I2C_MspInit+0xc8>)
 80083b0:	f043 0301 	orr.w	r3, r3, #1
 80083b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80083b6:	4b1e      	ldr	r3, [pc, #120]	@ (8008430 <HAL_I2C_MspInit+0xc8>)
 80083b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083ba:	f003 0301 	and.w	r3, r3, #1
 80083be:	60fb      	str	r3, [r7, #12]
 80083c0:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80083c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80083c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80083c8:	2312      	movs	r3, #18
 80083ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80083cc:	2301      	movs	r3, #1
 80083ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80083d0:	2300      	movs	r3, #0
 80083d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80083d4:	2304      	movs	r3, #4
 80083d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80083d8:	f107 0314 	add.w	r3, r7, #20
 80083dc:	4619      	mov	r1, r3
 80083de:	4815      	ldr	r0, [pc, #84]	@ (8008434 <HAL_I2C_MspInit+0xcc>)
 80083e0:	f7f8 fe00 	bl	8000fe4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80083e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80083e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80083ea:	2312      	movs	r3, #18
 80083ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80083ee:	2301      	movs	r3, #1
 80083f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80083f2:	2300      	movs	r3, #0
 80083f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80083f6:	2304      	movs	r3, #4
 80083f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80083fa:	f107 0314 	add.w	r3, r7, #20
 80083fe:	4619      	mov	r1, r3
 8008400:	480d      	ldr	r0, [pc, #52]	@ (8008438 <HAL_I2C_MspInit+0xd0>)
 8008402:	f7f8 fdef 	bl	8000fe4 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8008406:	2300      	movs	r3, #0
 8008408:	60bb      	str	r3, [r7, #8]
 800840a:	4b09      	ldr	r3, [pc, #36]	@ (8008430 <HAL_I2C_MspInit+0xc8>)
 800840c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800840e:	4a08      	ldr	r2, [pc, #32]	@ (8008430 <HAL_I2C_MspInit+0xc8>)
 8008410:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008414:	6413      	str	r3, [r2, #64]	@ 0x40
 8008416:	4b06      	ldr	r3, [pc, #24]	@ (8008430 <HAL_I2C_MspInit+0xc8>)
 8008418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800841a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800841e:	60bb      	str	r3, [r7, #8]
 8008420:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8008422:	bf00      	nop
 8008424:	3728      	adds	r7, #40	@ 0x28
 8008426:	46bd      	mov	sp, r7
 8008428:	bd80      	pop	{r7, pc}
 800842a:	bf00      	nop
 800842c:	40005c00 	.word	0x40005c00
 8008430:	40023800 	.word	0x40023800
 8008434:	40020800 	.word	0x40020800
 8008438:	40020000 	.word	0x40020000

0800843c <i3g4250d_platform_delay>:
/**
 * @brief  Platform delay function
 * @param  ms  Milliseconds to delay
 */
void i3g4250d_platform_delay(uint32_t ms)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b082      	sub	sp, #8
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	f7f8 fabf 	bl	80009c8 <HAL_Delay>
}
 800844a:	bf00      	nop
 800844c:	3708      	adds	r7, #8
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}
	...

08008454 <i3g4250d_platform_init>:
  *         - Data Size: 8-bit
  *         - First Bit: MSB First
  *         - Baud Rate: 10 MHz
  */
int32_t i3g4250d_platform_init(stmdev_ctx_t *ctx, void *spi_handle)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b082      	sub	sp, #8
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	6039      	str	r1, [r7, #0]
  if (ctx == NULL || spi_handle == NULL) {
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d002      	beq.n	800846a <i3g4250d_platform_init+0x16>
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d102      	bne.n	8008470 <i3g4250d_platform_init+0x1c>
    return -1;
 800846a:	f04f 33ff 	mov.w	r3, #4294967295
 800846e:	e01d      	b.n	80084ac <i3g4250d_platform_init+0x58>
  }
  
  /* Setup function pointers (bus abstraction) */
  ctx->write_reg = i3g4250d_platform_write;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	4a10      	ldr	r2, [pc, #64]	@ (80084b4 <i3g4250d_platform_init+0x60>)
 8008474:	601a      	str	r2, [r3, #0]
  ctx->read_reg  = i3g4250d_platform_read;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	4a0f      	ldr	r2, [pc, #60]	@ (80084b8 <i3g4250d_platform_init+0x64>)
 800847a:	605a      	str	r2, [r3, #4]
  ctx->mdelay    = i3g4250d_platform_delay;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	4a0f      	ldr	r2, [pc, #60]	@ (80084bc <i3g4250d_platform_init+0x68>)
 8008480:	609a      	str	r2, [r3, #8]
  ctx->handle    = spi_handle;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	683a      	ldr	r2, [r7, #0]
 8008486:	60da      	str	r2, [r3, #12]
  
  /* Initialize driver state */
  g_driver_state.initialized = 0;  /* Will be set after WHO_AM_I check */
 8008488:	4b0d      	ldr	r3, [pc, #52]	@ (80084c0 <i3g4250d_platform_init+0x6c>)
 800848a:	2200      	movs	r2, #0
 800848c:	701a      	strb	r2, [r3, #0]
  g_driver_state.power_mode  = 0;
 800848e:	4b0c      	ldr	r3, [pc, #48]	@ (80084c0 <i3g4250d_platform_init+0x6c>)
 8008490:	2200      	movs	r2, #0
 8008492:	705a      	strb	r2, [r3, #1]
  g_driver_state.odr         = 0;
 8008494:	4b0a      	ldr	r3, [pc, #40]	@ (80084c0 <i3g4250d_platform_init+0x6c>)
 8008496:	2200      	movs	r2, #0
 8008498:	709a      	strb	r2, [r3, #2]
  g_driver_state.fullscale   = 0;
 800849a:	4b09      	ldr	r3, [pc, #36]	@ (80084c0 <i3g4250d_platform_init+0x6c>)
 800849c:	2200      	movs	r2, #0
 800849e:	70da      	strb	r2, [r3, #3]
  
  /* Ensure CS is high (deselected) at startup */
  HAL_GPIO_WritePin(GYRO_CS_PORT, GYRO_CS_PIN, GPIO_PIN_SET);
 80084a0:	2201      	movs	r2, #1
 80084a2:	2102      	movs	r1, #2
 80084a4:	4807      	ldr	r0, [pc, #28]	@ (80084c4 <i3g4250d_platform_init+0x70>)
 80084a6:	f7f8 ff49 	bl	800133c <HAL_GPIO_WritePin>
  
  I3G4250D_DEBUG_PRINT("[PLATFORM] Initialized\r\n");
  
  return 0;
 80084aa:	2300      	movs	r3, #0
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	3708      	adds	r7, #8
 80084b0:	46bd      	mov	sp, r7
 80084b2:	bd80      	pop	{r7, pc}
 80084b4:	0800859d 	.word	0x0800859d
 80084b8:	080084c9 	.word	0x080084c9
 80084bc:	0800843d 	.word	0x0800843d
 80084c0:	20000240 	.word	0x20000240
 80084c4:	40020800 	.word	0x40020800

080084c8 <i3g4250d_platform_read>:
  *         - Master sends dummy bytes while receiving data
  *         - This ensures proper clock generation
  */
int32_t i3g4250d_platform_read(void *handle, uint8_t reg, 
                               uint8_t *data, uint16_t len)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b08e      	sub	sp, #56	@ 0x38
 80084cc:	af02      	add	r7, sp, #8
 80084ce:	60f8      	str	r0, [r7, #12]
 80084d0:	607a      	str	r2, [r7, #4]
 80084d2:	461a      	mov	r2, r3
 80084d4:	460b      	mov	r3, r1
 80084d6:	72fb      	strb	r3, [r7, #11]
 80084d8:	4613      	mov	r3, r2
 80084da:	813b      	strh	r3, [r7, #8]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef*)handle;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_StatusTypeDef status;
  
  /* Build address byte */
  uint8_t addr = reg | 0x80;  /* Set bit 7: READ = 1 */
 80084e0:	7afb      	ldrb	r3, [r7, #11]
 80084e2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80084e6:	b2db      	uxtb	r3, r3
 80084e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  
  if (len > 1) {
 80084ec:	893b      	ldrh	r3, [r7, #8]
 80084ee:	2b01      	cmp	r3, #1
 80084f0:	d906      	bls.n	8008500 <i3g4250d_platform_read+0x38>
    addr |= 0x40;  /* Set bit 6: Auto-increment for multi-byte */
 80084f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80084f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084fa:	b2db      	uxtb	r3, r3
 80084fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  
  /* CS LOW - Start transaction */
  HAL_GPIO_WritePin(GYRO_CS_PORT, GYRO_CS_PIN, GPIO_PIN_RESET);
 8008500:	2200      	movs	r2, #0
 8008502:	2102      	movs	r1, #2
 8008504:	4824      	ldr	r0, [pc, #144]	@ (8008598 <i3g4250d_platform_read+0xd0>)
 8008506:	f7f8 ff19 	bl	800133c <HAL_GPIO_WritePin>
  
  /* Send address byte */
  status = HAL_SPI_Transmit(hspi, &addr, 1, SPI_TIMEOUT_MS);
 800850a:	f107 0127 	add.w	r1, r7, #39	@ 0x27
 800850e:	2364      	movs	r3, #100	@ 0x64
 8008510:	2201      	movs	r2, #1
 8008512:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008514:	f7fc f8e9 	bl	80046ea <HAL_SPI_Transmit>
 8008518:	4603      	mov	r3, r0
 800851a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status != HAL_OK) {
 800851e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008522:	2b00      	cmp	r3, #0
 8008524:	d007      	beq.n	8008536 <i3g4250d_platform_read+0x6e>
    HAL_GPIO_WritePin(GYRO_CS_PORT, GYRO_CS_PIN, GPIO_PIN_SET);
 8008526:	2201      	movs	r2, #1
 8008528:	2102      	movs	r1, #2
 800852a:	481b      	ldr	r0, [pc, #108]	@ (8008598 <i3g4250d_platform_read+0xd0>)
 800852c:	f7f8 ff06 	bl	800133c <HAL_GPIO_WritePin>
    return -1;
 8008530:	f04f 33ff 	mov.w	r3, #4294967295
 8008534:	e02c      	b.n	8008590 <i3g4250d_platform_read+0xc8>
  }
  
  /* Full-duplex read: send dummy bytes (0xFF) while receiving data */
  /* This is the correct way to read in SPI - clock is generated by TX */
  uint8_t tx_dummy[16];  /* Max 16 bytes per transaction */
  memset(tx_dummy, 0xFF, sizeof(tx_dummy));
 8008536:	f107 0314 	add.w	r3, r7, #20
 800853a:	2210      	movs	r2, #16
 800853c:	21ff      	movs	r1, #255	@ 0xff
 800853e:	4618      	mov	r0, r3
 8008540:	f003 fdce 	bl	800c0e0 <memset>
  
  if (len <= sizeof(tx_dummy)) {
 8008544:	893b      	ldrh	r3, [r7, #8]
 8008546:	2b10      	cmp	r3, #16
 8008548:	d80c      	bhi.n	8008564 <i3g4250d_platform_read+0x9c>
    status = HAL_SPI_TransmitReceive(hspi, tx_dummy, data, len, SPI_TIMEOUT_MS);
 800854a:	893b      	ldrh	r3, [r7, #8]
 800854c:	f107 0114 	add.w	r1, r7, #20
 8008550:	2264      	movs	r2, #100	@ 0x64
 8008552:	9200      	str	r2, [sp, #0]
 8008554:	687a      	ldr	r2, [r7, #4]
 8008556:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008558:	f7fc fb24 	bl	8004ba4 <HAL_SPI_TransmitReceive>
 800855c:	4603      	mov	r3, r0
 800855e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008562:	e008      	b.n	8008576 <i3g4250d_platform_read+0xae>
  } else {
    /* Fallback for larger reads (shouldn't happen normally) */
    status = HAL_SPI_Receive(hspi, data, len, SPI_TIMEOUT_MS);
 8008564:	893a      	ldrh	r2, [r7, #8]
 8008566:	2364      	movs	r3, #100	@ 0x64
 8008568:	6879      	ldr	r1, [r7, #4]
 800856a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800856c:	f7fc fa01 	bl	8004972 <HAL_SPI_Receive>
 8008570:	4603      	mov	r3, r0
 8008572:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }
  
  /* CS HIGH - End transaction */
  HAL_GPIO_WritePin(GYRO_CS_PORT, GYRO_CS_PIN, GPIO_PIN_SET);
 8008576:	2201      	movs	r2, #1
 8008578:	2102      	movs	r1, #2
 800857a:	4807      	ldr	r0, [pc, #28]	@ (8008598 <i3g4250d_platform_read+0xd0>)
 800857c:	f7f8 fede 	bl	800133c <HAL_GPIO_WritePin>
  
  return (status == HAL_OK) ? 0 : -1;
 8008580:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008584:	2b00      	cmp	r3, #0
 8008586:	d101      	bne.n	800858c <i3g4250d_platform_read+0xc4>
 8008588:	2300      	movs	r3, #0
 800858a:	e001      	b.n	8008590 <i3g4250d_platform_read+0xc8>
 800858c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008590:	4618      	mov	r0, r3
 8008592:	3730      	adds	r7, #48	@ 0x30
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}
 8008598:	40020800 	.word	0x40020800

0800859c <i3g4250d_platform_write>:
  * @param  len     Number of bytes
  * @retval 0: OK, -1: Error
  */
int32_t i3g4250d_platform_write(void *handle, uint8_t reg,
                                const uint8_t *data, uint16_t len)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b086      	sub	sp, #24
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	60f8      	str	r0, [r7, #12]
 80085a4:	607a      	str	r2, [r7, #4]
 80085a6:	461a      	mov	r2, r3
 80085a8:	460b      	mov	r3, r1
 80085aa:	72fb      	strb	r3, [r7, #11]
 80085ac:	4613      	mov	r3, r2
 80085ae:	813b      	strh	r3, [r7, #8]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef*)handle;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;
  
  /* Build address byte */
  uint8_t addr = reg & 0x7F;  /* Clear bit 7: WRITE = 0 */
 80085b4:	7afb      	ldrb	r3, [r7, #11]
 80085b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80085ba:	b2db      	uxtb	r3, r3
 80085bc:	74bb      	strb	r3, [r7, #18]
  
  if (len > 1) {
 80085be:	893b      	ldrh	r3, [r7, #8]
 80085c0:	2b01      	cmp	r3, #1
 80085c2:	d904      	bls.n	80085ce <i3g4250d_platform_write+0x32>
    addr |= 0x40;  /* Set bit 6: Auto-increment for multi-byte */
 80085c4:	7cbb      	ldrb	r3, [r7, #18]
 80085c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085ca:	b2db      	uxtb	r3, r3
 80085cc:	74bb      	strb	r3, [r7, #18]
  }
  
  /* CS LOW - Start transaction */
  HAL_GPIO_WritePin(GYRO_CS_PORT, GYRO_CS_PIN, GPIO_PIN_RESET);
 80085ce:	2200      	movs	r2, #0
 80085d0:	2102      	movs	r1, #2
 80085d2:	4817      	ldr	r0, [pc, #92]	@ (8008630 <i3g4250d_platform_write+0x94>)
 80085d4:	f7f8 feb2 	bl	800133c <HAL_GPIO_WritePin>
  
  /* Send address byte */
  status = HAL_SPI_Transmit(hspi, &addr, 1, SPI_TIMEOUT_MS);
 80085d8:	f107 0112 	add.w	r1, r7, #18
 80085dc:	2364      	movs	r3, #100	@ 0x64
 80085de:	2201      	movs	r2, #1
 80085e0:	6978      	ldr	r0, [r7, #20]
 80085e2:	f7fc f882 	bl	80046ea <HAL_SPI_Transmit>
 80085e6:	4603      	mov	r3, r0
 80085e8:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK) {
 80085ea:	7cfb      	ldrb	r3, [r7, #19]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d007      	beq.n	8008600 <i3g4250d_platform_write+0x64>
    HAL_GPIO_WritePin(GYRO_CS_PORT, GYRO_CS_PIN, GPIO_PIN_SET);
 80085f0:	2201      	movs	r2, #1
 80085f2:	2102      	movs	r1, #2
 80085f4:	480e      	ldr	r0, [pc, #56]	@ (8008630 <i3g4250d_platform_write+0x94>)
 80085f6:	f7f8 fea1 	bl	800133c <HAL_GPIO_WritePin>
    return -1;
 80085fa:	f04f 33ff 	mov.w	r3, #4294967295
 80085fe:	e013      	b.n	8008628 <i3g4250d_platform_write+0x8c>
  }
  
  /* Send data */
  status = HAL_SPI_Transmit(hspi, (uint8_t*)data, len, SPI_TIMEOUT_MS);
 8008600:	893a      	ldrh	r2, [r7, #8]
 8008602:	2364      	movs	r3, #100	@ 0x64
 8008604:	6879      	ldr	r1, [r7, #4]
 8008606:	6978      	ldr	r0, [r7, #20]
 8008608:	f7fc f86f 	bl	80046ea <HAL_SPI_Transmit>
 800860c:	4603      	mov	r3, r0
 800860e:	74fb      	strb	r3, [r7, #19]
  
  /* CS HIGH - End transaction */
  HAL_GPIO_WritePin(GYRO_CS_PORT, GYRO_CS_PIN, GPIO_PIN_SET);
 8008610:	2201      	movs	r2, #1
 8008612:	2102      	movs	r1, #2
 8008614:	4806      	ldr	r0, [pc, #24]	@ (8008630 <i3g4250d_platform_write+0x94>)
 8008616:	f7f8 fe91 	bl	800133c <HAL_GPIO_WritePin>
  
  return (status == HAL_OK) ? 0 : -1;
 800861a:	7cfb      	ldrb	r3, [r7, #19]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d101      	bne.n	8008624 <i3g4250d_platform_write+0x88>
 8008620:	2300      	movs	r3, #0
 8008622:	e001      	b.n	8008628 <i3g4250d_platform_write+0x8c>
 8008624:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008628:	4618      	mov	r0, r3
 800862a:	3718      	adds	r7, #24
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}
 8008630:	40020800 	.word	0x40020800

08008634 <i3g4250d_read_reg>:
  *
  */
int32_t i3g4250d_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8008634:	b590      	push	{r4, r7, lr}
 8008636:	b087      	sub	sp, #28
 8008638:	af00      	add	r7, sp, #0
 800863a:	60f8      	str	r0, [r7, #12]
 800863c:	607a      	str	r2, [r7, #4]
 800863e:	461a      	mov	r2, r3
 8008640:	460b      	mov	r3, r1
 8008642:	72fb      	strb	r3, [r7, #11]
 8008644:	4613      	mov	r3, r2
 8008646:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL) return -1;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d102      	bne.n	8008654 <i3g4250d_read_reg+0x20>
 800864e:	f04f 33ff 	mov.w	r3, #4294967295
 8008652:	e009      	b.n	8008668 <i3g4250d_read_reg+0x34>

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	685c      	ldr	r4, [r3, #4]
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	68d8      	ldr	r0, [r3, #12]
 800865c:	893b      	ldrh	r3, [r7, #8]
 800865e:	7af9      	ldrb	r1, [r7, #11]
 8008660:	687a      	ldr	r2, [r7, #4]
 8008662:	47a0      	blx	r4
 8008664:	6178      	str	r0, [r7, #20]

  return ret;
 8008666:	697b      	ldr	r3, [r7, #20]
}
 8008668:	4618      	mov	r0, r3
 800866a:	371c      	adds	r7, #28
 800866c:	46bd      	mov	sp, r7
 800866e:	bd90      	pop	{r4, r7, pc}

08008670 <i3g4250d_write_reg>:
  *
  */
int32_t i3g4250d_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                           uint8_t *data,
                           uint16_t len)
{
 8008670:	b590      	push	{r4, r7, lr}
 8008672:	b087      	sub	sp, #28
 8008674:	af00      	add	r7, sp, #0
 8008676:	60f8      	str	r0, [r7, #12]
 8008678:	607a      	str	r2, [r7, #4]
 800867a:	461a      	mov	r2, r3
 800867c:	460b      	mov	r3, r1
 800867e:	72fb      	strb	r3, [r7, #11]
 8008680:	4613      	mov	r3, r2
 8008682:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL) return -1;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d102      	bne.n	8008690 <i3g4250d_write_reg+0x20>
 800868a:	f04f 33ff 	mov.w	r3, #4294967295
 800868e:	e009      	b.n	80086a4 <i3g4250d_write_reg+0x34>

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681c      	ldr	r4, [r3, #0]
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	68d8      	ldr	r0, [r3, #12]
 8008698:	893b      	ldrh	r3, [r7, #8]
 800869a:	7af9      	ldrb	r1, [r7, #11]
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	47a0      	blx	r4
 80086a0:	6178      	str	r0, [r7, #20]

  return ret;
 80086a2:	697b      	ldr	r3, [r7, #20]
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	371c      	adds	r7, #28
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd90      	pop	{r4, r7, pc}

080086ac <i3g4250d_from_fs245dps_to_mdps>:
  * @{
  *
  */

float_t i3g4250d_from_fs245dps_to_mdps(int16_t lsb)
{
 80086ac:	b480      	push	{r7}
 80086ae:	b083      	sub	sp, #12
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	4603      	mov	r3, r0
 80086b4:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 8.75f);
 80086b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80086ba:	ee07 3a90 	vmov	s15, r3
 80086be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80086c2:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80086d8 <i3g4250d_from_fs245dps_to_mdps+0x2c>
 80086c6:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80086ca:	eeb0 0a67 	vmov.f32	s0, s15
 80086ce:	370c      	adds	r7, #12
 80086d0:	46bd      	mov	sp, r7
 80086d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d6:	4770      	bx	lr
 80086d8:	410c0000 	.word	0x410c0000

080086dc <i3g4250d_from_lsb_to_celsius>:

float_t i3g4250d_from_lsb_to_celsius(int16_t lsb)
{
 80086dc:	b480      	push	{r7}
 80086de:	b083      	sub	sp, #12
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	4603      	mov	r3, r0
 80086e4:	80fb      	strh	r3, [r7, #6]
  return (25.0f + (float_t)lsb);
 80086e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80086ea:	ee07 3a90 	vmov	s15, r3
 80086ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80086f2:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 80086f6:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 80086fa:	eeb0 0a67 	vmov.f32	s0, s15
 80086fe:	370c      	adds	r7, #12
 8008700:	46bd      	mov	sp, r7
 8008702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008706:	4770      	bx	lr

08008708 <i3g4250d_power_mode_set>:
  * @param  val    0: power-down mode, 1: normal mode
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_power_mode_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b084      	sub	sp, #16
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
 8008710:	460b      	mov	r3, r1
 8008712:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg1;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 8008714:	f107 020b 	add.w	r2, r7, #11
 8008718:	2301      	movs	r3, #1
 800871a:	2120      	movs	r1, #32
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f7ff ff89 	bl	8008634 <i3g4250d_read_reg>
 8008722:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d001      	beq.n	800872e <i3g4250d_power_mode_set+0x26>
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	e016      	b.n	800875c <i3g4250d_power_mode_set+0x54>

  if (val != 0U)
 800872e:	78fb      	ldrb	r3, [r7, #3]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d005      	beq.n	8008740 <i3g4250d_power_mode_set+0x38>
  {
    ctrl_reg1 |= I3G4250D_CTRL1_PD_BIT;  // pd bitini 1 yap (dierler bitler ellemeden) (normal mod)
 8008734:	7afb      	ldrb	r3, [r7, #11]
 8008736:	f043 0308 	orr.w	r3, r3, #8
 800873a:	b2db      	uxtb	r3, r3
 800873c:	72fb      	strb	r3, [r7, #11]
 800873e:	e004      	b.n	800874a <i3g4250d_power_mode_set+0x42>
  }
  else
  {
    ctrl_reg1 &= ~I3G4250D_CTRL1_PD_BIT; // pd bitini 0 yap (dierler bitler ellemeden) (g tasarrufu)
 8008740:	7afb      	ldrb	r3, [r7, #11]
 8008742:	f023 0308 	bic.w	r3, r3, #8
 8008746:	b2db      	uxtb	r3, r3
 8008748:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 800874a:	f107 020b 	add.w	r2, r7, #11
 800874e:	2301      	movs	r3, #1
 8008750:	2120      	movs	r1, #32
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f7ff ff8c 	bl	8008670 <i3g4250d_write_reg>
 8008758:	60f8      	str	r0, [r7, #12]

  return ret;
 800875a:	68fb      	ldr	r3, [r7, #12]
}
 800875c:	4618      	mov	r0, r3
 800875e:	3710      	adds	r7, #16
 8008760:	46bd      	mov	sp, r7
 8008762:	bd80      	pop	{r7, pc}

08008764 <i3g4250d_power_mode_get>:
  * @param  val    0: power-down mode, 1: normal mode.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_power_mode_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b084      	sub	sp, #16
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
 800876c:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg1;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 800876e:	f107 020b 	add.w	r2, r7, #11
 8008772:	2301      	movs	r3, #1
 8008774:	2120      	movs	r1, #32
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f7ff ff5c 	bl	8008634 <i3g4250d_read_reg>
 800877c:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d001      	beq.n	8008788 <i3g4250d_power_mode_get+0x24>
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	e008      	b.n	800879a <i3g4250d_power_mode_get+0x36>

  *val = (ctrl_reg1 & I3G4250D_CTRL1_PD_BIT) ? 1U : 0U;     // pd bitini oku
 8008788:	7afb      	ldrb	r3, [r7, #11]
 800878a:	08db      	lsrs	r3, r3, #3
 800878c:	b2db      	uxtb	r3, r3
 800878e:	f003 0301 	and.w	r3, r3, #1
 8008792:	b2da      	uxtb	r2, r3
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	701a      	strb	r2, [r3, #0]

  return ret;
 8008798:	68fb      	ldr	r3, [r7, #12]
}
 800879a:	4618      	mov	r0, r3
 800879c:	3710      	adds	r7, #16
 800879e:	46bd      	mov	sp, r7
 80087a0:	bd80      	pop	{r7, pc}

080087a2 <i3g4250d_data_rate_set>:
  * @param  val    Change the values of dr in reg CTRL_REG1
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_data_rate_set(const stmdev_ctx_t *ctx, i3g4250d_dr_t val)
{
 80087a2:	b580      	push	{r7, lr}
 80087a4:	b084      	sub	sp, #16
 80087a6:	af00      	add	r7, sp, #0
 80087a8:	6078      	str	r0, [r7, #4]
 80087aa:	460b      	mov	r3, r1
 80087ac:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg1;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 80087ae:	f107 020b 	add.w	r2, r7, #11
 80087b2:	2301      	movs	r3, #1
 80087b4:	2120      	movs	r1, #32
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f7ff ff3c 	bl	8008634 <i3g4250d_read_reg>
 80087bc:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d001      	beq.n	80087c8 <i3g4250d_data_rate_set+0x26>
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	e014      	b.n	80087f2 <i3g4250d_data_rate_set+0x50>

  ctrl_reg1 &= ~I3G4250D_CTRL1_DR_MASK;     // DR[1:0] bitlerini sfrla digerlerini eskileri koru
 80087c8:	7afb      	ldrb	r3, [r7, #11]
 80087ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80087ce:	b2db      	uxtb	r3, r3
 80087d0:	72fb      	strb	r3, [r7, #11]
  ctrl_reg1 |= FIELD_PREP(I3G4250D_CTRL1_DR_MASK, I3G4250D_CTRL1_DR_POS, (uint8_t)val); // yeni degeri yaz sonra sfrlanmla orla
 80087d2:	78fb      	ldrb	r3, [r7, #3]
 80087d4:	019b      	lsls	r3, r3, #6
 80087d6:	b2da      	uxtb	r2, r3
 80087d8:	7afb      	ldrb	r3, [r7, #11]
 80087da:	4313      	orrs	r3, r2
 80087dc:	b2db      	uxtb	r3, r3
 80087de:	72fb      	strb	r3, [r7, #11]

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 80087e0:	f107 020b 	add.w	r2, r7, #11
 80087e4:	2301      	movs	r3, #1
 80087e6:	2120      	movs	r1, #32
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f7ff ff41 	bl	8008670 <i3g4250d_write_reg>
 80087ee:	60f8      	str	r0, [r7, #12]

  return ret;
 80087f0:	68fb      	ldr	r3, [r7, #12]
}
 80087f2:	4618      	mov	r0, r3
 80087f4:	3710      	adds	r7, #16
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bd80      	pop	{r7, pc}

080087fa <i3g4250d_data_rate_get>:
  * @param  val    Get the values of dr in reg CTRL_REG1.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_data_rate_get(const stmdev_ctx_t *ctx, i3g4250d_dr_t *val)
{
 80087fa:	b580      	push	{r7, lr}
 80087fc:	b084      	sub	sp, #16
 80087fe:	af00      	add	r7, sp, #0
 8008800:	6078      	str	r0, [r7, #4]
 8008802:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg1;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 8008804:	f107 020b 	add.w	r2, r7, #11
 8008808:	2301      	movs	r3, #1
 800880a:	2120      	movs	r1, #32
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f7ff ff11 	bl	8008634 <i3g4250d_read_reg>
 8008812:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d001      	beq.n	800881e <i3g4250d_data_rate_get+0x24>
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	e005      	b.n	800882a <i3g4250d_data_rate_get+0x30>

  *val = (i3g4250d_dr_t)FIELD_GET(I3G4250D_CTRL1_DR_MASK, I3G4250D_CTRL1_DR_POS, ctrl_reg1);
 800881e:	7afb      	ldrb	r3, [r7, #11]
 8008820:	099b      	lsrs	r3, r3, #6
 8008822:	b2da      	uxtb	r2, r3
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	701a      	strb	r2, [r3, #0]

  return ret;
 8008828:	68fb      	ldr	r3, [r7, #12]
}
 800882a:	4618      	mov	r0, r3
 800882c:	3710      	adds	r7, #16
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}

08008832 <i3g4250d_full_scale_set>:
  * @param  val    change the values of fs in reg CTRL_REG4
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_full_scale_set(const stmdev_ctx_t *ctx, i3g4250d_fs_t val)
{
 8008832:	b580      	push	{r7, lr}
 8008834:	b084      	sub	sp, #16
 8008836:	af00      	add	r7, sp, #0
 8008838:	6078      	str	r0, [r7, #4]
 800883a:	460b      	mov	r3, r1
 800883c:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg4;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG4, &ctrl_reg4, 1);
 800883e:	f107 020b 	add.w	r2, r7, #11
 8008842:	2301      	movs	r3, #1
 8008844:	2123      	movs	r1, #35	@ 0x23
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f7ff fef4 	bl	8008634 <i3g4250d_read_reg>
 800884c:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d001      	beq.n	8008858 <i3g4250d_full_scale_set+0x26>
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	e017      	b.n	8008888 <i3g4250d_full_scale_set+0x56>

  ctrl_reg4 &= ~I3G4250D_CTRL4_FS_MASK;
 8008858:	7afb      	ldrb	r3, [r7, #11]
 800885a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800885e:	b2db      	uxtb	r3, r3
 8008860:	72fb      	strb	r3, [r7, #11]
  ctrl_reg4 |= FIELD_PREP(I3G4250D_CTRL4_FS_MASK, I3G4250D_CTRL4_FS_POS, (uint8_t)val);
 8008862:	78fb      	ldrb	r3, [r7, #3]
 8008864:	011b      	lsls	r3, r3, #4
 8008866:	b2db      	uxtb	r3, r3
 8008868:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800886c:	b2da      	uxtb	r2, r3
 800886e:	7afb      	ldrb	r3, [r7, #11]
 8008870:	4313      	orrs	r3, r2
 8008872:	b2db      	uxtb	r3, r3
 8008874:	72fb      	strb	r3, [r7, #11]

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG4, &ctrl_reg4, 1);
 8008876:	f107 020b 	add.w	r2, r7, #11
 800887a:	2301      	movs	r3, #1
 800887c:	2123      	movs	r1, #35	@ 0x23
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f7ff fef6 	bl	8008670 <i3g4250d_write_reg>
 8008884:	60f8      	str	r0, [r7, #12]

  return ret;
 8008886:	68fb      	ldr	r3, [r7, #12]
}
 8008888:	4618      	mov	r0, r3
 800888a:	3710      	adds	r7, #16
 800888c:	46bd      	mov	sp, r7
 800888e:	bd80      	pop	{r7, pc}

08008890 <i3g4250d_full_scale_get>:
  * @param  val    Get the values of fs in reg CTRL_REG4
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_full_scale_get(const stmdev_ctx_t *ctx, i3g4250d_fs_t *val)
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b084      	sub	sp, #16
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
 8008898:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg4;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG4, &ctrl_reg4, 1);
 800889a:	f107 020b 	add.w	r2, r7, #11
 800889e:	2301      	movs	r3, #1
 80088a0:	2123      	movs	r1, #35	@ 0x23
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f7ff fec6 	bl	8008634 <i3g4250d_read_reg>
 80088a8:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d001      	beq.n	80088b4 <i3g4250d_full_scale_get+0x24>
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	e007      	b.n	80088c4 <i3g4250d_full_scale_get+0x34>

  *val = (i3g4250d_fs_t)FIELD_GET(I3G4250D_CTRL4_FS_MASK, I3G4250D_CTRL4_FS_POS, ctrl_reg4);
 80088b4:	7afb      	ldrb	r3, [r7, #11]
 80088b6:	091b      	lsrs	r3, r3, #4
 80088b8:	f003 0303 	and.w	r3, r3, #3
 80088bc:	b2da      	uxtb	r2, r3
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	701a      	strb	r2, [r3, #0]

  return ret;
 80088c2:	68fb      	ldr	r3, [r7, #12]
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	3710      	adds	r7, #16
 80088c8:	46bd      	mov	sp, r7
 80088ca:	bd80      	pop	{r7, pc}

080088cc <i3g4250d_flag_data_ready_get>:
  * @param  val    Change the values of "zyxda" in reg STATUS_REG.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_flag_data_ready_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b084      	sub	sp, #16
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
 80088d4:	6039      	str	r1, [r7, #0]
  uint8_t status_reg;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_STATUS_REG, &status_reg, 1);
 80088d6:	f107 020b 	add.w	r2, r7, #11
 80088da:	2301      	movs	r3, #1
 80088dc:	2127      	movs	r1, #39	@ 0x27
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f7ff fea8 	bl	8008634 <i3g4250d_read_reg>
 80088e4:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d001      	beq.n	80088f0 <i3g4250d_flag_data_ready_get+0x24>
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	e008      	b.n	8008902 <i3g4250d_flag_data_ready_get+0x36>

  *val = (status_reg & I3G4250D_STATUS_ZYXDA_BIT) ? 1U : 0U;
 80088f0:	7afb      	ldrb	r3, [r7, #11]
 80088f2:	08db      	lsrs	r3, r3, #3
 80088f4:	b2db      	uxtb	r3, r3
 80088f6:	f003 0301 	and.w	r3, r3, #1
 80088fa:	b2da      	uxtb	r2, r3
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	701a      	strb	r2, [r3, #0]

  return ret;
 8008900:	68fb      	ldr	r3, [r7, #12]
}
 8008902:	4618      	mov	r0, r3
 8008904:	3710      	adds	r7, #16
 8008906:	46bd      	mov	sp, r7
 8008908:	bd80      	pop	{r7, pc}

0800890a <i3g4250d_temperature_raw_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_temperature_raw_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 800890a:	b580      	push	{r7, lr}
 800890c:	b084      	sub	sp, #16
 800890e:	af00      	add	r7, sp, #0
 8008910:	6078      	str	r0, [r7, #4]
 8008912:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_OUT_TEMP, buff, 1);
 8008914:	2301      	movs	r3, #1
 8008916:	683a      	ldr	r2, [r7, #0]
 8008918:	2126      	movs	r1, #38	@ 0x26
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f7ff fe8a 	bl	8008634 <i3g4250d_read_reg>
 8008920:	60f8      	str	r0, [r7, #12]

  return ret;
 8008922:	68fb      	ldr	r3, [r7, #12]
}
 8008924:	4618      	mov	r0, r3
 8008926:	3710      	adds	r7, #16
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}

0800892c <i3g4250d_angular_rate_raw_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_angular_rate_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b086      	sub	sp, #24
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
 8008934:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret =  i3g4250d_read_reg(ctx, I3G4250D_OUT_X_L, buff, 6);
 8008936:	f107 020c 	add.w	r2, r7, #12
 800893a:	2306      	movs	r3, #6
 800893c:	2128      	movs	r1, #40	@ 0x28
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f7ff fe78 	bl	8008634 <i3g4250d_read_reg>
 8008944:	6178      	str	r0, [r7, #20]
  if (ret != 0) { return ret; }
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d001      	beq.n	8008950 <i3g4250d_angular_rate_raw_get+0x24>
 800894c:	697b      	ldr	r3, [r7, #20]
 800894e:	e036      	b.n	80089be <i3g4250d_angular_rate_raw_get+0x92>

  val[0] = (int16_t)buff[1];
 8008950:	7b7b      	ldrb	r3, [r7, #13]
 8008952:	b21a      	sxth	r2, r3
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800895e:	b29b      	uxth	r3, r3
 8008960:	021b      	lsls	r3, r3, #8
 8008962:	b29b      	uxth	r3, r3
 8008964:	7b3a      	ldrb	r2, [r7, #12]
 8008966:	4413      	add	r3, r2
 8008968:	b29b      	uxth	r3, r3
 800896a:	b21a      	sxth	r2, r3
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8008970:	7bfa      	ldrb	r2, [r7, #15]
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	3302      	adds	r3, #2
 8008976:	b212      	sxth	r2, r2
 8008978:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	3302      	adds	r3, #2
 800897e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008982:	b29b      	uxth	r3, r3
 8008984:	021b      	lsls	r3, r3, #8
 8008986:	b29b      	uxth	r3, r3
 8008988:	7bba      	ldrb	r2, [r7, #14]
 800898a:	4413      	add	r3, r2
 800898c:	b29a      	uxth	r2, r3
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	3302      	adds	r3, #2
 8008992:	b212      	sxth	r2, r2
 8008994:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8008996:	7c7a      	ldrb	r2, [r7, #17]
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	3304      	adds	r3, #4
 800899c:	b212      	sxth	r2, r2
 800899e:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	3304      	adds	r3, #4
 80089a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80089a8:	b29b      	uxth	r3, r3
 80089aa:	021b      	lsls	r3, r3, #8
 80089ac:	b29b      	uxth	r3, r3
 80089ae:	7c3a      	ldrb	r2, [r7, #16]
 80089b0:	4413      	add	r3, r2
 80089b2:	b29a      	uxth	r2, r3
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	3304      	adds	r3, #4
 80089b8:	b212      	sxth	r2, r2
 80089ba:	801a      	strh	r2, [r3, #0]

  return ret;
 80089bc:	697b      	ldr	r3, [r7, #20]
}
 80089be:	4618      	mov	r0, r3
 80089c0:	3718      	adds	r7, #24
 80089c2:	46bd      	mov	sp, r7
 80089c4:	bd80      	pop	{r7, pc}

080089c6 <i3g4250d_device_id_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 80089c6:	b580      	push	{r7, lr}
 80089c8:	b084      	sub	sp, #16
 80089ca:	af00      	add	r7, sp, #0
 80089cc:	6078      	str	r0, [r7, #4]
 80089ce:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_WHO_AM_I, buff, 1);
 80089d0:	2301      	movs	r3, #1
 80089d2:	683a      	ldr	r2, [r7, #0]
 80089d4:	210f      	movs	r1, #15
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f7ff fe2c 	bl	8008634 <i3g4250d_read_reg>
 80089dc:	60f8      	str	r0, [r7, #12]

  return ret;
 80089de:	68fb      	ldr	r3, [r7, #12]
}
 80089e0:	4618      	mov	r0, r3
 80089e2:	3710      	adds	r7, #16
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}

080089e8 <i3g4250d_self_test_set>:
  * @param  val    change the values of st in reg CTRL_REG4.
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_self_test_set(const stmdev_ctx_t *ctx, i3g4250d_st_t val)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b084      	sub	sp, #16
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
 80089f0:	460b      	mov	r3, r1
 80089f2:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg4;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG4, &ctrl_reg4, 1);
 80089f4:	f107 020b 	add.w	r2, r7, #11
 80089f8:	2301      	movs	r3, #1
 80089fa:	2123      	movs	r1, #35	@ 0x23
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f7ff fe19 	bl	8008634 <i3g4250d_read_reg>
 8008a02:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d001      	beq.n	8008a0e <i3g4250d_self_test_set+0x26>
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	e017      	b.n	8008a3e <i3g4250d_self_test_set+0x56>

  ctrl_reg4 &= ~I3G4250D_CTRL4_ST_MASK;
 8008a0e:	7afb      	ldrb	r3, [r7, #11]
 8008a10:	f023 0306 	bic.w	r3, r3, #6
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	72fb      	strb	r3, [r7, #11]
  ctrl_reg4 |= FIELD_PREP(I3G4250D_CTRL4_ST_MASK, I3G4250D_CTRL4_ST_POS, (uint8_t)val);
 8008a18:	78fb      	ldrb	r3, [r7, #3]
 8008a1a:	005b      	lsls	r3, r3, #1
 8008a1c:	b2db      	uxtb	r3, r3
 8008a1e:	f003 0306 	and.w	r3, r3, #6
 8008a22:	b2da      	uxtb	r2, r3
 8008a24:	7afb      	ldrb	r3, [r7, #11]
 8008a26:	4313      	orrs	r3, r2
 8008a28:	b2db      	uxtb	r3, r3
 8008a2a:	72fb      	strb	r3, [r7, #11]

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG4, &ctrl_reg4, 1);
 8008a2c:	f107 020b 	add.w	r2, r7, #11
 8008a30:	2301      	movs	r3, #1
 8008a32:	2123      	movs	r1, #35	@ 0x23
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f7ff fe1b 	bl	8008670 <i3g4250d_write_reg>
 8008a3a:	60f8      	str	r0, [r7, #12]

  return ret;
 8008a3c:	68fb      	ldr	r3, [r7, #12]
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	3710      	adds	r7, #16
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}

08008a46 <i3g4250d_self_test_get>:
  * @param  val    Get the values of st in reg CTRL_REG4.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_self_test_get(const stmdev_ctx_t *ctx, i3g4250d_st_t *val)
{
 8008a46:	b580      	push	{r7, lr}
 8008a48:	b084      	sub	sp, #16
 8008a4a:	af00      	add	r7, sp, #0
 8008a4c:	6078      	str	r0, [r7, #4]
 8008a4e:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg4;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG4, &ctrl_reg4, 1);
 8008a50:	f107 020b 	add.w	r2, r7, #11
 8008a54:	2301      	movs	r3, #1
 8008a56:	2123      	movs	r1, #35	@ 0x23
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f7ff fdeb 	bl	8008634 <i3g4250d_read_reg>
 8008a5e:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d001      	beq.n	8008a6a <i3g4250d_self_test_get+0x24>
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	e007      	b.n	8008a7a <i3g4250d_self_test_get+0x34>

  *val = (i3g4250d_st_t)FIELD_GET(I3G4250D_CTRL4_ST_MASK, I3G4250D_CTRL4_ST_POS, ctrl_reg4);
 8008a6a:	7afb      	ldrb	r3, [r7, #11]
 8008a6c:	085b      	lsrs	r3, r3, #1
 8008a6e:	f003 0303 	and.w	r3, r3, #3
 8008a72:	b2da      	uxtb	r2, r3
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	701a      	strb	r2, [r3, #0]

  return ret;
 8008a78:	68fb      	ldr	r3, [r7, #12]
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3710      	adds	r7, #16
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd80      	pop	{r7, pc}

08008a82 <i3g4250d_data_format_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_data_format_set(const stmdev_ctx_t *ctx,
                                 i3g4250d_ble_t val)
{
 8008a82:	b580      	push	{r7, lr}
 8008a84:	b084      	sub	sp, #16
 8008a86:	af00      	add	r7, sp, #0
 8008a88:	6078      	str	r0, [r7, #4]
 8008a8a:	460b      	mov	r3, r1
 8008a8c:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg4;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG4, &ctrl_reg4, 1);
 8008a8e:	f107 020b 	add.w	r2, r7, #11
 8008a92:	2301      	movs	r3, #1
 8008a94:	2123      	movs	r1, #35	@ 0x23
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f7ff fdcc 	bl	8008634 <i3g4250d_read_reg>
 8008a9c:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d001      	beq.n	8008aa8 <i3g4250d_data_format_set+0x26>
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	e016      	b.n	8008ad6 <i3g4250d_data_format_set+0x54>

  if (val == I3G4250D_AUX_MSB_AT_LOW_ADD)
 8008aa8:	78fb      	ldrb	r3, [r7, #3]
 8008aaa:	2b01      	cmp	r3, #1
 8008aac:	d105      	bne.n	8008aba <i3g4250d_data_format_set+0x38>
  {
    ctrl_reg4 |= I3G4250D_CTRL4_BLE_BIT;
 8008aae:	7afb      	ldrb	r3, [r7, #11]
 8008ab0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ab4:	b2db      	uxtb	r3, r3
 8008ab6:	72fb      	strb	r3, [r7, #11]
 8008ab8:	e004      	b.n	8008ac4 <i3g4250d_data_format_set+0x42>
  }
  else
  {
    ctrl_reg4 &= ~I3G4250D_CTRL4_BLE_BIT;
 8008aba:	7afb      	ldrb	r3, [r7, #11]
 8008abc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ac0:	b2db      	uxtb	r3, r3
 8008ac2:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG4, &ctrl_reg4, 1);
 8008ac4:	f107 020b 	add.w	r2, r7, #11
 8008ac8:	2301      	movs	r3, #1
 8008aca:	2123      	movs	r1, #35	@ 0x23
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f7ff fdcf 	bl	8008670 <i3g4250d_write_reg>
 8008ad2:	60f8      	str	r0, [r7, #12]

  return ret;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
}
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	3710      	adds	r7, #16
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}

08008ade <i3g4250d_data_format_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_data_format_get(const stmdev_ctx_t *ctx,
                                 i3g4250d_ble_t *val)
{
 8008ade:	b580      	push	{r7, lr}
 8008ae0:	b084      	sub	sp, #16
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	6078      	str	r0, [r7, #4]
 8008ae6:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg4;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG4, &ctrl_reg4, 1);
 8008ae8:	f107 020b 	add.w	r2, r7, #11
 8008aec:	2301      	movs	r3, #1
 8008aee:	2123      	movs	r1, #35	@ 0x23
 8008af0:	6878      	ldr	r0, [r7, #4]
 8008af2:	f7ff fd9f 	bl	8008634 <i3g4250d_read_reg>
 8008af6:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d001      	beq.n	8008b02 <i3g4250d_data_format_get+0x24>
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	e008      	b.n	8008b14 <i3g4250d_data_format_get+0x36>

  *val = (ctrl_reg4 & I3G4250D_CTRL4_BLE_BIT) ? I3G4250D_AUX_MSB_AT_LOW_ADD 
                                              : I3G4250D_AUX_LSB_AT_LOW_ADD;
 8008b02:	7afb      	ldrb	r3, [r7, #11]
 8008b04:	099b      	lsrs	r3, r3, #6
 8008b06:	b2db      	uxtb	r3, r3
 8008b08:	f003 0301 	and.w	r3, r3, #1
 8008b0c:	b2da      	uxtb	r2, r3
  *val = (ctrl_reg4 & I3G4250D_CTRL4_BLE_BIT) ? I3G4250D_AUX_MSB_AT_LOW_ADD 
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	701a      	strb	r2, [r3, #0]

  return ret;
 8008b12:	68fb      	ldr	r3, [r7, #12]
}
 8008b14:	4618      	mov	r0, r3
 8008b16:	3710      	adds	r7, #16
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <i3g4250d_boot_set>:
  * @param  val    Change the values of boot in reg CTRL_REG5.
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_boot_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b084      	sub	sp, #16
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
 8008b24:	460b      	mov	r3, r1
 8008b26:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg5;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG5, &ctrl_reg5, 1);
 8008b28:	f107 020b 	add.w	r2, r7, #11
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	2124      	movs	r1, #36	@ 0x24
 8008b30:	6878      	ldr	r0, [r7, #4]
 8008b32:	f7ff fd7f 	bl	8008634 <i3g4250d_read_reg>
 8008b36:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d001      	beq.n	8008b42 <i3g4250d_boot_set+0x26>
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	e016      	b.n	8008b70 <i3g4250d_boot_set+0x54>

  if (val != 0U)
 8008b42:	78fb      	ldrb	r3, [r7, #3]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d005      	beq.n	8008b54 <i3g4250d_boot_set+0x38>
  {
    ctrl_reg5 |= I3G4250D_CTRL5_BOOT_BIT;
 8008b48:	7afb      	ldrb	r3, [r7, #11]
 8008b4a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008b4e:	b2db      	uxtb	r3, r3
 8008b50:	72fb      	strb	r3, [r7, #11]
 8008b52:	e004      	b.n	8008b5e <i3g4250d_boot_set+0x42>
  }
  else
  {
    ctrl_reg5 &= ~I3G4250D_CTRL5_BOOT_BIT;
 8008b54:	7afb      	ldrb	r3, [r7, #11]
 8008b56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b5a:	b2db      	uxtb	r3, r3
 8008b5c:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG5, &ctrl_reg5, 1);
 8008b5e:	f107 020b 	add.w	r2, r7, #11
 8008b62:	2301      	movs	r3, #1
 8008b64:	2124      	movs	r1, #36	@ 0x24
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f7ff fd82 	bl	8008670 <i3g4250d_write_reg>
 8008b6c:	60f8      	str	r0, [r7, #12]

  return ret;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
}
 8008b70:	4618      	mov	r0, r3
 8008b72:	3710      	adds	r7, #16
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bd80      	pop	{r7, pc}

08008b78 <i3g4250d_boot_get>:
  * @param  val     Get the values of boot in reg CTRL_REG5.(ptr)
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_boot_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b084      	sub	sp, #16
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
 8008b80:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg5;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG5, &ctrl_reg5, 1);
 8008b82:	f107 020b 	add.w	r2, r7, #11
 8008b86:	2301      	movs	r3, #1
 8008b88:	2124      	movs	r1, #36	@ 0x24
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f7ff fd52 	bl	8008634 <i3g4250d_read_reg>
 8008b90:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d001      	beq.n	8008b9c <i3g4250d_boot_get+0x24>
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	e005      	b.n	8008ba8 <i3g4250d_boot_get+0x30>

  *val = (ctrl_reg5 & I3G4250D_CTRL5_BOOT_BIT) ? 1U : 0U;
 8008b9c:	7afb      	ldrb	r3, [r7, #11]
 8008b9e:	09db      	lsrs	r3, r3, #7
 8008ba0:	b2da      	uxtb	r2, r3
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	701a      	strb	r2, [r3, #0]

  return ret;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
}
 8008ba8:	4618      	mov	r0, r3
 8008baa:	3710      	adds	r7, #16
 8008bac:	46bd      	mov	sp, r7
 8008bae:	bd80      	pop	{r7, pc}

08008bb0 <i3g4250d_lp_bandwidth_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_lp_bandwidth_set(const stmdev_ctx_t *ctx,
                                  i3g4250d_bw_t val)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b084      	sub	sp, #16
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
 8008bb8:	460b      	mov	r3, r1
 8008bba:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg1;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 8008bbc:	f107 020b 	add.w	r2, r7, #11
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	2120      	movs	r1, #32
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f7ff fd35 	bl	8008634 <i3g4250d_read_reg>
 8008bca:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d001      	beq.n	8008bd6 <i3g4250d_lp_bandwidth_set+0x26>
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	e017      	b.n	8008c06 <i3g4250d_lp_bandwidth_set+0x56>

  ctrl_reg1 &= ~I3G4250D_CTRL1_BW_MASK;
 8008bd6:	7afb      	ldrb	r3, [r7, #11]
 8008bd8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8008bdc:	b2db      	uxtb	r3, r3
 8008bde:	72fb      	strb	r3, [r7, #11]
  ctrl_reg1 |= FIELD_PREP(I3G4250D_CTRL1_BW_MASK, I3G4250D_CTRL1_BW_POS, (uint8_t)val);
 8008be0:	78fb      	ldrb	r3, [r7, #3]
 8008be2:	011b      	lsls	r3, r3, #4
 8008be4:	b2db      	uxtb	r3, r3
 8008be6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008bea:	b2da      	uxtb	r2, r3
 8008bec:	7afb      	ldrb	r3, [r7, #11]
 8008bee:	4313      	orrs	r3, r2
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	72fb      	strb	r3, [r7, #11]

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 8008bf4:	f107 020b 	add.w	r2, r7, #11
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	2120      	movs	r1, #32
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f7ff fd37 	bl	8008670 <i3g4250d_write_reg>
 8008c02:	60f8      	str	r0, [r7, #12]

  return ret;
 8008c04:	68fb      	ldr	r3, [r7, #12]
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3710      	adds	r7, #16
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}

08008c0e <i3g4250d_lp_bandwidth_get>:
  * @retval         Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_lp_bandwidth_get(const stmdev_ctx_t *ctx,
                                  i3g4250d_bw_t *val)
{
 8008c0e:	b580      	push	{r7, lr}
 8008c10:	b084      	sub	sp, #16
 8008c12:	af00      	add	r7, sp, #0
 8008c14:	6078      	str	r0, [r7, #4]
 8008c16:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg1;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 8008c18:	f107 020b 	add.w	r2, r7, #11
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	2120      	movs	r1, #32
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f7ff fd07 	bl	8008634 <i3g4250d_read_reg>
 8008c26:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d001      	beq.n	8008c32 <i3g4250d_lp_bandwidth_get+0x24>
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	e007      	b.n	8008c42 <i3g4250d_lp_bandwidth_get+0x34>

  *val = (i3g4250d_bw_t)FIELD_GET(I3G4250D_CTRL1_BW_MASK, I3G4250D_CTRL1_BW_POS, ctrl_reg1);
 8008c32:	7afb      	ldrb	r3, [r7, #11]
 8008c34:	091b      	lsrs	r3, r3, #4
 8008c36:	f003 0303 	and.w	r3, r3, #3
 8008c3a:	b2da      	uxtb	r2, r3
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	701a      	strb	r2, [r3, #0]

  return ret;
 8008c40:	68fb      	ldr	r3, [r7, #12]
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3710      	adds	r7, #16
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}

08008c4a <i3g4250d_hp_bandwidth_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_hp_bandwidth_set(const stmdev_ctx_t *ctx,
                                  i3g4250d_hpcf_t val)
{
 8008c4a:	b580      	push	{r7, lr}
 8008c4c:	b084      	sub	sp, #16
 8008c4e:	af00      	add	r7, sp, #0
 8008c50:	6078      	str	r0, [r7, #4]
 8008c52:	460b      	mov	r3, r1
 8008c54:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg2;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG2, &ctrl_reg2, 1);
 8008c56:	f107 020b 	add.w	r2, r7, #11
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	2121      	movs	r1, #33	@ 0x21
 8008c5e:	6878      	ldr	r0, [r7, #4]
 8008c60:	f7ff fce8 	bl	8008634 <i3g4250d_read_reg>
 8008c64:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d001      	beq.n	8008c70 <i3g4250d_hp_bandwidth_set+0x26>
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	e015      	b.n	8008c9c <i3g4250d_hp_bandwidth_set+0x52>

  ctrl_reg2 &= ~I3G4250D_CTRL2_HPCF_MASK;
 8008c70:	7afb      	ldrb	r3, [r7, #11]
 8008c72:	f023 030f 	bic.w	r3, r3, #15
 8008c76:	b2db      	uxtb	r3, r3
 8008c78:	72fb      	strb	r3, [r7, #11]
  ctrl_reg2 |= FIELD_PREP(I3G4250D_CTRL2_HPCF_MASK, I3G4250D_CTRL2_HPCF_POS, (uint8_t)val);
 8008c7a:	78fb      	ldrb	r3, [r7, #3]
 8008c7c:	f003 030f 	and.w	r3, r3, #15
 8008c80:	b2da      	uxtb	r2, r3
 8008c82:	7afb      	ldrb	r3, [r7, #11]
 8008c84:	4313      	orrs	r3, r2
 8008c86:	b2db      	uxtb	r3, r3
 8008c88:	72fb      	strb	r3, [r7, #11]

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG2, &ctrl_reg2, 1);
 8008c8a:	f107 020b 	add.w	r2, r7, #11
 8008c8e:	2301      	movs	r3, #1
 8008c90:	2121      	movs	r1, #33	@ 0x21
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f7ff fcec 	bl	8008670 <i3g4250d_write_reg>
 8008c98:	60f8      	str	r0, [r7, #12]

  return ret;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	3710      	adds	r7, #16
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}

08008ca4 <i3g4250d_hp_bandwidth_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_hp_bandwidth_get(const stmdev_ctx_t *ctx,
                                  i3g4250d_hpcf_t *val)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b084      	sub	sp, #16
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
 8008cac:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg2;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG2, &ctrl_reg2, 1);
 8008cae:	f107 020b 	add.w	r2, r7, #11
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	2121      	movs	r1, #33	@ 0x21
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f7ff fcbc 	bl	8008634 <i3g4250d_read_reg>
 8008cbc:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d001      	beq.n	8008cc8 <i3g4250d_hp_bandwidth_get+0x24>
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	e006      	b.n	8008cd6 <i3g4250d_hp_bandwidth_get+0x32>

  *val = (i3g4250d_hpcf_t)FIELD_GET(I3G4250D_CTRL2_HPCF_MASK, I3G4250D_CTRL2_HPCF_POS, ctrl_reg2);
 8008cc8:	7afb      	ldrb	r3, [r7, #11]
 8008cca:	f003 030f 	and.w	r3, r3, #15
 8008cce:	b2da      	uxtb	r2, r3
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	701a      	strb	r2, [r3, #0]

  return ret;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	3710      	adds	r7, #16
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}

08008cde <i3g4250d_hp_mode_set>:
  * @param  val     Change the values of "hpm" in reg CTRL_REG2.
  * @retval         Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_hp_mode_set(const stmdev_ctx_t *ctx, i3g4250d_hpm_t val)
{
 8008cde:	b580      	push	{r7, lr}
 8008ce0:	b084      	sub	sp, #16
 8008ce2:	af00      	add	r7, sp, #0
 8008ce4:	6078      	str	r0, [r7, #4]
 8008ce6:	460b      	mov	r3, r1
 8008ce8:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg2;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG2, &ctrl_reg2, 1);
 8008cea:	f107 020b 	add.w	r2, r7, #11
 8008cee:	2301      	movs	r3, #1
 8008cf0:	2121      	movs	r1, #33	@ 0x21
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f7ff fc9e 	bl	8008634 <i3g4250d_read_reg>
 8008cf8:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d001      	beq.n	8008d04 <i3g4250d_hp_mode_set+0x26>
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	e017      	b.n	8008d34 <i3g4250d_hp_mode_set+0x56>

  ctrl_reg2 &= ~I3G4250D_CTRL2_HPM_MASK;
 8008d04:	7afb      	ldrb	r3, [r7, #11]
 8008d06:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8008d0a:	b2db      	uxtb	r3, r3
 8008d0c:	72fb      	strb	r3, [r7, #11]
  ctrl_reg2 |= FIELD_PREP(I3G4250D_CTRL2_HPM_MASK, I3G4250D_CTRL2_HPM_POS, (uint8_t)val);
 8008d0e:	78fb      	ldrb	r3, [r7, #3]
 8008d10:	011b      	lsls	r3, r3, #4
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008d18:	b2da      	uxtb	r2, r3
 8008d1a:	7afb      	ldrb	r3, [r7, #11]
 8008d1c:	4313      	orrs	r3, r2
 8008d1e:	b2db      	uxtb	r3, r3
 8008d20:	72fb      	strb	r3, [r7, #11]

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG2, &ctrl_reg2, 1);
 8008d22:	f107 020b 	add.w	r2, r7, #11
 8008d26:	2301      	movs	r3, #1
 8008d28:	2121      	movs	r1, #33	@ 0x21
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f7ff fca0 	bl	8008670 <i3g4250d_write_reg>
 8008d30:	60f8      	str	r0, [r7, #12]

  return ret;
 8008d32:	68fb      	ldr	r3, [r7, #12]
}
 8008d34:	4618      	mov	r0, r3
 8008d36:	3710      	adds	r7, #16
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}

08008d3c <i3g4250d_filter_path_set>:
  * @retval         Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_filter_path_set(const stmdev_ctx_t *ctx,
                                 i3g4250d_out_sel_t val)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b084      	sub	sp, #16
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
 8008d44:	460b      	mov	r3, r1
 8008d46:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg5;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG5, &ctrl_reg5, 1);
 8008d48:	f107 020b 	add.w	r2, r7, #11
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	2124      	movs	r1, #36	@ 0x24
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f7ff fc6f 	bl	8008634 <i3g4250d_read_reg>
 8008d56:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d001      	beq.n	8008d62 <i3g4250d_filter_path_set+0x26>
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	e01f      	b.n	8008da2 <i3g4250d_filter_path_set+0x66>

  /* OUT_SEL uses bits [1:0], HPEN uses bit 4 encoded in enum bit 2 */
  ctrl_reg5 &= ~(I3G4250D_CTRL5_OUT_SEL_MASK | I3G4250D_CTRL5_HPEN_BIT);
 8008d62:	7afb      	ldrb	r3, [r7, #11]
 8008d64:	f023 0313 	bic.w	r3, r3, #19
 8008d68:	b2db      	uxtb	r3, r3
 8008d6a:	72fb      	strb	r3, [r7, #11]
  ctrl_reg5 |= FIELD_PREP(I3G4250D_CTRL5_OUT_SEL_MASK, I3G4250D_CTRL5_OUT_SEL_POS, 
 8008d6c:	78fb      	ldrb	r3, [r7, #3]
 8008d6e:	f003 0303 	and.w	r3, r3, #3
 8008d72:	b2da      	uxtb	r2, r3
 8008d74:	7afb      	ldrb	r3, [r7, #11]
 8008d76:	4313      	orrs	r3, r2
 8008d78:	b2db      	uxtb	r3, r3
 8008d7a:	72fb      	strb	r3, [r7, #11]
                          (uint8_t)val & 0x03U);
  if ((uint8_t)val & 0x04U)
 8008d7c:	78fb      	ldrb	r3, [r7, #3]
 8008d7e:	f003 0304 	and.w	r3, r3, #4
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d004      	beq.n	8008d90 <i3g4250d_filter_path_set+0x54>
  {
    ctrl_reg5 |= I3G4250D_CTRL5_HPEN_BIT;
 8008d86:	7afb      	ldrb	r3, [r7, #11]
 8008d88:	f043 0310 	orr.w	r3, r3, #16
 8008d8c:	b2db      	uxtb	r3, r3
 8008d8e:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG5, &ctrl_reg5, 1);
 8008d90:	f107 020b 	add.w	r2, r7, #11
 8008d94:	2301      	movs	r3, #1
 8008d96:	2124      	movs	r1, #36	@ 0x24
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f7ff fc69 	bl	8008670 <i3g4250d_write_reg>
 8008d9e:	60f8      	str	r0, [r7, #12]

  return ret;
 8008da0:	68fb      	ldr	r3, [r7, #12]
}
 8008da2:	4618      	mov	r0, r3
 8008da4:	3710      	adds	r7, #16
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}

08008daa <i3g4250d_filter_path_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_filter_path_get(const stmdev_ctx_t *ctx,
                                 i3g4250d_out_sel_t *val)
{
 8008daa:	b580      	push	{r7, lr}
 8008dac:	b084      	sub	sp, #16
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	6078      	str	r0, [r7, #4]
 8008db2:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg5;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG5, &ctrl_reg5, 1);
 8008db4:	f107 0209 	add.w	r2, r7, #9
 8008db8:	2301      	movs	r3, #1
 8008dba:	2124      	movs	r1, #36	@ 0x24
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f7ff fc39 	bl	8008634 <i3g4250d_read_reg>
 8008dc2:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d001      	beq.n	8008dce <i3g4250d_filter_path_get+0x24>
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	e010      	b.n	8008df0 <i3g4250d_filter_path_get+0x46>

  /* Reconstruct enum: HPEN goes to bit 2, OUT_SEL stays in bits [1:0] */
  uint8_t out_sel = FIELD_GET(I3G4250D_CTRL5_OUT_SEL_MASK, I3G4250D_CTRL5_OUT_SEL_POS, ctrl_reg5);
 8008dce:	7a7b      	ldrb	r3, [r7, #9]
 8008dd0:	f003 0303 	and.w	r3, r3, #3
 8008dd4:	72fb      	strb	r3, [r7, #11]
  uint8_t hpen = (ctrl_reg5 & I3G4250D_CTRL5_HPEN_BIT) ? 0x04U : 0x00U;
 8008dd6:	7a7b      	ldrb	r3, [r7, #9]
 8008dd8:	089b      	lsrs	r3, r3, #2
 8008dda:	b2db      	uxtb	r3, r3
 8008ddc:	f003 0304 	and.w	r3, r3, #4
 8008de0:	72bb      	strb	r3, [r7, #10]
  *val = (i3g4250d_out_sel_t)(hpen | out_sel);
 8008de2:	7aba      	ldrb	r2, [r7, #10]
 8008de4:	7afb      	ldrb	r3, [r7, #11]
 8008de6:	4313      	orrs	r3, r2
 8008de8:	b2da      	uxtb	r2, r3
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	701a      	strb	r2, [r3, #0]

  return ret;
 8008dee:	68fb      	ldr	r3, [r7, #12]
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3710      	adds	r7, #16
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}

08008df8 <i3g4250d_filter_path_internal_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_filter_path_internal_set(const stmdev_ctx_t *ctx,
                                          i3g4250d_int1_sel_t val)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b084      	sub	sp, #16
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
 8008e00:	460b      	mov	r3, r1
 8008e02:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg5;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG5, &ctrl_reg5, 1);
 8008e04:	f107 020b 	add.w	r2, r7, #11
 8008e08:	2301      	movs	r3, #1
 8008e0a:	2124      	movs	r1, #36	@ 0x24
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f7ff fc11 	bl	8008634 <i3g4250d_read_reg>
 8008e12:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d001      	beq.n	8008e1e <i3g4250d_filter_path_internal_set+0x26>
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	e021      	b.n	8008e62 <i3g4250d_filter_path_internal_set+0x6a>

  /* INT1_SEL uses bits [3:2], HPEN uses bit 4 encoded in enum bit 2 */
  ctrl_reg5 &= ~(I3G4250D_CTRL5_INT1_SEL_MASK | I3G4250D_CTRL5_HPEN_BIT);
 8008e1e:	7afb      	ldrb	r3, [r7, #11]
 8008e20:	f023 031c 	bic.w	r3, r3, #28
 8008e24:	b2db      	uxtb	r3, r3
 8008e26:	72fb      	strb	r3, [r7, #11]
  ctrl_reg5 |= FIELD_PREP(I3G4250D_CTRL5_INT1_SEL_MASK, I3G4250D_CTRL5_INT1_SEL_POS, 
 8008e28:	78fb      	ldrb	r3, [r7, #3]
 8008e2a:	009b      	lsls	r3, r3, #2
 8008e2c:	b2db      	uxtb	r3, r3
 8008e2e:	f003 030c 	and.w	r3, r3, #12
 8008e32:	b2da      	uxtb	r2, r3
 8008e34:	7afb      	ldrb	r3, [r7, #11]
 8008e36:	4313      	orrs	r3, r2
 8008e38:	b2db      	uxtb	r3, r3
 8008e3a:	72fb      	strb	r3, [r7, #11]
                          (uint8_t)val & 0x03U);
  if ((uint8_t)val & 0x04U)
 8008e3c:	78fb      	ldrb	r3, [r7, #3]
 8008e3e:	f003 0304 	and.w	r3, r3, #4
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d004      	beq.n	8008e50 <i3g4250d_filter_path_internal_set+0x58>
  {
    ctrl_reg5 |= I3G4250D_CTRL5_HPEN_BIT;
 8008e46:	7afb      	ldrb	r3, [r7, #11]
 8008e48:	f043 0310 	orr.w	r3, r3, #16
 8008e4c:	b2db      	uxtb	r3, r3
 8008e4e:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG5, &ctrl_reg5, 1);
 8008e50:	f107 020b 	add.w	r2, r7, #11
 8008e54:	2301      	movs	r3, #1
 8008e56:	2124      	movs	r1, #36	@ 0x24
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f7ff fc09 	bl	8008670 <i3g4250d_write_reg>
 8008e5e:	60f8      	str	r0, [r7, #12]

  return ret;
 8008e60:	68fb      	ldr	r3, [r7, #12]
}
 8008e62:	4618      	mov	r0, r3
 8008e64:	3710      	adds	r7, #16
 8008e66:	46bd      	mov	sp, r7
 8008e68:	bd80      	pop	{r7, pc}

08008e6a <i3g4250d_filter_path_internal_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_filter_path_internal_get(const stmdev_ctx_t *ctx,
                                          i3g4250d_int1_sel_t *val)
{
 8008e6a:	b580      	push	{r7, lr}
 8008e6c:	b084      	sub	sp, #16
 8008e6e:	af00      	add	r7, sp, #0
 8008e70:	6078      	str	r0, [r7, #4]
 8008e72:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg5;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG5, &ctrl_reg5, 1);
 8008e74:	f107 0209 	add.w	r2, r7, #9
 8008e78:	2301      	movs	r3, #1
 8008e7a:	2124      	movs	r1, #36	@ 0x24
 8008e7c:	6878      	ldr	r0, [r7, #4]
 8008e7e:	f7ff fbd9 	bl	8008634 <i3g4250d_read_reg>
 8008e82:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d001      	beq.n	8008e8e <i3g4250d_filter_path_internal_get+0x24>
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	e012      	b.n	8008eb4 <i3g4250d_filter_path_internal_get+0x4a>

  /* Reconstruct enum: HPEN goes to bit 2, INT1_SEL stays in bits [1:0] */
  uint8_t int1_sel = FIELD_GET(I3G4250D_CTRL5_INT1_SEL_MASK, I3G4250D_CTRL5_INT1_SEL_POS, ctrl_reg5);
 8008e8e:	7a7b      	ldrb	r3, [r7, #9]
 8008e90:	089b      	lsrs	r3, r3, #2
 8008e92:	b2db      	uxtb	r3, r3
 8008e94:	f003 0303 	and.w	r3, r3, #3
 8008e98:	72fb      	strb	r3, [r7, #11]
  uint8_t hpen = (ctrl_reg5 & I3G4250D_CTRL5_HPEN_BIT) ? 0x04U : 0x00U;
 8008e9a:	7a7b      	ldrb	r3, [r7, #9]
 8008e9c:	089b      	lsrs	r3, r3, #2
 8008e9e:	b2db      	uxtb	r3, r3
 8008ea0:	f003 0304 	and.w	r3, r3, #4
 8008ea4:	72bb      	strb	r3, [r7, #10]
  *val = (i3g4250d_int1_sel_t)(hpen | int1_sel);
 8008ea6:	7aba      	ldrb	r2, [r7, #10]
 8008ea8:	7afb      	ldrb	r3, [r7, #11]
 8008eaa:	4313      	orrs	r3, r2
 8008eac:	b2da      	uxtb	r2, r3
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	701a      	strb	r2, [r3, #0]

  return ret;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	3710      	adds	r7, #16
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	bd80      	pop	{r7, pc}

08008ebc <i3g4250d_hp_reference_value_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_hp_reference_value_set(const stmdev_ctx_t *ctx,
                                        uint8_t val)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b084      	sub	sp, #16
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
 8008ec4:	460b      	mov	r3, r1
 8008ec6:	70fb      	strb	r3, [r7, #3]
  int32_t ret;

  ret = i3g4250d_write_reg(ctx, I3G4250D_REFERENCE, &val, 1);
 8008ec8:	1cfa      	adds	r2, r7, #3
 8008eca:	2301      	movs	r3, #1
 8008ecc:	2125      	movs	r1, #37	@ 0x25
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	f7ff fbce 	bl	8008670 <i3g4250d_write_reg>
 8008ed4:	60f8      	str	r0, [r7, #12]

  return ret;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
}
 8008ed8:	4618      	mov	r0, r3
 8008eda:	3710      	adds	r7, #16
 8008edc:	46bd      	mov	sp, r7
 8008ede:	bd80      	pop	{r7, pc}

08008ee0 <i3g4250d_hp_reference_value_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_hp_reference_value_get(const stmdev_ctx_t *ctx,
                                        uint8_t *val)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b084      	sub	sp, #16
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
 8008ee8:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_REFERENCE, val, 1);
 8008eea:	2301      	movs	r3, #1
 8008eec:	683a      	ldr	r2, [r7, #0]
 8008eee:	2125      	movs	r1, #37	@ 0x25
 8008ef0:	6878      	ldr	r0, [r7, #4]
 8008ef2:	f7ff fb9f 	bl	8008634 <i3g4250d_read_reg>
 8008ef6:	60f8      	str	r0, [r7, #12]

  return ret;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
}
 8008efa:	4618      	mov	r0, r3
 8008efc:	3710      	adds	r7, #16
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bd80      	pop	{r7, pc}

08008f02 <i3g4250d_spi_mode_get>:
  * @param  val    Get the values of sim in reg CTRL_REG4.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_spi_mode_get(const stmdev_ctx_t *ctx, i3g4250d_sim_t *val)
{
 8008f02:	b580      	push	{r7, lr}
 8008f04:	b084      	sub	sp, #16
 8008f06:	af00      	add	r7, sp, #0
 8008f08:	6078      	str	r0, [r7, #4]
 8008f0a:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg4;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG4, &ctrl_reg4, 1);
 8008f0c:	f107 020b 	add.w	r2, r7, #11
 8008f10:	2301      	movs	r3, #1
 8008f12:	2123      	movs	r1, #35	@ 0x23
 8008f14:	6878      	ldr	r0, [r7, #4]
 8008f16:	f7ff fb8d 	bl	8008634 <i3g4250d_read_reg>
 8008f1a:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d001      	beq.n	8008f26 <i3g4250d_spi_mode_get+0x24>
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	e006      	b.n	8008f34 <i3g4250d_spi_mode_get+0x32>

  *val = (ctrl_reg4 & I3G4250D_CTRL4_SIM_BIT) ? I3G4250D_SPI_3_WIRE 
                                              : I3G4250D_SPI_4_WIRE;
 8008f26:	7afb      	ldrb	r3, [r7, #11]
 8008f28:	f003 0301 	and.w	r3, r3, #1
 8008f2c:	b2da      	uxtb	r2, r3
  *val = (ctrl_reg4 & I3G4250D_CTRL4_SIM_BIT) ? I3G4250D_SPI_3_WIRE 
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	701a      	strb	r2, [r3, #0]

  return ret;
 8008f32:	68fb      	ldr	r3, [r7, #12]
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	3710      	adds	r7, #16
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	bd80      	pop	{r7, pc}

08008f3c <i3g4250d_pin_int1_route_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_pin_int1_route_set(const stmdev_ctx_t *ctx,
                                    i3g4250d_int1_route_t val)
{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b084      	sub	sp, #16
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
 8008f44:	460b      	mov	r3, r1
 8008f46:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg3;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG3, &ctrl_reg3, 1);
 8008f48:	f107 020b 	add.w	r2, r7, #11
 8008f4c:	2301      	movs	r3, #1
 8008f4e:	2122      	movs	r1, #34	@ 0x22
 8008f50:	6878      	ldr	r0, [r7, #4]
 8008f52:	f7ff fb6f 	bl	8008634 <i3g4250d_read_reg>
 8008f56:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d001      	beq.n	8008f62 <i3g4250d_pin_int1_route_set+0x26>
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	e015      	b.n	8008f8e <i3g4250d_pin_int1_route_set+0x52>

  /* Clear INT1 route bits and set new value */
  ctrl_reg3 &= ~(I3G4250D_INT1_ROUTE_INT1 | I3G4250D_INT1_ROUTE_BOOT);
 8008f62:	7afb      	ldrb	r3, [r7, #11]
 8008f64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f68:	b2db      	uxtb	r3, r3
 8008f6a:	72fb      	strb	r3, [r7, #11]
  ctrl_reg3 |= (val & (I3G4250D_INT1_ROUTE_INT1 | I3G4250D_INT1_ROUTE_BOOT));
 8008f6c:	78fb      	ldrb	r3, [r7, #3]
 8008f6e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008f72:	b2da      	uxtb	r2, r3
 8008f74:	7afb      	ldrb	r3, [r7, #11]
 8008f76:	4313      	orrs	r3, r2
 8008f78:	b2db      	uxtb	r3, r3
 8008f7a:	72fb      	strb	r3, [r7, #11]

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG3, &ctrl_reg3, 1);
 8008f7c:	f107 020b 	add.w	r2, r7, #11
 8008f80:	2301      	movs	r3, #1
 8008f82:	2122      	movs	r1, #34	@ 0x22
 8008f84:	6878      	ldr	r0, [r7, #4]
 8008f86:	f7ff fb73 	bl	8008670 <i3g4250d_write_reg>
 8008f8a:	60f8      	str	r0, [r7, #12]

  return ret;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	3710      	adds	r7, #16
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}

08008f96 <i3g4250d_pin_int1_route_get>:
  *
  */

int32_t i3g4250d_pin_int1_route_get(const stmdev_ctx_t *ctx,
                                    i3g4250d_int1_route_t *val)
{
 8008f96:	b580      	push	{r7, lr}
 8008f98:	b084      	sub	sp, #16
 8008f9a:	af00      	add	r7, sp, #0
 8008f9c:	6078      	str	r0, [r7, #4]
 8008f9e:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg3;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG3, &ctrl_reg3, 1);
 8008fa0:	f107 020b 	add.w	r2, r7, #11
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	2122      	movs	r1, #34	@ 0x22
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	f7ff fb43 	bl	8008634 <i3g4250d_read_reg>
 8008fae:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d001      	beq.n	8008fba <i3g4250d_pin_int1_route_get+0x24>
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	e006      	b.n	8008fc8 <i3g4250d_pin_int1_route_get+0x32>

  *val = ctrl_reg3 & (I3G4250D_INT1_ROUTE_INT1 | I3G4250D_INT1_ROUTE_BOOT);
 8008fba:	7afb      	ldrb	r3, [r7, #11]
 8008fbc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008fc0:	b2da      	uxtb	r2, r3
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	701a      	strb	r2, [r3, #0]

  return ret;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	3710      	adds	r7, #16
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}

08008fd0 <i3g4250d_pin_int2_route_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_pin_int2_route_set(const stmdev_ctx_t *ctx,
                                    i3g4250d_int2_route_t val)
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b084      	sub	sp, #16
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
 8008fd8:	460b      	mov	r3, r1
 8008fda:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg3;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG3, &ctrl_reg3, 1);
 8008fdc:	f107 020b 	add.w	r2, r7, #11
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	2122      	movs	r1, #34	@ 0x22
 8008fe4:	6878      	ldr	r0, [r7, #4]
 8008fe6:	f7ff fb25 	bl	8008634 <i3g4250d_read_reg>
 8008fea:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d001      	beq.n	8008ff6 <i3g4250d_pin_int2_route_set+0x26>
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	e015      	b.n	8009022 <i3g4250d_pin_int2_route_set+0x52>

  /* Clear INT2 route bits and set new value */
  ctrl_reg3 &= ~(I3G4250D_INT2_ROUTE_EMPTY | I3G4250D_INT2_ROUTE_ORUN |
 8008ff6:	7afb      	ldrb	r3, [r7, #11]
 8008ff8:	f023 030f 	bic.w	r3, r3, #15
 8008ffc:	b2db      	uxtb	r3, r3
 8008ffe:	72fb      	strb	r3, [r7, #11]
                 I3G4250D_INT2_ROUTE_WTM | I3G4250D_INT2_ROUTE_DRDY);
  ctrl_reg3 |= (val & (I3G4250D_INT2_ROUTE_EMPTY | I3G4250D_INT2_ROUTE_ORUN |
 8009000:	78fb      	ldrb	r3, [r7, #3]
 8009002:	f003 030f 	and.w	r3, r3, #15
 8009006:	b2da      	uxtb	r2, r3
 8009008:	7afb      	ldrb	r3, [r7, #11]
 800900a:	4313      	orrs	r3, r2
 800900c:	b2db      	uxtb	r3, r3
 800900e:	72fb      	strb	r3, [r7, #11]
                       I3G4250D_INT2_ROUTE_WTM | I3G4250D_INT2_ROUTE_DRDY));

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG3, &ctrl_reg3, 1);
 8009010:	f107 020b 	add.w	r2, r7, #11
 8009014:	2301      	movs	r3, #1
 8009016:	2122      	movs	r1, #34	@ 0x22
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f7ff fb29 	bl	8008670 <i3g4250d_write_reg>
 800901e:	60f8      	str	r0, [r7, #12]

  return ret;
 8009020:	68fb      	ldr	r3, [r7, #12]
}
 8009022:	4618      	mov	r0, r3
 8009024:	3710      	adds	r7, #16
 8009026:	46bd      	mov	sp, r7
 8009028:	bd80      	pop	{r7, pc}

0800902a <i3g4250d_pin_int2_route_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_pin_int2_route_get(const stmdev_ctx_t *ctx,
                                    i3g4250d_int2_route_t *val)
{
 800902a:	b580      	push	{r7, lr}
 800902c:	b084      	sub	sp, #16
 800902e:	af00      	add	r7, sp, #0
 8009030:	6078      	str	r0, [r7, #4]
 8009032:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg3;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG3, &ctrl_reg3, 1);
 8009034:	f107 020b 	add.w	r2, r7, #11
 8009038:	2301      	movs	r3, #1
 800903a:	2122      	movs	r1, #34	@ 0x22
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f7ff faf9 	bl	8008634 <i3g4250d_read_reg>
 8009042:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d001      	beq.n	800904e <i3g4250d_pin_int2_route_get+0x24>
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	e006      	b.n	800905c <i3g4250d_pin_int2_route_get+0x32>

  *val = ctrl_reg3 & (I3G4250D_INT2_ROUTE_EMPTY | I3G4250D_INT2_ROUTE_ORUN |
 800904e:	7afb      	ldrb	r3, [r7, #11]
 8009050:	f003 030f 	and.w	r3, r3, #15
 8009054:	b2da      	uxtb	r2, r3
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	701a      	strb	r2, [r3, #0]
                      I3G4250D_INT2_ROUTE_WTM | I3G4250D_INT2_ROUTE_DRDY);

  return ret;
 800905a:	68fb      	ldr	r3, [r7, #12]
}
 800905c:	4618      	mov	r0, r3
 800905e:	3710      	adds	r7, #16
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}

08009064 <i3g4250d_pin_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */

int32_t i3g4250d_pin_mode_set(const stmdev_ctx_t *ctx, i3g4250d_pp_od_t val)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b084      	sub	sp, #16
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
 800906c:	460b      	mov	r3, r1
 800906e:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg3;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG3, &ctrl_reg3, 1);
 8009070:	f107 020b 	add.w	r2, r7, #11
 8009074:	2301      	movs	r3, #1
 8009076:	2122      	movs	r1, #34	@ 0x22
 8009078:	6878      	ldr	r0, [r7, #4]
 800907a:	f7ff fadb 	bl	8008634 <i3g4250d_read_reg>
 800907e:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d001      	beq.n	800908a <i3g4250d_pin_mode_set+0x26>
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	e016      	b.n	80090b8 <i3g4250d_pin_mode_set+0x54>

  if (val == I3G4250D_OPEN_DRAIN)
 800908a:	78fb      	ldrb	r3, [r7, #3]
 800908c:	2b01      	cmp	r3, #1
 800908e:	d105      	bne.n	800909c <i3g4250d_pin_mode_set+0x38>
  {
    ctrl_reg3 |= I3G4250D_CTRL3_PP_OD_BIT;
 8009090:	7afb      	ldrb	r3, [r7, #11]
 8009092:	f043 0310 	orr.w	r3, r3, #16
 8009096:	b2db      	uxtb	r3, r3
 8009098:	72fb      	strb	r3, [r7, #11]
 800909a:	e004      	b.n	80090a6 <i3g4250d_pin_mode_set+0x42>
  }
  else
  {
    ctrl_reg3 &= ~I3G4250D_CTRL3_PP_OD_BIT;
 800909c:	7afb      	ldrb	r3, [r7, #11]
 800909e:	f023 0310 	bic.w	r3, r3, #16
 80090a2:	b2db      	uxtb	r3, r3
 80090a4:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG3, &ctrl_reg3, 1);
 80090a6:	f107 020b 	add.w	r2, r7, #11
 80090aa:	2301      	movs	r3, #1
 80090ac:	2122      	movs	r1, #34	@ 0x22
 80090ae:	6878      	ldr	r0, [r7, #4]
 80090b0:	f7ff fade 	bl	8008670 <i3g4250d_write_reg>
 80090b4:	60f8      	str	r0, [r7, #12]

  return ret;
 80090b6:	68fb      	ldr	r3, [r7, #12]
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	3710      	adds	r7, #16
 80090bc:	46bd      	mov	sp, r7
 80090be:	bd80      	pop	{r7, pc}

080090c0 <i3g4250d_pin_mode_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_pin_mode_get(const stmdev_ctx_t *ctx,
                              i3g4250d_pp_od_t *val)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b084      	sub	sp, #16
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg3;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG3, &ctrl_reg3, 1);
 80090ca:	f107 020b 	add.w	r2, r7, #11
 80090ce:	2301      	movs	r3, #1
 80090d0:	2122      	movs	r1, #34	@ 0x22
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f7ff faae 	bl	8008634 <i3g4250d_read_reg>
 80090d8:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d001      	beq.n	80090e4 <i3g4250d_pin_mode_get+0x24>
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	e008      	b.n	80090f6 <i3g4250d_pin_mode_get+0x36>

  *val = (ctrl_reg3 & I3G4250D_CTRL3_PP_OD_BIT) ? I3G4250D_OPEN_DRAIN 
                                                : I3G4250D_PUSH_PULL;
 80090e4:	7afb      	ldrb	r3, [r7, #11]
 80090e6:	091b      	lsrs	r3, r3, #4
 80090e8:	b2db      	uxtb	r3, r3
 80090ea:	f003 0301 	and.w	r3, r3, #1
 80090ee:	b2da      	uxtb	r2, r3
  *val = (ctrl_reg3 & I3G4250D_CTRL3_PP_OD_BIT) ? I3G4250D_OPEN_DRAIN 
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	701a      	strb	r2, [r3, #0]

  return ret;
 80090f4:	68fb      	ldr	r3, [r7, #12]
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3710      	adds	r7, #16
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}

080090fe <i3g4250d_pin_polarity_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_pin_polarity_set(const stmdev_ctx_t *ctx,
                                  i3g4250d_h_lactive_t val)
{
 80090fe:	b580      	push	{r7, lr}
 8009100:	b084      	sub	sp, #16
 8009102:	af00      	add	r7, sp, #0
 8009104:	6078      	str	r0, [r7, #4]
 8009106:	460b      	mov	r3, r1
 8009108:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg3;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG3, &ctrl_reg3, 1);
 800910a:	f107 020b 	add.w	r2, r7, #11
 800910e:	2301      	movs	r3, #1
 8009110:	2122      	movs	r1, #34	@ 0x22
 8009112:	6878      	ldr	r0, [r7, #4]
 8009114:	f7ff fa8e 	bl	8008634 <i3g4250d_read_reg>
 8009118:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d001      	beq.n	8009124 <i3g4250d_pin_polarity_set+0x26>
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	e016      	b.n	8009152 <i3g4250d_pin_polarity_set+0x54>

  if (val == I3G4250D_ACTIVE_LOW)
 8009124:	78fb      	ldrb	r3, [r7, #3]
 8009126:	2b01      	cmp	r3, #1
 8009128:	d105      	bne.n	8009136 <i3g4250d_pin_polarity_set+0x38>
  {
    ctrl_reg3 |= I3G4250D_CTRL3_H_LACTIVE_BIT;
 800912a:	7afb      	ldrb	r3, [r7, #11]
 800912c:	f043 0320 	orr.w	r3, r3, #32
 8009130:	b2db      	uxtb	r3, r3
 8009132:	72fb      	strb	r3, [r7, #11]
 8009134:	e004      	b.n	8009140 <i3g4250d_pin_polarity_set+0x42>
  }
  else
  {
    ctrl_reg3 &= ~I3G4250D_CTRL3_H_LACTIVE_BIT;
 8009136:	7afb      	ldrb	r3, [r7, #11]
 8009138:	f023 0320 	bic.w	r3, r3, #32
 800913c:	b2db      	uxtb	r3, r3
 800913e:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG3, &ctrl_reg3, 1);
 8009140:	f107 020b 	add.w	r2, r7, #11
 8009144:	2301      	movs	r3, #1
 8009146:	2122      	movs	r1, #34	@ 0x22
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f7ff fa91 	bl	8008670 <i3g4250d_write_reg>
 800914e:	60f8      	str	r0, [r7, #12]

  return ret;
 8009150:	68fb      	ldr	r3, [r7, #12]
}
 8009152:	4618      	mov	r0, r3
 8009154:	3710      	adds	r7, #16
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}

0800915a <i3g4250d_pin_polarity_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_pin_polarity_get(const stmdev_ctx_t *ctx,
                                  i3g4250d_h_lactive_t *val)
{
 800915a:	b580      	push	{r7, lr}
 800915c:	b084      	sub	sp, #16
 800915e:	af00      	add	r7, sp, #0
 8009160:	6078      	str	r0, [r7, #4]
 8009162:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg3;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG3, &ctrl_reg3, 1);
 8009164:	f107 020b 	add.w	r2, r7, #11
 8009168:	2301      	movs	r3, #1
 800916a:	2122      	movs	r1, #34	@ 0x22
 800916c:	6878      	ldr	r0, [r7, #4]
 800916e:	f7ff fa61 	bl	8008634 <i3g4250d_read_reg>
 8009172:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d001      	beq.n	800917e <i3g4250d_pin_polarity_get+0x24>
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	e008      	b.n	8009190 <i3g4250d_pin_polarity_get+0x36>

  *val = (ctrl_reg3 & I3G4250D_CTRL3_H_LACTIVE_BIT) ? I3G4250D_ACTIVE_LOW 
                                                    : I3G4250D_ACTIVE_HIGH;
 800917e:	7afb      	ldrb	r3, [r7, #11]
 8009180:	095b      	lsrs	r3, r3, #5
 8009182:	b2db      	uxtb	r3, r3
 8009184:	f003 0301 	and.w	r3, r3, #1
 8009188:	b2da      	uxtb	r2, r3
  *val = (ctrl_reg3 & I3G4250D_CTRL3_H_LACTIVE_BIT) ? I3G4250D_ACTIVE_LOW 
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	701a      	strb	r2, [r3, #0]

  return ret;
 800918e:	68fb      	ldr	r3, [r7, #12]
}
 8009190:	4618      	mov	r0, r3
 8009192:	3710      	adds	r7, #16
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}

08009198 <i3g4250d_int_notification_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_int_notification_set(const stmdev_ctx_t *ctx,
                                      i3g4250d_lir_t val)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b084      	sub	sp, #16
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	460b      	mov	r3, r1
 80091a2:	70fb      	strb	r3, [r7, #3]
  uint8_t int1_cfg;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_INT1_CFG, &int1_cfg, 1);
 80091a4:	f107 020b 	add.w	r2, r7, #11
 80091a8:	2301      	movs	r3, #1
 80091aa:	2130      	movs	r1, #48	@ 0x30
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f7ff fa41 	bl	8008634 <i3g4250d_read_reg>
 80091b2:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d001      	beq.n	80091be <i3g4250d_int_notification_set+0x26>
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	e016      	b.n	80091ec <i3g4250d_int_notification_set+0x54>

  if (val == I3G4250D_INT_LATCHED)
 80091be:	78fb      	ldrb	r3, [r7, #3]
 80091c0:	2b01      	cmp	r3, #1
 80091c2:	d105      	bne.n	80091d0 <i3g4250d_int_notification_set+0x38>
  {
    int1_cfg |= I3G4250D_INT1_CFG_LIR_BIT;
 80091c4:	7afb      	ldrb	r3, [r7, #11]
 80091c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091ca:	b2db      	uxtb	r3, r3
 80091cc:	72fb      	strb	r3, [r7, #11]
 80091ce:	e004      	b.n	80091da <i3g4250d_int_notification_set+0x42>
  }
  else
  {
    int1_cfg &= ~I3G4250D_INT1_CFG_LIR_BIT;
 80091d0:	7afb      	ldrb	r3, [r7, #11]
 80091d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80091d6:	b2db      	uxtb	r3, r3
 80091d8:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_INT1_CFG, &int1_cfg, 1);
 80091da:	f107 020b 	add.w	r2, r7, #11
 80091de:	2301      	movs	r3, #1
 80091e0:	2130      	movs	r1, #48	@ 0x30
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	f7ff fa44 	bl	8008670 <i3g4250d_write_reg>
 80091e8:	60f8      	str	r0, [r7, #12]

  return ret;
 80091ea:	68fb      	ldr	r3, [r7, #12]
}
 80091ec:	4618      	mov	r0, r3
 80091ee:	3710      	adds	r7, #16
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}

080091f4 <i3g4250d_int_notification_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_int_notification_get(const stmdev_ctx_t *ctx,
                                      i3g4250d_lir_t *val)
{
 80091f4:	b580      	push	{r7, lr}
 80091f6:	b084      	sub	sp, #16
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
 80091fc:	6039      	str	r1, [r7, #0]
  uint8_t int1_cfg;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_INT1_CFG, &int1_cfg, 1);
 80091fe:	f107 020b 	add.w	r2, r7, #11
 8009202:	2301      	movs	r3, #1
 8009204:	2130      	movs	r1, #48	@ 0x30
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f7ff fa14 	bl	8008634 <i3g4250d_read_reg>
 800920c:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d001      	beq.n	8009218 <i3g4250d_int_notification_get+0x24>
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	e008      	b.n	800922a <i3g4250d_int_notification_get+0x36>

  *val = (int1_cfg & I3G4250D_INT1_CFG_LIR_BIT) ? I3G4250D_INT_LATCHED 
                                                : I3G4250D_INT_PULSED;
 8009218:	7afb      	ldrb	r3, [r7, #11]
 800921a:	099b      	lsrs	r3, r3, #6
 800921c:	b2db      	uxtb	r3, r3
 800921e:	f003 0301 	and.w	r3, r3, #1
 8009222:	b2da      	uxtb	r2, r3
  *val = (int1_cfg & I3G4250D_INT1_CFG_LIR_BIT) ? I3G4250D_INT_LATCHED 
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	701a      	strb	r2, [r3, #0]

  return ret;
 8009228:	68fb      	ldr	r3, [r7, #12]
}
 800922a:	4618      	mov	r0, r3
 800922c:	3710      	adds	r7, #16
 800922e:	46bd      	mov	sp, r7
 8009230:	bd80      	pop	{r7, pc}

08009232 <i3g4250d_int_on_threshold_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_int_on_threshold_mode_set(const stmdev_ctx_t *ctx,
                                           i3g4250d_and_or_t val)
{
 8009232:	b580      	push	{r7, lr}
 8009234:	b084      	sub	sp, #16
 8009236:	af00      	add	r7, sp, #0
 8009238:	6078      	str	r0, [r7, #4]
 800923a:	460b      	mov	r3, r1
 800923c:	70fb      	strb	r3, [r7, #3]
  uint8_t int1_cfg;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_INT1_CFG, &int1_cfg, 1);
 800923e:	f107 020b 	add.w	r2, r7, #11
 8009242:	2301      	movs	r3, #1
 8009244:	2130      	movs	r1, #48	@ 0x30
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f7ff f9f4 	bl	8008634 <i3g4250d_read_reg>
 800924c:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d001      	beq.n	8009258 <i3g4250d_int_on_threshold_mode_set+0x26>
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	e016      	b.n	8009286 <i3g4250d_int_on_threshold_mode_set+0x54>

  if (val == I3G4250D_INT1_ON_TH_AND)
 8009258:	78fb      	ldrb	r3, [r7, #3]
 800925a:	2b01      	cmp	r3, #1
 800925c:	d105      	bne.n	800926a <i3g4250d_int_on_threshold_mode_set+0x38>
  {
    int1_cfg |= I3G4250D_INT1_CFG_AND_OR_BIT;
 800925e:	7afb      	ldrb	r3, [r7, #11]
 8009260:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009264:	b2db      	uxtb	r3, r3
 8009266:	72fb      	strb	r3, [r7, #11]
 8009268:	e004      	b.n	8009274 <i3g4250d_int_on_threshold_mode_set+0x42>
  }
  else
  {
    int1_cfg &= ~I3G4250D_INT1_CFG_AND_OR_BIT;
 800926a:	7afb      	ldrb	r3, [r7, #11]
 800926c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009270:	b2db      	uxtb	r3, r3
 8009272:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_INT1_CFG, &int1_cfg, 1);
 8009274:	f107 020b 	add.w	r2, r7, #11
 8009278:	2301      	movs	r3, #1
 800927a:	2130      	movs	r1, #48	@ 0x30
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	f7ff f9f7 	bl	8008670 <i3g4250d_write_reg>
 8009282:	60f8      	str	r0, [r7, #12]

  return ret;
 8009284:	68fb      	ldr	r3, [r7, #12]
}
 8009286:	4618      	mov	r0, r3
 8009288:	3710      	adds	r7, #16
 800928a:	46bd      	mov	sp, r7
 800928c:	bd80      	pop	{r7, pc}

0800928e <i3g4250d_int_on_threshold_src_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_int_on_threshold_src_get(const stmdev_ctx_t *ctx,
                                          i3g4250d_int1_src_t *val)
{
 800928e:	b580      	push	{r7, lr}
 8009290:	b084      	sub	sp, #16
 8009292:	af00      	add	r7, sp, #0
 8009294:	6078      	str	r0, [r7, #4]
 8009296:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_INT1_SRC, val, 1);
 8009298:	2301      	movs	r3, #1
 800929a:	683a      	ldr	r2, [r7, #0]
 800929c:	2131      	movs	r1, #49	@ 0x31
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	f7ff f9c8 	bl	8008634 <i3g4250d_read_reg>
 80092a4:	60f8      	str	r0, [r7, #12]

  return ret;
 80092a6:	68fb      	ldr	r3, [r7, #12]
}
 80092a8:	4618      	mov	r0, r3
 80092aa:	3710      	adds	r7, #16
 80092ac:	46bd      	mov	sp, r7
 80092ae:	bd80      	pop	{r7, pc}

080092b0 <i3g4250d_int_x_threshold_set>:
  * @param  val    Change the values of thsx in reg INT1_TSH_XH
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_int_x_threshold_set(const stmdev_ctx_t *ctx, uint16_t val)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b084      	sub	sp, #16
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
 80092b8:	460b      	mov	r3, r1
 80092ba:	807b      	strh	r3, [r7, #2]
  uint8_t int1_tsh_xh;
  uint8_t int1_tsh_xl;
  int32_t ret;

  /* 15-bit threshold value: bit14-8 -> XH, bit7-0 -> XL */
  int1_tsh_xh = (uint8_t)((val >> 8) & 0x7FU);
 80092bc:	887b      	ldrh	r3, [r7, #2]
 80092be:	0a1b      	lsrs	r3, r3, #8
 80092c0:	b29b      	uxth	r3, r3
 80092c2:	b2db      	uxtb	r3, r3
 80092c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092c8:	b2db      	uxtb	r3, r3
 80092ca:	72fb      	strb	r3, [r7, #11]
  int1_tsh_xl = (uint8_t)(val & 0xFFU);
 80092cc:	887b      	ldrh	r3, [r7, #2]
 80092ce:	b2db      	uxtb	r3, r3
 80092d0:	72bb      	strb	r3, [r7, #10]

  ret = i3g4250d_write_reg(ctx, I3G4250D_INT1_TSH_XH, &int1_tsh_xh, 1);
 80092d2:	f107 020b 	add.w	r2, r7, #11
 80092d6:	2301      	movs	r3, #1
 80092d8:	2132      	movs	r1, #50	@ 0x32
 80092da:	6878      	ldr	r0, [r7, #4]
 80092dc:	f7ff f9c8 	bl	8008670 <i3g4250d_write_reg>
 80092e0:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d001      	beq.n	80092ec <i3g4250d_int_x_threshold_set+0x3c>
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	e008      	b.n	80092fe <i3g4250d_int_x_threshold_set+0x4e>

  ret = i3g4250d_write_reg(ctx, I3G4250D_INT1_TSH_XL, &int1_tsh_xl, 1);
 80092ec:	f107 020a 	add.w	r2, r7, #10
 80092f0:	2301      	movs	r3, #1
 80092f2:	2133      	movs	r1, #51	@ 0x33
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f7ff f9bb 	bl	8008670 <i3g4250d_write_reg>
 80092fa:	60f8      	str	r0, [r7, #12]

  return ret;
 80092fc:	68fb      	ldr	r3, [r7, #12]
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3710      	adds	r7, #16
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}

08009306 <i3g4250d_int_x_threshold_get>:
  * @param  val    Get the values of thsx in reg INT1_TSH_XH.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_int_x_threshold_get(const stmdev_ctx_t *ctx, uint16_t *val)
{
 8009306:	b580      	push	{r7, lr}
 8009308:	b084      	sub	sp, #16
 800930a:	af00      	add	r7, sp, #0
 800930c:	6078      	str	r0, [r7, #4]
 800930e:	6039      	str	r1, [r7, #0]
  uint8_t int1_tsh_xh;
  uint8_t int1_tsh_xl;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_INT1_TSH_XH, &int1_tsh_xh, 1);
 8009310:	f107 020b 	add.w	r2, r7, #11
 8009314:	2301      	movs	r3, #1
 8009316:	2132      	movs	r1, #50	@ 0x32
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f7ff f98b 	bl	8008634 <i3g4250d_read_reg>
 800931e:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d001      	beq.n	800932a <i3g4250d_int_x_threshold_get+0x24>
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	e01b      	b.n	8009362 <i3g4250d_int_x_threshold_get+0x5c>

  ret = i3g4250d_read_reg(ctx, I3G4250D_INT1_TSH_XL, &int1_tsh_xl, 1);
 800932a:	f107 020a 	add.w	r2, r7, #10
 800932e:	2301      	movs	r3, #1
 8009330:	2133      	movs	r1, #51	@ 0x33
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f7ff f97e 	bl	8008634 <i3g4250d_read_reg>
 8009338:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d001      	beq.n	8009344 <i3g4250d_int_x_threshold_get+0x3e>
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	e00e      	b.n	8009362 <i3g4250d_int_x_threshold_get+0x5c>

  /* 15-bit threshold value: bit14-8 <- XH, bit7-0 <- XL */
  *val = (uint16_t)(((uint16_t)(int1_tsh_xh & 0x7FU) << 8) | int1_tsh_xl);
 8009344:	7afb      	ldrb	r3, [r7, #11]
 8009346:	b21b      	sxth	r3, r3
 8009348:	021b      	lsls	r3, r3, #8
 800934a:	b21b      	sxth	r3, r3
 800934c:	f403 43fe 	and.w	r3, r3, #32512	@ 0x7f00
 8009350:	b21a      	sxth	r2, r3
 8009352:	7abb      	ldrb	r3, [r7, #10]
 8009354:	b21b      	sxth	r3, r3
 8009356:	4313      	orrs	r3, r2
 8009358:	b21b      	sxth	r3, r3
 800935a:	b29a      	uxth	r2, r3
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	801a      	strh	r2, [r3, #0]

  return ret;
 8009360:	68fb      	ldr	r3, [r7, #12]
}
 8009362:	4618      	mov	r0, r3
 8009364:	3710      	adds	r7, #16
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}

0800936a <i3g4250d_int_y_threshold_set>:
  * @param  val    Change the values of thsy in reg INT1_TSH_YH
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_int_y_threshold_set(const stmdev_ctx_t *ctx, uint16_t val)
{
 800936a:	b580      	push	{r7, lr}
 800936c:	b084      	sub	sp, #16
 800936e:	af00      	add	r7, sp, #0
 8009370:	6078      	str	r0, [r7, #4]
 8009372:	460b      	mov	r3, r1
 8009374:	807b      	strh	r3, [r7, #2]
  uint8_t int1_tsh_yh;
  uint8_t int1_tsh_yl;
  int32_t ret;

  /* 15-bit threshold value: bit14-8 -> YH, bit7-0 -> YL */
  int1_tsh_yh = (uint8_t)((val >> 8) & 0x7FU);
 8009376:	887b      	ldrh	r3, [r7, #2]
 8009378:	0a1b      	lsrs	r3, r3, #8
 800937a:	b29b      	uxth	r3, r3
 800937c:	b2db      	uxtb	r3, r3
 800937e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009382:	b2db      	uxtb	r3, r3
 8009384:	72fb      	strb	r3, [r7, #11]
  int1_tsh_yl = (uint8_t)(val & 0xFFU);
 8009386:	887b      	ldrh	r3, [r7, #2]
 8009388:	b2db      	uxtb	r3, r3
 800938a:	72bb      	strb	r3, [r7, #10]

  ret = i3g4250d_write_reg(ctx, I3G4250D_INT1_TSH_YH, &int1_tsh_yh, 1);
 800938c:	f107 020b 	add.w	r2, r7, #11
 8009390:	2301      	movs	r3, #1
 8009392:	2134      	movs	r1, #52	@ 0x34
 8009394:	6878      	ldr	r0, [r7, #4]
 8009396:	f7ff f96b 	bl	8008670 <i3g4250d_write_reg>
 800939a:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d001      	beq.n	80093a6 <i3g4250d_int_y_threshold_set+0x3c>
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	e008      	b.n	80093b8 <i3g4250d_int_y_threshold_set+0x4e>

  ret = i3g4250d_write_reg(ctx, I3G4250D_INT1_TSH_YL, &int1_tsh_yl, 1);
 80093a6:	f107 020a 	add.w	r2, r7, #10
 80093aa:	2301      	movs	r3, #1
 80093ac:	2135      	movs	r1, #53	@ 0x35
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	f7ff f95e 	bl	8008670 <i3g4250d_write_reg>
 80093b4:	60f8      	str	r0, [r7, #12]

  return ret;
 80093b6:	68fb      	ldr	r3, [r7, #12]
}
 80093b8:	4618      	mov	r0, r3
 80093ba:	3710      	adds	r7, #16
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd80      	pop	{r7, pc}

080093c0 <i3g4250d_int_y_threshold_get>:
  * @param  val    Get the values of thsy in reg INT1_TSH_YH.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_int_y_threshold_get(const stmdev_ctx_t *ctx, uint16_t *val)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b084      	sub	sp, #16
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
 80093c8:	6039      	str	r1, [r7, #0]
  uint8_t int1_tsh_yh;
  uint8_t int1_tsh_yl;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_INT1_TSH_YH, &int1_tsh_yh, 1);
 80093ca:	f107 020b 	add.w	r2, r7, #11
 80093ce:	2301      	movs	r3, #1
 80093d0:	2134      	movs	r1, #52	@ 0x34
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f7ff f92e 	bl	8008634 <i3g4250d_read_reg>
 80093d8:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d001      	beq.n	80093e4 <i3g4250d_int_y_threshold_get+0x24>
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	e01b      	b.n	800941c <i3g4250d_int_y_threshold_get+0x5c>

  ret = i3g4250d_read_reg(ctx, I3G4250D_INT1_TSH_YL, &int1_tsh_yl, 1);
 80093e4:	f107 020a 	add.w	r2, r7, #10
 80093e8:	2301      	movs	r3, #1
 80093ea:	2135      	movs	r1, #53	@ 0x35
 80093ec:	6878      	ldr	r0, [r7, #4]
 80093ee:	f7ff f921 	bl	8008634 <i3g4250d_read_reg>
 80093f2:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d001      	beq.n	80093fe <i3g4250d_int_y_threshold_get+0x3e>
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	e00e      	b.n	800941c <i3g4250d_int_y_threshold_get+0x5c>

  /* 15-bit threshold value: bit14-8 <- YH, bit7-0 <- YL */
  *val = (uint16_t)(((uint16_t)(int1_tsh_yh & 0x7FU) << 8) | int1_tsh_yl);
 80093fe:	7afb      	ldrb	r3, [r7, #11]
 8009400:	b21b      	sxth	r3, r3
 8009402:	021b      	lsls	r3, r3, #8
 8009404:	b21b      	sxth	r3, r3
 8009406:	f403 43fe 	and.w	r3, r3, #32512	@ 0x7f00
 800940a:	b21a      	sxth	r2, r3
 800940c:	7abb      	ldrb	r3, [r7, #10]
 800940e:	b21b      	sxth	r3, r3
 8009410:	4313      	orrs	r3, r2
 8009412:	b21b      	sxth	r3, r3
 8009414:	b29a      	uxth	r2, r3
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	801a      	strh	r2, [r3, #0]

  return ret;
 800941a:	68fb      	ldr	r3, [r7, #12]
}
 800941c:	4618      	mov	r0, r3
 800941e:	3710      	adds	r7, #16
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}

08009424 <i3g4250d_int_z_threshold_set>:
  * @param  val    Change the values of thsz in reg INT1_TSH_ZH.
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_int_z_threshold_set(const stmdev_ctx_t *ctx, uint16_t val)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b084      	sub	sp, #16
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
 800942c:	460b      	mov	r3, r1
 800942e:	807b      	strh	r3, [r7, #2]
  uint8_t int1_tsh_zh;
  uint8_t int1_tsh_zl;
  int32_t ret;

  /* 15-bit threshold value: bit14-8 -> ZH, bit7-0 -> ZL */
  int1_tsh_zh = (uint8_t)((val >> 8) & 0x7FU);
 8009430:	887b      	ldrh	r3, [r7, #2]
 8009432:	0a1b      	lsrs	r3, r3, #8
 8009434:	b29b      	uxth	r3, r3
 8009436:	b2db      	uxtb	r3, r3
 8009438:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800943c:	b2db      	uxtb	r3, r3
 800943e:	72fb      	strb	r3, [r7, #11]
  int1_tsh_zl = (uint8_t)(val & 0xFFU);
 8009440:	887b      	ldrh	r3, [r7, #2]
 8009442:	b2db      	uxtb	r3, r3
 8009444:	72bb      	strb	r3, [r7, #10]

  ret = i3g4250d_write_reg(ctx, I3G4250D_INT1_TSH_ZH, &int1_tsh_zh, 1);
 8009446:	f107 020b 	add.w	r2, r7, #11
 800944a:	2301      	movs	r3, #1
 800944c:	2136      	movs	r1, #54	@ 0x36
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f7ff f90e 	bl	8008670 <i3g4250d_write_reg>
 8009454:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d001      	beq.n	8009460 <i3g4250d_int_z_threshold_set+0x3c>
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	e008      	b.n	8009472 <i3g4250d_int_z_threshold_set+0x4e>

  ret = i3g4250d_write_reg(ctx, I3G4250D_INT1_TSH_ZL, &int1_tsh_zl, 1);
 8009460:	f107 020a 	add.w	r2, r7, #10
 8009464:	2301      	movs	r3, #1
 8009466:	2137      	movs	r1, #55	@ 0x37
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	f7ff f901 	bl	8008670 <i3g4250d_write_reg>
 800946e:	60f8      	str	r0, [r7, #12]

  return ret;
 8009470:	68fb      	ldr	r3, [r7, #12]
}
 8009472:	4618      	mov	r0, r3
 8009474:	3710      	adds	r7, #16
 8009476:	46bd      	mov	sp, r7
 8009478:	bd80      	pop	{r7, pc}

0800947a <i3g4250d_int_z_threshold_get>:
  * @param  val    Get the values of thsz in reg INT1_TSH_ZH.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_int_z_threshold_get(const stmdev_ctx_t *ctx, uint16_t *val)
{
 800947a:	b580      	push	{r7, lr}
 800947c:	b084      	sub	sp, #16
 800947e:	af00      	add	r7, sp, #0
 8009480:	6078      	str	r0, [r7, #4]
 8009482:	6039      	str	r1, [r7, #0]
  uint8_t int1_tsh_zh;
  uint8_t int1_tsh_zl;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_INT1_TSH_ZH, &int1_tsh_zh, 1);
 8009484:	f107 020b 	add.w	r2, r7, #11
 8009488:	2301      	movs	r3, #1
 800948a:	2136      	movs	r1, #54	@ 0x36
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f7ff f8d1 	bl	8008634 <i3g4250d_read_reg>
 8009492:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d001      	beq.n	800949e <i3g4250d_int_z_threshold_get+0x24>
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	e01b      	b.n	80094d6 <i3g4250d_int_z_threshold_get+0x5c>

  ret = i3g4250d_read_reg(ctx, I3G4250D_INT1_TSH_ZL, &int1_tsh_zl, 1);
 800949e:	f107 020a 	add.w	r2, r7, #10
 80094a2:	2301      	movs	r3, #1
 80094a4:	2137      	movs	r1, #55	@ 0x37
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f7ff f8c4 	bl	8008634 <i3g4250d_read_reg>
 80094ac:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d001      	beq.n	80094b8 <i3g4250d_int_z_threshold_get+0x3e>
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	e00e      	b.n	80094d6 <i3g4250d_int_z_threshold_get+0x5c>

  /* 15-bit threshold value: bit14-8 <- ZH, bit7-0 <- ZL */
  *val = (uint16_t)(((uint16_t)(int1_tsh_zh & 0x7FU) << 8) | int1_tsh_zl);
 80094b8:	7afb      	ldrb	r3, [r7, #11]
 80094ba:	b21b      	sxth	r3, r3
 80094bc:	021b      	lsls	r3, r3, #8
 80094be:	b21b      	sxth	r3, r3
 80094c0:	f403 43fe 	and.w	r3, r3, #32512	@ 0x7f00
 80094c4:	b21a      	sxth	r2, r3
 80094c6:	7abb      	ldrb	r3, [r7, #10]
 80094c8:	b21b      	sxth	r3, r3
 80094ca:	4313      	orrs	r3, r2
 80094cc:	b21b      	sxth	r3, r3
 80094ce:	b29a      	uxth	r2, r3
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	801a      	strh	r2, [r3, #0]

  return ret;
 80094d4:	68fb      	ldr	r3, [r7, #12]
}
 80094d6:	4618      	mov	r0, r3
 80094d8:	3710      	adds	r7, #16
 80094da:	46bd      	mov	sp, r7
 80094dc:	bd80      	pop	{r7, pc}

080094de <i3g4250d_int_on_threshold_dur_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_int_on_threshold_dur_set(const stmdev_ctx_t *ctx,
                                          uint8_t val)
{
 80094de:	b580      	push	{r7, lr}
 80094e0:	b084      	sub	sp, #16
 80094e2:	af00      	add	r7, sp, #0
 80094e4:	6078      	str	r0, [r7, #4]
 80094e6:	460b      	mov	r3, r1
 80094e8:	70fb      	strb	r3, [r7, #3]
  uint8_t int1_duration;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_INT1_DURATION, &int1_duration, 1);
 80094ea:	f107 020b 	add.w	r2, r7, #11
 80094ee:	2301      	movs	r3, #1
 80094f0:	2138      	movs	r1, #56	@ 0x38
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	f7ff f89e 	bl	8008634 <i3g4250d_read_reg>
 80094f8:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d001      	beq.n	8009504 <i3g4250d_int_on_threshold_dur_set+0x26>
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	e023      	b.n	800954c <i3g4250d_int_on_threshold_dur_set+0x6e>

  /* Clear D field (bits 6:0) and set new value */
  int1_duration &= ~I3G4250D_INT1_DURATION_D_MASK;
 8009504:	7afb      	ldrb	r3, [r7, #11]
 8009506:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800950a:	b2db      	uxtb	r3, r3
 800950c:	72fb      	strb	r3, [r7, #11]
  int1_duration |= FIELD_PREP(I3G4250D_INT1_DURATION_D_MASK, I3G4250D_INT1_DURATION_D_POS, val);
 800950e:	78fb      	ldrb	r3, [r7, #3]
 8009510:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009514:	b2da      	uxtb	r2, r3
 8009516:	7afb      	ldrb	r3, [r7, #11]
 8009518:	4313      	orrs	r3, r2
 800951a:	b2db      	uxtb	r3, r3
 800951c:	72fb      	strb	r3, [r7, #11]

  /* Enable WAIT bit if duration is non-zero */
  if (val != 0U)
 800951e:	78fb      	ldrb	r3, [r7, #3]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d005      	beq.n	8009530 <i3g4250d_int_on_threshold_dur_set+0x52>
  {
    int1_duration |= I3G4250D_INT1_DURATION_WAIT_BIT;
 8009524:	7afb      	ldrb	r3, [r7, #11]
 8009526:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800952a:	b2db      	uxtb	r3, r3
 800952c:	72fb      	strb	r3, [r7, #11]
 800952e:	e004      	b.n	800953a <i3g4250d_int_on_threshold_dur_set+0x5c>
  }
  else
  {
    int1_duration &= ~I3G4250D_INT1_DURATION_WAIT_BIT;
 8009530:	7afb      	ldrb	r3, [r7, #11]
 8009532:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009536:	b2db      	uxtb	r3, r3
 8009538:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_INT1_DURATION, &int1_duration, 1);
 800953a:	f107 020b 	add.w	r2, r7, #11
 800953e:	2301      	movs	r3, #1
 8009540:	2138      	movs	r1, #56	@ 0x38
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	f7ff f894 	bl	8008670 <i3g4250d_write_reg>
 8009548:	60f8      	str	r0, [r7, #12]

  return ret;
 800954a:	68fb      	ldr	r3, [r7, #12]
}
 800954c:	4618      	mov	r0, r3
 800954e:	3710      	adds	r7, #16
 8009550:	46bd      	mov	sp, r7
 8009552:	bd80      	pop	{r7, pc}

08009554 <i3g4250d_fifo_enable_set>:
  * @param  val    Change the values of fifo_en in reg CTRL_REG5
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_fifo_enable_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b084      	sub	sp, #16
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
 800955c:	460b      	mov	r3, r1
 800955e:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg5;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG5, &ctrl_reg5, 1);
 8009560:	f107 020b 	add.w	r2, r7, #11
 8009564:	2301      	movs	r3, #1
 8009566:	2124      	movs	r1, #36	@ 0x24
 8009568:	6878      	ldr	r0, [r7, #4]
 800956a:	f7ff f863 	bl	8008634 <i3g4250d_read_reg>
 800956e:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d001      	beq.n	800957a <i3g4250d_fifo_enable_set+0x26>
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	e016      	b.n	80095a8 <i3g4250d_fifo_enable_set+0x54>

  if (val != 0U)
 800957a:	78fb      	ldrb	r3, [r7, #3]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d005      	beq.n	800958c <i3g4250d_fifo_enable_set+0x38>
  {
    ctrl_reg5 |= I3G4250D_CTRL5_FIFO_EN_BIT;
 8009580:	7afb      	ldrb	r3, [r7, #11]
 8009582:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009586:	b2db      	uxtb	r3, r3
 8009588:	72fb      	strb	r3, [r7, #11]
 800958a:	e004      	b.n	8009596 <i3g4250d_fifo_enable_set+0x42>
  }
  else
  {
    ctrl_reg5 &= ~I3G4250D_CTRL5_FIFO_EN_BIT;
 800958c:	7afb      	ldrb	r3, [r7, #11]
 800958e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009592:	b2db      	uxtb	r3, r3
 8009594:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG5, &ctrl_reg5, 1);
 8009596:	f107 020b 	add.w	r2, r7, #11
 800959a:	2301      	movs	r3, #1
 800959c:	2124      	movs	r1, #36	@ 0x24
 800959e:	6878      	ldr	r0, [r7, #4]
 80095a0:	f7ff f866 	bl	8008670 <i3g4250d_write_reg>
 80095a4:	60f8      	str	r0, [r7, #12]

  return ret;
 80095a6:	68fb      	ldr	r3, [r7, #12]
}
 80095a8:	4618      	mov	r0, r3
 80095aa:	3710      	adds	r7, #16
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}

080095b0 <i3g4250d_fifo_watermark_set>:
  * @param  val    Change the values of wtm in reg FIFO_CTRL_REG
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_fifo_watermark_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b084      	sub	sp, #16
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
 80095b8:	460b      	mov	r3, r1
 80095ba:	70fb      	strb	r3, [r7, #3]
  uint8_t fifo_ctrl_reg;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_FIFO_CTRL_REG, &fifo_ctrl_reg, 1);
 80095bc:	f107 020b 	add.w	r2, r7, #11
 80095c0:	2301      	movs	r3, #1
 80095c2:	212e      	movs	r1, #46	@ 0x2e
 80095c4:	6878      	ldr	r0, [r7, #4]
 80095c6:	f7ff f835 	bl	8008634 <i3g4250d_read_reg>
 80095ca:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d001      	beq.n	80095d6 <i3g4250d_fifo_watermark_set+0x26>
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	e015      	b.n	8009602 <i3g4250d_fifo_watermark_set+0x52>

  /* Clear WTM field and set new value */
  fifo_ctrl_reg &= ~I3G4250D_FIFO_CTRL_WTM_MASK;
 80095d6:	7afb      	ldrb	r3, [r7, #11]
 80095d8:	f023 031f 	bic.w	r3, r3, #31
 80095dc:	b2db      	uxtb	r3, r3
 80095de:	72fb      	strb	r3, [r7, #11]
  fifo_ctrl_reg |= FIELD_PREP(I3G4250D_FIFO_CTRL_WTM_MASK, I3G4250D_FIFO_CTRL_WTM_POS, val);
 80095e0:	78fb      	ldrb	r3, [r7, #3]
 80095e2:	f003 031f 	and.w	r3, r3, #31
 80095e6:	b2da      	uxtb	r2, r3
 80095e8:	7afb      	ldrb	r3, [r7, #11]
 80095ea:	4313      	orrs	r3, r2
 80095ec:	b2db      	uxtb	r3, r3
 80095ee:	72fb      	strb	r3, [r7, #11]

  ret = i3g4250d_write_reg(ctx, I3G4250D_FIFO_CTRL_REG, &fifo_ctrl_reg, 1);
 80095f0:	f107 020b 	add.w	r2, r7, #11
 80095f4:	2301      	movs	r3, #1
 80095f6:	212e      	movs	r1, #46	@ 0x2e
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f7ff f839 	bl	8008670 <i3g4250d_write_reg>
 80095fe:	60f8      	str	r0, [r7, #12]

  return ret;
 8009600:	68fb      	ldr	r3, [r7, #12]
}
 8009602:	4618      	mov	r0, r3
 8009604:	3710      	adds	r7, #16
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}

0800960a <i3g4250d_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_fifo_mode_set(const stmdev_ctx_t *ctx,
                               i3g4250d_fifo_mode_t val)
{
 800960a:	b580      	push	{r7, lr}
 800960c:	b084      	sub	sp, #16
 800960e:	af00      	add	r7, sp, #0
 8009610:	6078      	str	r0, [r7, #4]
 8009612:	460b      	mov	r3, r1
 8009614:	70fb      	strb	r3, [r7, #3]
  uint8_t fifo_ctrl_reg;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_FIFO_CTRL_REG, &fifo_ctrl_reg, 1);
 8009616:	f107 020b 	add.w	r2, r7, #11
 800961a:	2301      	movs	r3, #1
 800961c:	212e      	movs	r1, #46	@ 0x2e
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	f7ff f808 	bl	8008634 <i3g4250d_read_reg>
 8009624:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d001      	beq.n	8009630 <i3g4250d_fifo_mode_set+0x26>
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	e014      	b.n	800965a <i3g4250d_fifo_mode_set+0x50>

  /* Clear FM field and set new value */
  fifo_ctrl_reg &= ~I3G4250D_FIFO_CTRL_FM_MASK;
 8009630:	7afb      	ldrb	r3, [r7, #11]
 8009632:	f003 031f 	and.w	r3, r3, #31
 8009636:	b2db      	uxtb	r3, r3
 8009638:	72fb      	strb	r3, [r7, #11]
  fifo_ctrl_reg |= FIELD_PREP(I3G4250D_FIFO_CTRL_FM_MASK, I3G4250D_FIFO_CTRL_FM_POS, (uint8_t)val);
 800963a:	78fb      	ldrb	r3, [r7, #3]
 800963c:	015b      	lsls	r3, r3, #5
 800963e:	b2da      	uxtb	r2, r3
 8009640:	7afb      	ldrb	r3, [r7, #11]
 8009642:	4313      	orrs	r3, r2
 8009644:	b2db      	uxtb	r3, r3
 8009646:	72fb      	strb	r3, [r7, #11]

  ret = i3g4250d_write_reg(ctx, I3G4250D_FIFO_CTRL_REG, &fifo_ctrl_reg, 1);
 8009648:	f107 020b 	add.w	r2, r7, #11
 800964c:	2301      	movs	r3, #1
 800964e:	212e      	movs	r1, #46	@ 0x2e
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	f7ff f80d 	bl	8008670 <i3g4250d_write_reg>
 8009656:	60f8      	str	r0, [r7, #12]

  return ret;
 8009658:	68fb      	ldr	r3, [r7, #12]
}
 800965a:	4618      	mov	r0, r3
 800965c:	3710      	adds	r7, #16
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}

08009662 <i3g4250d_fifo_mode_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_fifo_mode_get(const stmdev_ctx_t *ctx,
                               i3g4250d_fifo_mode_t *val)
{
 8009662:	b580      	push	{r7, lr}
 8009664:	b084      	sub	sp, #16
 8009666:	af00      	add	r7, sp, #0
 8009668:	6078      	str	r0, [r7, #4]
 800966a:	6039      	str	r1, [r7, #0]
  uint8_t fifo_ctrl_reg;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_FIFO_CTRL_REG, &fifo_ctrl_reg, 1);
 800966c:	f107 020b 	add.w	r2, r7, #11
 8009670:	2301      	movs	r3, #1
 8009672:	212e      	movs	r1, #46	@ 0x2e
 8009674:	6878      	ldr	r0, [r7, #4]
 8009676:	f7fe ffdd 	bl	8008634 <i3g4250d_read_reg>
 800967a:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d001      	beq.n	8009686 <i3g4250d_fifo_mode_get+0x24>
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	e005      	b.n	8009692 <i3g4250d_fifo_mode_get+0x30>

  *val = (i3g4250d_fifo_mode_t)FIELD_GET(I3G4250D_FIFO_CTRL_FM_MASK, I3G4250D_FIFO_CTRL_FM_POS, fifo_ctrl_reg);
 8009686:	7afb      	ldrb	r3, [r7, #11]
 8009688:	095b      	lsrs	r3, r3, #5
 800968a:	b2da      	uxtb	r2, r3
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	701a      	strb	r2, [r3, #0]

  return ret;
 8009690:	68fb      	ldr	r3, [r7, #12]
}
 8009692:	4618      	mov	r0, r3
 8009694:	3710      	adds	r7, #16
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}

0800969a <i3g4250d_fifo_data_level_get>:
  * @param  val    Get the values of fss in reg FIFO_SRC_REG.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_fifo_data_level_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 800969a:	b580      	push	{r7, lr}
 800969c:	b084      	sub	sp, #16
 800969e:	af00      	add	r7, sp, #0
 80096a0:	6078      	str	r0, [r7, #4]
 80096a2:	6039      	str	r1, [r7, #0]
  uint8_t fifo_src_reg;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_FIFO_SRC_REG, &fifo_src_reg, 1);
 80096a4:	f107 020b 	add.w	r2, r7, #11
 80096a8:	2301      	movs	r3, #1
 80096aa:	212f      	movs	r1, #47	@ 0x2f
 80096ac:	6878      	ldr	r0, [r7, #4]
 80096ae:	f7fe ffc1 	bl	8008634 <i3g4250d_read_reg>
 80096b2:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d001      	beq.n	80096be <i3g4250d_fifo_data_level_get+0x24>
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	e006      	b.n	80096cc <i3g4250d_fifo_data_level_get+0x32>

  *val = FIELD_GET(I3G4250D_FIFO_SRC_FSS_MASK, I3G4250D_FIFO_SRC_FSS_POS, fifo_src_reg);
 80096be:	7afb      	ldrb	r3, [r7, #11]
 80096c0:	f003 031f 	and.w	r3, r3, #31
 80096c4:	b2da      	uxtb	r2, r3
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	701a      	strb	r2, [r3, #0]

  return ret;
 80096ca:	68fb      	ldr	r3, [r7, #12]
}
 80096cc:	4618      	mov	r0, r3
 80096ce:	3710      	adds	r7, #16
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bd80      	pop	{r7, pc}

080096d4 <i3g4250d_fifo_empty_flag_get>:
  * @param  val    Get the values of empty in reg FIFO_SRC_REG.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_fifo_empty_flag_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b084      	sub	sp, #16
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
 80096dc:	6039      	str	r1, [r7, #0]
  uint8_t fifo_src_reg;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_FIFO_SRC_REG, &fifo_src_reg, 1);
 80096de:	f107 020b 	add.w	r2, r7, #11
 80096e2:	2301      	movs	r3, #1
 80096e4:	212f      	movs	r1, #47	@ 0x2f
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f7fe ffa4 	bl	8008634 <i3g4250d_read_reg>
 80096ec:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d001      	beq.n	80096f8 <i3g4250d_fifo_empty_flag_get+0x24>
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	e008      	b.n	800970a <i3g4250d_fifo_empty_flag_get+0x36>

  *val = (fifo_src_reg & I3G4250D_FIFO_SRC_EMPTY_BIT) ? 1U : 0U;
 80096f8:	7afb      	ldrb	r3, [r7, #11]
 80096fa:	095b      	lsrs	r3, r3, #5
 80096fc:	b2db      	uxtb	r3, r3
 80096fe:	f003 0301 	and.w	r3, r3, #1
 8009702:	b2da      	uxtb	r2, r3
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	701a      	strb	r2, [r3, #0]

  return ret;
 8009708:	68fb      	ldr	r3, [r7, #12]
}
 800970a:	4618      	mov	r0, r3
 800970c:	3710      	adds	r7, #16
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}

08009712 <i3g4250d_fifo_ovr_flag_get>:
  * @param  val    Get the values of ovrn in reg FIFO_SRC_REG.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_fifo_ovr_flag_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 8009712:	b580      	push	{r7, lr}
 8009714:	b084      	sub	sp, #16
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
 800971a:	6039      	str	r1, [r7, #0]
  uint8_t fifo_src_reg;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_FIFO_SRC_REG, &fifo_src_reg, 1);
 800971c:	f107 020b 	add.w	r2, r7, #11
 8009720:	2301      	movs	r3, #1
 8009722:	212f      	movs	r1, #47	@ 0x2f
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f7fe ff85 	bl	8008634 <i3g4250d_read_reg>
 800972a:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d001      	beq.n	8009736 <i3g4250d_fifo_ovr_flag_get+0x24>
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	e008      	b.n	8009748 <i3g4250d_fifo_ovr_flag_get+0x36>

  *val = (fifo_src_reg & I3G4250D_FIFO_SRC_OVRN_BIT) ? 1U : 0U;
 8009736:	7afb      	ldrb	r3, [r7, #11]
 8009738:	099b      	lsrs	r3, r3, #6
 800973a:	b2db      	uxtb	r3, r3
 800973c:	f003 0301 	and.w	r3, r3, #1
 8009740:	b2da      	uxtb	r2, r3
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	701a      	strb	r2, [r3, #0]

  return ret;
 8009746:	68fb      	ldr	r3, [r7, #12]
}
 8009748:	4618      	mov	r0, r3
 800974a:	3710      	adds	r7, #16
 800974c:	46bd      	mov	sp, r7
 800974e:	bd80      	pop	{r7, pc}

08009750 <i3g4250d_fifo_wtm_flag_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */

int32_t i3g4250d_fifo_wtm_flag_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b084      	sub	sp, #16
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
 8009758:	6039      	str	r1, [r7, #0]
  uint8_t fifo_src_reg;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_FIFO_SRC_REG, &fifo_src_reg, 1);
 800975a:	f107 020b 	add.w	r2, r7, #11
 800975e:	2301      	movs	r3, #1
 8009760:	212f      	movs	r1, #47	@ 0x2f
 8009762:	6878      	ldr	r0, [r7, #4]
 8009764:	f7fe ff66 	bl	8008634 <i3g4250d_read_reg>
 8009768:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d001      	beq.n	8009774 <i3g4250d_fifo_wtm_flag_get+0x24>
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	e005      	b.n	8009780 <i3g4250d_fifo_wtm_flag_get+0x30>

  *val = (fifo_src_reg & I3G4250D_FIFO_SRC_WTM_BIT) ? 1U : 0U;
 8009774:	7afb      	ldrb	r3, [r7, #11]
 8009776:	09db      	lsrs	r3, r3, #7
 8009778:	b2da      	uxtb	r2, r3
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	701a      	strb	r2, [r3, #0]

  return ret;
 800977e:	68fb      	ldr	r3, [r7, #12]
}
 8009780:	4618      	mov	r0, r3
 8009782:	3710      	adds	r7, #16
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}

08009788 <i3g4250d_axis_x_data_set>:
  * @param  val    0: disabled, 1: enabled
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_axis_x_data_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8009788:	b580      	push	{r7, lr}
 800978a:	b084      	sub	sp, #16
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
 8009790:	460b      	mov	r3, r1
 8009792:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg1;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 8009794:	f107 020b 	add.w	r2, r7, #11
 8009798:	2301      	movs	r3, #1
 800979a:	2120      	movs	r1, #32
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	f7fe ff49 	bl	8008634 <i3g4250d_read_reg>
 80097a2:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d001      	beq.n	80097ae <i3g4250d_axis_x_data_set+0x26>
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	e016      	b.n	80097dc <i3g4250d_axis_x_data_set+0x54>

  if (val != 0U)
 80097ae:	78fb      	ldrb	r3, [r7, #3]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d005      	beq.n	80097c0 <i3g4250d_axis_x_data_set+0x38>
  {
    ctrl_reg1 |= I3G4250D_CTRL1_XEN_BIT;
 80097b4:	7afb      	ldrb	r3, [r7, #11]
 80097b6:	f043 0301 	orr.w	r3, r3, #1
 80097ba:	b2db      	uxtb	r3, r3
 80097bc:	72fb      	strb	r3, [r7, #11]
 80097be:	e004      	b.n	80097ca <i3g4250d_axis_x_data_set+0x42>
  }
  else
  {
    ctrl_reg1 &= ~I3G4250D_CTRL1_XEN_BIT;
 80097c0:	7afb      	ldrb	r3, [r7, #11]
 80097c2:	f023 0301 	bic.w	r3, r3, #1
 80097c6:	b2db      	uxtb	r3, r3
 80097c8:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 80097ca:	f107 020b 	add.w	r2, r7, #11
 80097ce:	2301      	movs	r3, #1
 80097d0:	2120      	movs	r1, #32
 80097d2:	6878      	ldr	r0, [r7, #4]
 80097d4:	f7fe ff4c 	bl	8008670 <i3g4250d_write_reg>
 80097d8:	60f8      	str	r0, [r7, #12]

  return ret;
 80097da:	68fb      	ldr	r3, [r7, #12]
}
 80097dc:	4618      	mov	r0, r3
 80097de:	3710      	adds	r7, #16
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bd80      	pop	{r7, pc}

080097e4 <i3g4250d_axis_y_data_set>:
  * @param  val    0: disabled, 1: enabled
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_axis_y_data_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b084      	sub	sp, #16
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
 80097ec:	460b      	mov	r3, r1
 80097ee:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg1;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 80097f0:	f107 020b 	add.w	r2, r7, #11
 80097f4:	2301      	movs	r3, #1
 80097f6:	2120      	movs	r1, #32
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f7fe ff1b 	bl	8008634 <i3g4250d_read_reg>
 80097fe:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d001      	beq.n	800980a <i3g4250d_axis_y_data_set+0x26>
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	e016      	b.n	8009838 <i3g4250d_axis_y_data_set+0x54>

  if (val != 0U)
 800980a:	78fb      	ldrb	r3, [r7, #3]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d005      	beq.n	800981c <i3g4250d_axis_y_data_set+0x38>
  {
    ctrl_reg1 |= I3G4250D_CTRL1_YEN_BIT;
 8009810:	7afb      	ldrb	r3, [r7, #11]
 8009812:	f043 0302 	orr.w	r3, r3, #2
 8009816:	b2db      	uxtb	r3, r3
 8009818:	72fb      	strb	r3, [r7, #11]
 800981a:	e004      	b.n	8009826 <i3g4250d_axis_y_data_set+0x42>
  }
  else
  {
    ctrl_reg1 &= ~I3G4250D_CTRL1_YEN_BIT;
 800981c:	7afb      	ldrb	r3, [r7, #11]
 800981e:	f023 0302 	bic.w	r3, r3, #2
 8009822:	b2db      	uxtb	r3, r3
 8009824:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 8009826:	f107 020b 	add.w	r2, r7, #11
 800982a:	2301      	movs	r3, #1
 800982c:	2120      	movs	r1, #32
 800982e:	6878      	ldr	r0, [r7, #4]
 8009830:	f7fe ff1e 	bl	8008670 <i3g4250d_write_reg>
 8009834:	60f8      	str	r0, [r7, #12]

  return ret;
 8009836:	68fb      	ldr	r3, [r7, #12]
}
 8009838:	4618      	mov	r0, r3
 800983a:	3710      	adds	r7, #16
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}

08009840 <i3g4250d_axis_z_data_set>:
  * @param  val    0: disabled, 1: enabled
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_axis_z_data_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b084      	sub	sp, #16
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
 8009848:	460b      	mov	r3, r1
 800984a:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg1;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 800984c:	f107 020b 	add.w	r2, r7, #11
 8009850:	2301      	movs	r3, #1
 8009852:	2120      	movs	r1, #32
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	f7fe feed 	bl	8008634 <i3g4250d_read_reg>
 800985a:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d001      	beq.n	8009866 <i3g4250d_axis_z_data_set+0x26>
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	e016      	b.n	8009894 <i3g4250d_axis_z_data_set+0x54>

  if (val != 0U)
 8009866:	78fb      	ldrb	r3, [r7, #3]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d005      	beq.n	8009878 <i3g4250d_axis_z_data_set+0x38>
  {
    ctrl_reg1 |= I3G4250D_CTRL1_ZEN_BIT;
 800986c:	7afb      	ldrb	r3, [r7, #11]
 800986e:	f043 0304 	orr.w	r3, r3, #4
 8009872:	b2db      	uxtb	r3, r3
 8009874:	72fb      	strb	r3, [r7, #11]
 8009876:	e004      	b.n	8009882 <i3g4250d_axis_z_data_set+0x42>
  }
  else
  {
    ctrl_reg1 &= ~I3G4250D_CTRL1_ZEN_BIT;
 8009878:	7afb      	ldrb	r3, [r7, #11]
 800987a:	f023 0304 	bic.w	r3, r3, #4
 800987e:	b2db      	uxtb	r3, r3
 8009880:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 8009882:	f107 020b 	add.w	r2, r7, #11
 8009886:	2301      	movs	r3, #1
 8009888:	2120      	movs	r1, #32
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f7fe fef0 	bl	8008670 <i3g4250d_write_reg>
 8009890:	60f8      	str	r0, [r7, #12]

  return ret;
 8009892:	68fb      	ldr	r3, [r7, #12]
}
 8009894:	4618      	mov	r0, r3
 8009896:	3710      	adds	r7, #16
 8009898:	46bd      	mov	sp, r7
 800989a:	bd80      	pop	{r7, pc}

0800989c <i3g4250d_axis_x_data_get>:
  * @param  val    0: disabled, 1: enabled.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_axis_x_data_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b084      	sub	sp, #16
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
 80098a4:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg1;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 80098a6:	f107 020b 	add.w	r2, r7, #11
 80098aa:	2301      	movs	r3, #1
 80098ac:	2120      	movs	r1, #32
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	f7fe fec0 	bl	8008634 <i3g4250d_read_reg>
 80098b4:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d001      	beq.n	80098c0 <i3g4250d_axis_x_data_get+0x24>
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	e006      	b.n	80098ce <i3g4250d_axis_x_data_get+0x32>

  *val = (ctrl_reg1 & I3G4250D_CTRL1_XEN_BIT) ? 1U : 0U;
 80098c0:	7afb      	ldrb	r3, [r7, #11]
 80098c2:	f003 0301 	and.w	r3, r3, #1
 80098c6:	b2da      	uxtb	r2, r3
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	701a      	strb	r2, [r3, #0]

  return ret;
 80098cc:	68fb      	ldr	r3, [r7, #12]
}
 80098ce:	4618      	mov	r0, r3
 80098d0:	3710      	adds	r7, #16
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}

080098d6 <i3g4250d_axis_y_data_get>:
  * @param  val    0: disabled, 1: enabled.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_axis_y_data_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 80098d6:	b580      	push	{r7, lr}
 80098d8:	b084      	sub	sp, #16
 80098da:	af00      	add	r7, sp, #0
 80098dc:	6078      	str	r0, [r7, #4]
 80098de:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg1;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 80098e0:	f107 020b 	add.w	r2, r7, #11
 80098e4:	2301      	movs	r3, #1
 80098e6:	2120      	movs	r1, #32
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f7fe fea3 	bl	8008634 <i3g4250d_read_reg>
 80098ee:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d001      	beq.n	80098fa <i3g4250d_axis_y_data_get+0x24>
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	e008      	b.n	800990c <i3g4250d_axis_y_data_get+0x36>

  *val = (ctrl_reg1 & I3G4250D_CTRL1_YEN_BIT) ? 1U : 0U;
 80098fa:	7afb      	ldrb	r3, [r7, #11]
 80098fc:	085b      	lsrs	r3, r3, #1
 80098fe:	b2db      	uxtb	r3, r3
 8009900:	f003 0301 	and.w	r3, r3, #1
 8009904:	b2da      	uxtb	r2, r3
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	701a      	strb	r2, [r3, #0]

  return ret;
 800990a:	68fb      	ldr	r3, [r7, #12]
}
 800990c:	4618      	mov	r0, r3
 800990e:	3710      	adds	r7, #16
 8009910:	46bd      	mov	sp, r7
 8009912:	bd80      	pop	{r7, pc}

08009914 <i3g4250d_axis_z_data_get>:
  * @param  val    0: disabled, 1: enabled.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_axis_z_data_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b084      	sub	sp, #16
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
 800991c:	6039      	str	r1, [r7, #0]
  uint8_t ctrl_reg1;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 800991e:	f107 020b 	add.w	r2, r7, #11
 8009922:	2301      	movs	r3, #1
 8009924:	2120      	movs	r1, #32
 8009926:	6878      	ldr	r0, [r7, #4]
 8009928:	f7fe fe84 	bl	8008634 <i3g4250d_read_reg>
 800992c:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d001      	beq.n	8009938 <i3g4250d_axis_z_data_get+0x24>
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	e008      	b.n	800994a <i3g4250d_axis_z_data_get+0x36>

  *val = (ctrl_reg1 & I3G4250D_CTRL1_ZEN_BIT) ? 1U : 0U;
 8009938:	7afb      	ldrb	r3, [r7, #11]
 800993a:	089b      	lsrs	r3, r3, #2
 800993c:	b2db      	uxtb	r3, r3
 800993e:	f003 0301 	and.w	r3, r3, #1
 8009942:	b2da      	uxtb	r2, r3
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	701a      	strb	r2, [r3, #0]

  return ret;
 8009948:	68fb      	ldr	r3, [r7, #12]
}
 800994a:	4618      	mov	r0, r3
 800994c:	3710      	adds	r7, #16
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}
	...

08009954 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b08e      	sub	sp, #56	@ 0x38
 8009958:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800995a:	1d3b      	adds	r3, r7, #4
 800995c:	2234      	movs	r2, #52	@ 0x34
 800995e:	2100      	movs	r1, #0
 8009960:	4618      	mov	r0, r3
 8009962:	f002 fbbd 	bl	800c0e0 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8009966:	4b39      	ldr	r3, [pc, #228]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 8009968:	4a39      	ldr	r2, [pc, #228]	@ (8009a50 <MX_LTDC_Init+0xfc>)
 800996a:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800996c:	4b37      	ldr	r3, [pc, #220]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 800996e:	2200      	movs	r2, #0
 8009970:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8009972:	4b36      	ldr	r3, [pc, #216]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 8009974:	2200      	movs	r2, #0
 8009976:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8009978:	4b34      	ldr	r3, [pc, #208]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 800997a:	2200      	movs	r2, #0
 800997c:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800997e:	4b33      	ldr	r3, [pc, #204]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 8009980:	2200      	movs	r2, #0
 8009982:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 8009984:	4b31      	ldr	r3, [pc, #196]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 8009986:	2209      	movs	r2, #9
 8009988:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 800998a:	4b30      	ldr	r3, [pc, #192]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 800998c:	2201      	movs	r2, #1
 800998e:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 8009990:	4b2e      	ldr	r3, [pc, #184]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 8009992:	221d      	movs	r2, #29
 8009994:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 8009996:	4b2d      	ldr	r3, [pc, #180]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 8009998:	2203      	movs	r2, #3
 800999a:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 800999c:	4b2b      	ldr	r3, [pc, #172]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 800999e:	f240 120d 	movw	r2, #269	@ 0x10d
 80099a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 80099a4:	4b29      	ldr	r3, [pc, #164]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 80099a6:	f240 1243 	movw	r2, #323	@ 0x143
 80099aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 279;
 80099ac:	4b27      	ldr	r3, [pc, #156]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 80099ae:	f240 1217 	movw	r2, #279	@ 0x117
 80099b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 327;
 80099b4:	4b25      	ldr	r3, [pc, #148]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 80099b6:	f240 1247 	movw	r2, #327	@ 0x147
 80099ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80099bc:	4b23      	ldr	r3, [pc, #140]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 80099be:	2200      	movs	r2, #0
 80099c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 80099c4:	4b21      	ldr	r3, [pc, #132]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 80099c6:	2200      	movs	r2, #0
 80099c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 80099cc:	4b1f      	ldr	r3, [pc, #124]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 80099ce:	2200      	movs	r2, #0
 80099d0:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80099d4:	481d      	ldr	r0, [pc, #116]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 80099d6:	f7f9 fc30 	bl	800323a <HAL_LTDC_Init>
 80099da:	4603      	mov	r3, r0
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d001      	beq.n	80099e4 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 80099e0:	f001 ff48 	bl	800b874 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80099e4:	2300      	movs	r3, #0
 80099e6:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 80099e8:	23f0      	movs	r3, #240	@ 0xf0
 80099ea:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80099ec:	2300      	movs	r3, #0
 80099ee:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 80099f0:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80099f4:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80099f6:	2302      	movs	r3, #2
 80099f8:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80099fa:	23ff      	movs	r3, #255	@ 0xff
 80099fc:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80099fe:	2300      	movs	r3, #0
 8009a00:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8009a02:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8009a06:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8009a08:	2307      	movs	r3, #7
 8009a0a:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8009a0c:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 8009a10:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 240;
 8009a12:	23f0      	movs	r3, #240	@ 0xf0
 8009a14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 320;
 8009a16:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8009a1a:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8009a22:	2300      	movs	r3, #0
 8009a24:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8009a28:	2300      	movs	r3, #0
 8009a2a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8009a2e:	1d3b      	adds	r3, r7, #4
 8009a30:	2200      	movs	r2, #0
 8009a32:	4619      	mov	r1, r3
 8009a34:	4805      	ldr	r0, [pc, #20]	@ (8009a4c <MX_LTDC_Init+0xf8>)
 8009a36:	f7f9 fd5f 	bl	80034f8 <HAL_LTDC_ConfigLayer>
 8009a3a:	4603      	mov	r3, r0
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d001      	beq.n	8009a44 <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 8009a40:	f001 ff18 	bl	800b874 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8009a44:	bf00      	nop
 8009a46:	3738      	adds	r7, #56	@ 0x38
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	bd80      	pop	{r7, pc}
 8009a4c:	20000244 	.word	0x20000244
 8009a50:	40016800 	.word	0x40016800

08009a54 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b09a      	sub	sp, #104	@ 0x68
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009a5c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009a60:	2200      	movs	r2, #0
 8009a62:	601a      	str	r2, [r3, #0]
 8009a64:	605a      	str	r2, [r3, #4]
 8009a66:	609a      	str	r2, [r3, #8]
 8009a68:	60da      	str	r2, [r3, #12]
 8009a6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009a6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a70:	2230      	movs	r2, #48	@ 0x30
 8009a72:	2100      	movs	r1, #0
 8009a74:	4618      	mov	r0, r3
 8009a76:	f002 fb33 	bl	800c0e0 <memset>
  if(ltdcHandle->Instance==LTDC)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	4a85      	ldr	r2, [pc, #532]	@ (8009c94 <HAL_LTDC_MspInit+0x240>)
 8009a80:	4293      	cmp	r3, r2
 8009a82:	f040 8102 	bne.w	8009c8a <HAL_LTDC_MspInit+0x236>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8009a86:	2308      	movs	r3, #8
 8009a88:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8009a8a:	2332      	movs	r3, #50	@ 0x32
 8009a8c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8009a8e:	2302      	movs	r3, #2
 8009a90:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8009a92:	2300      	movs	r3, #0
 8009a94:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009a96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	f7fa fba8 	bl	80041f0 <HAL_RCCEx_PeriphCLKConfig>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d001      	beq.n	8009aaa <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8009aa6:	f001 fee5 	bl	800b874 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8009aaa:	2300      	movs	r3, #0
 8009aac:	623b      	str	r3, [r7, #32]
 8009aae:	4b7a      	ldr	r3, [pc, #488]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ab2:	4a79      	ldr	r2, [pc, #484]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009ab4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009ab8:	6453      	str	r3, [r2, #68]	@ 0x44
 8009aba:	4b77      	ldr	r3, [pc, #476]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009abe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009ac2:	623b      	str	r3, [r7, #32]
 8009ac4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	61fb      	str	r3, [r7, #28]
 8009aca:	4b73      	ldr	r3, [pc, #460]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ace:	4a72      	ldr	r2, [pc, #456]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009ad0:	f043 0320 	orr.w	r3, r3, #32
 8009ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8009ad6:	4b70      	ldr	r3, [pc, #448]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ada:	f003 0320 	and.w	r3, r3, #32
 8009ade:	61fb      	str	r3, [r7, #28]
 8009ae0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	61bb      	str	r3, [r7, #24]
 8009ae6:	4b6c      	ldr	r3, [pc, #432]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009aea:	4a6b      	ldr	r2, [pc, #428]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009aec:	f043 0301 	orr.w	r3, r3, #1
 8009af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8009af2:	4b69      	ldr	r3, [pc, #420]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009af6:	f003 0301 	and.w	r3, r3, #1
 8009afa:	61bb      	str	r3, [r7, #24]
 8009afc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009afe:	2300      	movs	r3, #0
 8009b00:	617b      	str	r3, [r7, #20]
 8009b02:	4b65      	ldr	r3, [pc, #404]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b06:	4a64      	ldr	r2, [pc, #400]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009b08:	f043 0302 	orr.w	r3, r3, #2
 8009b0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8009b0e:	4b62      	ldr	r3, [pc, #392]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b12:	f003 0302 	and.w	r3, r3, #2
 8009b16:	617b      	str	r3, [r7, #20]
 8009b18:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	613b      	str	r3, [r7, #16]
 8009b1e:	4b5e      	ldr	r3, [pc, #376]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b22:	4a5d      	ldr	r2, [pc, #372]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009b24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b28:	6313      	str	r3, [r2, #48]	@ 0x30
 8009b2a:	4b5b      	ldr	r3, [pc, #364]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b32:	613b      	str	r3, [r7, #16]
 8009b34:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009b36:	2300      	movs	r3, #0
 8009b38:	60fb      	str	r3, [r7, #12]
 8009b3a:	4b57      	ldr	r3, [pc, #348]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b3e:	4a56      	ldr	r2, [pc, #344]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009b40:	f043 0304 	orr.w	r3, r3, #4
 8009b44:	6313      	str	r3, [r2, #48]	@ 0x30
 8009b46:	4b54      	ldr	r3, [pc, #336]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b4a:	f003 0304 	and.w	r3, r3, #4
 8009b4e:	60fb      	str	r3, [r7, #12]
 8009b50:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009b52:	2300      	movs	r3, #0
 8009b54:	60bb      	str	r3, [r7, #8]
 8009b56:	4b50      	ldr	r3, [pc, #320]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b5a:	4a4f      	ldr	r2, [pc, #316]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009b5c:	f043 0308 	orr.w	r3, r3, #8
 8009b60:	6313      	str	r3, [r2, #48]	@ 0x30
 8009b62:	4b4d      	ldr	r3, [pc, #308]	@ (8009c98 <HAL_LTDC_MspInit+0x244>)
 8009b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b66:	f003 0308 	and.w	r3, r3, #8
 8009b6a:	60bb      	str	r3, [r7, #8]
 8009b6c:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8009b6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009b72:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009b74:	2302      	movs	r3, #2
 8009b76:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b78:	2300      	movs	r3, #0
 8009b7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8009b80:	230e      	movs	r3, #14
 8009b82:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8009b84:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009b88:	4619      	mov	r1, r3
 8009b8a:	4844      	ldr	r0, [pc, #272]	@ (8009c9c <HAL_LTDC_MspInit+0x248>)
 8009b8c:	f7f7 fa2a 	bl	8000fe4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8009b90:	f641 0358 	movw	r3, #6232	@ 0x1858
 8009b94:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009b96:	2302      	movs	r3, #2
 8009b98:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8009ba2:	230e      	movs	r3, #14
 8009ba4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009ba6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009baa:	4619      	mov	r1, r3
 8009bac:	483c      	ldr	r0, [pc, #240]	@ (8009ca0 <HAL_LTDC_MspInit+0x24c>)
 8009bae:	f7f7 fa19 	bl	8000fe4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8009bb2:	2303      	movs	r3, #3
 8009bb4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009bb6:	2302      	movs	r3, #2
 8009bb8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009bba:	2300      	movs	r3, #0
 8009bbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8009bc2:	2309      	movs	r3, #9
 8009bc4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009bc6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009bca:	4619      	mov	r1, r3
 8009bcc:	4835      	ldr	r0, [pc, #212]	@ (8009ca4 <HAL_LTDC_MspInit+0x250>)
 8009bce:	f7f7 fa09 	bl	8000fe4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8009bd2:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8009bd6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009bd8:	2302      	movs	r3, #2
 8009bda:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009be0:	2300      	movs	r3, #0
 8009be2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8009be4:	230e      	movs	r3, #14
 8009be6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009be8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009bec:	4619      	mov	r1, r3
 8009bee:	482d      	ldr	r0, [pc, #180]	@ (8009ca4 <HAL_LTDC_MspInit+0x250>)
 8009bf0:	f7f7 f9f8 	bl	8000fe4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8009bf4:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8009bf8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009bfa:	2302      	movs	r3, #2
 8009bfc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009bfe:	2300      	movs	r3, #0
 8009c00:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009c02:	2300      	movs	r3, #0
 8009c04:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8009c06:	230e      	movs	r3, #14
 8009c08:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8009c0a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009c0e:	4619      	mov	r1, r3
 8009c10:	4825      	ldr	r0, [pc, #148]	@ (8009ca8 <HAL_LTDC_MspInit+0x254>)
 8009c12:	f7f7 f9e7 	bl	8000fe4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8009c16:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8009c1a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009c1c:	2302      	movs	r3, #2
 8009c1e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c20:	2300      	movs	r3, #0
 8009c22:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009c24:	2300      	movs	r3, #0
 8009c26:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8009c28:	230e      	movs	r3, #14
 8009c2a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009c2c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009c30:	4619      	mov	r1, r3
 8009c32:	481e      	ldr	r0, [pc, #120]	@ (8009cac <HAL_LTDC_MspInit+0x258>)
 8009c34:	f7f7 f9d6 	bl	8000fe4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8009c38:	2348      	movs	r3, #72	@ 0x48
 8009c3a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009c3c:	2302      	movs	r3, #2
 8009c3e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c40:	2300      	movs	r3, #0
 8009c42:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009c44:	2300      	movs	r3, #0
 8009c46:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8009c48:	230e      	movs	r3, #14
 8009c4a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009c4c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009c50:	4619      	mov	r1, r3
 8009c52:	4817      	ldr	r0, [pc, #92]	@ (8009cb0 <HAL_LTDC_MspInit+0x25c>)
 8009c54:	f7f7 f9c6 	bl	8000fe4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8009c58:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8009c5c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009c5e:	2302      	movs	r3, #2
 8009c60:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c62:	2300      	movs	r3, #0
 8009c64:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009c66:	2300      	movs	r3, #0
 8009c68:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8009c6a:	2309      	movs	r3, #9
 8009c6c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8009c6e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009c72:	4619      	mov	r1, r3
 8009c74:	480c      	ldr	r0, [pc, #48]	@ (8009ca8 <HAL_LTDC_MspInit+0x254>)
 8009c76:	f7f7 f9b5 	bl	8000fe4 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	2105      	movs	r1, #5
 8009c7e:	2058      	movs	r0, #88	@ 0x58
 8009c80:	f7f6 ff7e 	bl	8000b80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8009c84:	2058      	movs	r0, #88	@ 0x58
 8009c86:	f7f6 ff97 	bl	8000bb8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8009c8a:	bf00      	nop
 8009c8c:	3768      	adds	r7, #104	@ 0x68
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd80      	pop	{r7, pc}
 8009c92:	bf00      	nop
 8009c94:	40016800 	.word	0x40016800
 8009c98:	40023800 	.word	0x40023800
 8009c9c:	40021400 	.word	0x40021400
 8009ca0:	40020000 	.word	0x40020000
 8009ca4:	40020400 	.word	0x40020400
 8009ca8:	40021800 	.word	0x40021800
 8009cac:	40020800 	.word	0x40020800
 8009cb0:	40020c00 	.word	0x40020c00

08009cb4 <i3g4250d_platform_led_on>:
/**
 * @brief  Turn on LED
 * @param  led_id: 0=Green, 1=Red
 */
void i3g4250d_platform_led_on(uint8_t led_id)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b082      	sub	sp, #8
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	4603      	mov	r3, r0
 8009cbc:	71fb      	strb	r3, [r7, #7]
  if (led_id == PROPERTY_DISABLE) {
 8009cbe:	79fb      	ldrb	r3, [r7, #7]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d106      	bne.n	8009cd2 <i3g4250d_platform_led_on+0x1e>
    HAL_GPIO_WritePin(LED_GREEN_PORT, LED_GREEN_PIN, GPIO_PIN_SET);
 8009cc4:	2201      	movs	r2, #1
 8009cc6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8009cca:	4808      	ldr	r0, [pc, #32]	@ (8009cec <i3g4250d_platform_led_on+0x38>)
 8009ccc:	f7f7 fb36 	bl	800133c <HAL_GPIO_WritePin>
  } else if (led_id == PROPERTY_ENABLE) {
    HAL_GPIO_WritePin(LED_RED_PORT, LED_RED_PIN, GPIO_PIN_SET);
  }
}
 8009cd0:	e008      	b.n	8009ce4 <i3g4250d_platform_led_on+0x30>
  } else if (led_id == PROPERTY_ENABLE) {
 8009cd2:	79fb      	ldrb	r3, [r7, #7]
 8009cd4:	2b01      	cmp	r3, #1
 8009cd6:	d105      	bne.n	8009ce4 <i3g4250d_platform_led_on+0x30>
    HAL_GPIO_WritePin(LED_RED_PORT, LED_RED_PIN, GPIO_PIN_SET);
 8009cd8:	2201      	movs	r2, #1
 8009cda:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8009cde:	4803      	ldr	r0, [pc, #12]	@ (8009cec <i3g4250d_platform_led_on+0x38>)
 8009ce0:	f7f7 fb2c 	bl	800133c <HAL_GPIO_WritePin>
}
 8009ce4:	bf00      	nop
 8009ce6:	3708      	adds	r7, #8
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	bd80      	pop	{r7, pc}
 8009cec:	40021800 	.word	0x40021800

08009cf0 <i3g4250d_platform_print>:
/**
 * @brief  Print message via UART
 * @param  msg: Null-terminated string
 */
void i3g4250d_platform_print(const char *msg)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b082      	sub	sp, #8
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f7f6 fa79 	bl	80001f0 <strlen>
 8009cfe:	4603      	mov	r3, r0
 8009d00:	b29a      	uxth	r2, r3
 8009d02:	2364      	movs	r3, #100	@ 0x64
 8009d04:	6879      	ldr	r1, [r7, #4]
 8009d06:	4803      	ldr	r0, [pc, #12]	@ (8009d14 <i3g4250d_platform_print+0x24>)
 8009d08:	f7fb fef8 	bl	8005afc <HAL_UART_Transmit>
}
 8009d0c:	bf00      	nop
 8009d0e:	3708      	adds	r7, #8
 8009d10:	46bd      	mov	sp, r7
 8009d12:	bd80      	pop	{r7, pc}
 8009d14:	200003fc 	.word	0x200003fc

08009d18 <gyro_init>:
/**
  * @brief  Initialize gyroscope
  * @retval gyro_error_t: GYRO_OK on success, error code on failure
  */
static gyro_error_t gyro_init(void)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b082      	sub	sp, #8
 8009d1c:	af00      	add	r7, sp, #0
  int32_t ret;
  
  // 1. WHO_AM_I kontrol
  ret = i3g4250d_device_id_get(&gyro_ctx, &whoami_id);
 8009d1e:	4934      	ldr	r1, [pc, #208]	@ (8009df0 <gyro_init+0xd8>)
 8009d20:	4834      	ldr	r0, [pc, #208]	@ (8009df4 <gyro_init+0xdc>)
 8009d22:	f7fe fe50 	bl	80089c6 <i3g4250d_device_id_get>
 8009d26:	6078      	str	r0, [r7, #4]
  if (ret != 0) {
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d002      	beq.n	8009d34 <gyro_init+0x1c>
    return GYRO_ERR_SPI_COMM;
 8009d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8009d32:	e058      	b.n	8009de6 <gyro_init+0xce>
  }
  
  if (whoami_id != I3G4250D_ID) {
 8009d34:	4b2e      	ldr	r3, [pc, #184]	@ (8009df0 <gyro_init+0xd8>)
 8009d36:	781b      	ldrb	r3, [r3, #0]
 8009d38:	2bd3      	cmp	r3, #211	@ 0xd3
 8009d3a:	d002      	beq.n	8009d42 <gyro_init+0x2a>
    return GYRO_ERR_WRONG_DEVICE;
 8009d3c:	f06f 0301 	mvn.w	r3, #1
 8009d40:	e051      	b.n	8009de6 <gyro_init+0xce>
  }
  
  // 2. Power-on mode (PD bit = 1)
  ret = i3g4250d_power_mode_set(&gyro_ctx, PROPERTY_ENABLE);
 8009d42:	2101      	movs	r1, #1
 8009d44:	482b      	ldr	r0, [pc, #172]	@ (8009df4 <gyro_init+0xdc>)
 8009d46:	f7fe fcdf 	bl	8008708 <i3g4250d_power_mode_set>
 8009d4a:	6078      	str	r0, [r7, #4]
  if (ret != 0) {
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d002      	beq.n	8009d58 <gyro_init+0x40>
    return GYRO_ERR_POWER_MODE;
 8009d52:	f06f 0302 	mvn.w	r3, #2
 8009d56:	e046      	b.n	8009de6 <gyro_init+0xce>
  }
  
  // 3. Enable all axes (X, Y, Z)
  ret = i3g4250d_axis_x_data_set(&gyro_ctx, PROPERTY_ENABLE);
 8009d58:	2101      	movs	r1, #1
 8009d5a:	4826      	ldr	r0, [pc, #152]	@ (8009df4 <gyro_init+0xdc>)
 8009d5c:	f7ff fd14 	bl	8009788 <i3g4250d_axis_x_data_set>
 8009d60:	6078      	str	r0, [r7, #4]
  if (ret != 0) { return GYRO_ERR_AXIS_X_CONFIG; }
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d002      	beq.n	8009d6e <gyro_init+0x56>
 8009d68:	f06f 0303 	mvn.w	r3, #3
 8009d6c:	e03b      	b.n	8009de6 <gyro_init+0xce>
  
  ret = i3g4250d_axis_y_data_set(&gyro_ctx, PROPERTY_ENABLE);
 8009d6e:	2101      	movs	r1, #1
 8009d70:	4820      	ldr	r0, [pc, #128]	@ (8009df4 <gyro_init+0xdc>)
 8009d72:	f7ff fd37 	bl	80097e4 <i3g4250d_axis_y_data_set>
 8009d76:	6078      	str	r0, [r7, #4]
  if (ret != 0) { return GYRO_ERR_AXIS_Y_CONFIG; }
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d002      	beq.n	8009d84 <gyro_init+0x6c>
 8009d7e:	f06f 0304 	mvn.w	r3, #4
 8009d82:	e030      	b.n	8009de6 <gyro_init+0xce>
  
  ret = i3g4250d_axis_z_data_set(&gyro_ctx, PROPERTY_ENABLE);
 8009d84:	2101      	movs	r1, #1
 8009d86:	481b      	ldr	r0, [pc, #108]	@ (8009df4 <gyro_init+0xdc>)
 8009d88:	f7ff fd5a 	bl	8009840 <i3g4250d_axis_z_data_set>
 8009d8c:	6078      	str	r0, [r7, #4]
  if (ret != 0) { return GYRO_ERR_AXIS_Z_CONFIG; }
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d002      	beq.n	8009d9a <gyro_init+0x82>
 8009d94:	f06f 0305 	mvn.w	r3, #5
 8009d98:	e025      	b.n	8009de6 <gyro_init+0xce>
  
  // 4. Output data rate: 100 Hz
  ret = i3g4250d_data_rate_set(&gyro_ctx, I3G4250D_ODR_100Hz);
 8009d9a:	2100      	movs	r1, #0
 8009d9c:	4815      	ldr	r0, [pc, #84]	@ (8009df4 <gyro_init+0xdc>)
 8009d9e:	f7fe fd00 	bl	80087a2 <i3g4250d_data_rate_set>
 8009da2:	6078      	str	r0, [r7, #4]
  if (ret != 0) {
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d002      	beq.n	8009db0 <gyro_init+0x98>
    return GYRO_ERR_ODR_CONFIG;
 8009daa:	f06f 0306 	mvn.w	r3, #6
 8009dae:	e01a      	b.n	8009de6 <gyro_init+0xce>
  }
  
  // 5. Full-scale: 245 dps
  ret = i3g4250d_full_scale_set(&gyro_ctx, I3G4250D_245dps);
 8009db0:	2100      	movs	r1, #0
 8009db2:	4810      	ldr	r0, [pc, #64]	@ (8009df4 <gyro_init+0xdc>)
 8009db4:	f7fe fd3d 	bl	8008832 <i3g4250d_full_scale_set>
 8009db8:	6078      	str	r0, [r7, #4]
  if (ret != 0) {
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d002      	beq.n	8009dc6 <gyro_init+0xae>
    return GYRO_ERR_FULLSCALE_CONFIG;
 8009dc0:	f06f 0307 	mvn.w	r3, #7
 8009dc4:	e00f      	b.n	8009de6 <gyro_init+0xce>
  }
  
  // 6. Test: Sicaklik oku (opsiyonel)
  ret = i3g4250d_temperature_raw_get(&gyro_ctx, &temp_raw);
 8009dc6:	490c      	ldr	r1, [pc, #48]	@ (8009df8 <gyro_init+0xe0>)
 8009dc8:	480a      	ldr	r0, [pc, #40]	@ (8009df4 <gyro_init+0xdc>)
 8009dca:	f7fe fd9e 	bl	800890a <i3g4250d_temperature_raw_get>
 8009dce:	6078      	str	r0, [r7, #4]
  if (ret != 0) {
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d002      	beq.n	8009ddc <gyro_init+0xc4>
    return GYRO_ERR_TEMP_READ;
 8009dd6:	f06f 0308 	mvn.w	r3, #8
 8009dda:	e004      	b.n	8009de6 <gyro_init+0xce>
  }

  // 7. Kisa delay (sensr boot iin)
  gyro_ctx.mdelay(100);
 8009ddc:	4b05      	ldr	r3, [pc, #20]	@ (8009df4 <gyro_init+0xdc>)
 8009dde:	689b      	ldr	r3, [r3, #8]
 8009de0:	2064      	movs	r0, #100	@ 0x64
 8009de2:	4798      	blx	r3
  
  return GYRO_OK;
 8009de4:	2300      	movs	r3, #0
}
 8009de6:	4618      	mov	r0, r3
 8009de8:	3708      	adds	r7, #8
 8009dea:	46bd      	mov	sp, r7
 8009dec:	bd80      	pop	{r7, pc}
 8009dee:	bf00      	nop
 8009df0:	20000300 	.word	0x20000300
 8009df4:	200002ec 	.word	0x200002ec
 8009df8:	2000030a 	.word	0x2000030a

08009dfc <gyro_read>:
  * @brief  Read gyroscope angular rate
  * @param  data  Pointer to 3x int16_t array [X, Y, Z]
  * @retval 0: OK, -1: Error
  */
static int32_t gyro_read(int16_t *data)
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b082      	sub	sp, #8
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
  return i3g4250d_angular_rate_raw_get(&gyro_ctx, data);
 8009e04:	6879      	ldr	r1, [r7, #4]
 8009e06:	4804      	ldr	r0, [pc, #16]	@ (8009e18 <gyro_read+0x1c>)
 8009e08:	f7fe fd90 	bl	800892c <i3g4250d_angular_rate_raw_get>
 8009e0c:	4603      	mov	r3, r0
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3708      	adds	r7, #8
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}
 8009e16:	bf00      	nop
 8009e18:	200002ec 	.word	0x200002ec

08009e1c <gyro_self_test>:
/**
  * @brief  Gyroscope self-test procedure
  * @retval 0: OK (sensor healthy), -1: FAIL (sensor faulty)
  */
static int32_t gyro_self_test(void)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b0a2      	sub	sp, #136	@ 0x88
 8009e20:	af02      	add	r7, sp, #8
  int16_t normal_data[3] = {0};
 8009e22:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8009e26:	2200      	movs	r2, #0
 8009e28:	601a      	str	r2, [r3, #0]
 8009e2a:	809a      	strh	r2, [r3, #4]
  int16_t selftest_data[3] = {0};
 8009e2c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009e30:	2200      	movs	r2, #0
 8009e32:	601a      	str	r2, [r3, #0]
 8009e34:	809a      	strh	r2, [r3, #4]
  int16_t diff_x, diff_y, diff_z;
  i3g4250d_st_t mode;
  char msg[100];
  
  i3g4250d_platform_print("\r\n--- SELF-TEST START ---\r\n");
 8009e36:	4873      	ldr	r0, [pc, #460]	@ (800a004 <gyro_self_test+0x1e8>)
 8009e38:	f7ff ff5a 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 1. Read normal mode (self-test OFF)
  i3g4250d_self_test_set(&gyro_ctx, I3G4250D_GY_ST_DISABLE);
 8009e3c:	2100      	movs	r1, #0
 8009e3e:	4872      	ldr	r0, [pc, #456]	@ (800a008 <gyro_self_test+0x1ec>)
 8009e40:	f7fe fdd2 	bl	80089e8 <i3g4250d_self_test_set>

  // 2. Gerekten aktif oldu mu kontrol et (SPI dorulama)
  i3g4250d_self_test_get(&gyro_ctx, &mode);
 8009e44:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 8009e48:	4619      	mov	r1, r3
 8009e4a:	486f      	ldr	r0, [pc, #444]	@ (800a008 <gyro_self_test+0x1ec>)
 8009e4c:	f7fe fdfb 	bl	8008a46 <i3g4250d_self_test_get>
  if (mode != I3G4250D_GY_ST_DISABLE) {
 8009e50:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d005      	beq.n	8009e64 <gyro_self_test+0x48>
    i3g4250d_platform_print("ERROR: Self-test activation failed\r\n");
 8009e58:	486c      	ldr	r0, [pc, #432]	@ (800a00c <gyro_self_test+0x1f0>)
 8009e5a:	f7ff ff49 	bl	8009cf0 <i3g4250d_platform_print>
    return -1;
 8009e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8009e62:	e0cb      	b.n	8009ffc <gyro_self_test+0x1e0>
  }

  gyro_ctx.mdelay(100);
 8009e64:	4b68      	ldr	r3, [pc, #416]	@ (800a008 <gyro_self_test+0x1ec>)
 8009e66:	689b      	ldr	r3, [r3, #8]
 8009e68:	2064      	movs	r0, #100	@ 0x64
 8009e6a:	4798      	blx	r3
  
  gyro_read(normal_data);
 8009e6c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8009e70:	4618      	mov	r0, r3
 8009e72:	f7ff ffc3 	bl	8009dfc <gyro_read>
  sprintf(msg, "Normal mode: X=%d Y=%d Z=%d\r\n", 
          normal_data[0], normal_data[1], normal_data[2]);
 8009e76:	f9b7 3074 	ldrsh.w	r3, [r7, #116]	@ 0x74
  sprintf(msg, "Normal mode: X=%d Y=%d Z=%d\r\n", 
 8009e7a:	461a      	mov	r2, r3
          normal_data[0], normal_data[1], normal_data[2]);
 8009e7c:	f9b7 3076 	ldrsh.w	r3, [r7, #118]	@ 0x76
  sprintf(msg, "Normal mode: X=%d Y=%d Z=%d\r\n", 
 8009e80:	4619      	mov	r1, r3
          normal_data[0], normal_data[1], normal_data[2]);
 8009e82:	f9b7 3078 	ldrsh.w	r3, [r7, #120]	@ 0x78
  sprintf(msg, "Normal mode: X=%d Y=%d Z=%d\r\n", 
 8009e86:	1d38      	adds	r0, r7, #4
 8009e88:	9300      	str	r3, [sp, #0]
 8009e8a:	460b      	mov	r3, r1
 8009e8c:	4960      	ldr	r1, [pc, #384]	@ (800a010 <gyro_self_test+0x1f4>)
 8009e8e:	f002 f905 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 8009e92:	1d3b      	adds	r3, r7, #4
 8009e94:	4618      	mov	r0, r3
 8009e96:	f7ff ff2b 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 2. Read self-test mode (positive actuation)
  i3g4250d_self_test_set(&gyro_ctx, I3G4250D_GY_ST_POSITIVE);
 8009e9a:	2101      	movs	r1, #1
 8009e9c:	485a      	ldr	r0, [pc, #360]	@ (800a008 <gyro_self_test+0x1ec>)
 8009e9e:	f7fe fda3 	bl	80089e8 <i3g4250d_self_test_set>

  // 2. Gerekten aktif oldu mu kontrol et (SPI dorulama)
  i3g4250d_self_test_get(&gyro_ctx, &mode);
 8009ea2:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 8009ea6:	4619      	mov	r1, r3
 8009ea8:	4857      	ldr	r0, [pc, #348]	@ (800a008 <gyro_self_test+0x1ec>)
 8009eaa:	f7fe fdcc 	bl	8008a46 <i3g4250d_self_test_get>
  if (mode != I3G4250D_GY_ST_POSITIVE) {
 8009eae:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8009eb2:	2b01      	cmp	r3, #1
 8009eb4:	d005      	beq.n	8009ec2 <gyro_self_test+0xa6>
    i3g4250d_platform_print("ERROR: Self-test activation failed\r\n");
 8009eb6:	4855      	ldr	r0, [pc, #340]	@ (800a00c <gyro_self_test+0x1f0>)
 8009eb8:	f7ff ff1a 	bl	8009cf0 <i3g4250d_platform_print>
    return -1;
 8009ebc:	f04f 33ff 	mov.w	r3, #4294967295
 8009ec0:	e09c      	b.n	8009ffc <gyro_self_test+0x1e0>
  }

  gyro_ctx.mdelay(100);
 8009ec2:	4b51      	ldr	r3, [pc, #324]	@ (800a008 <gyro_self_test+0x1ec>)
 8009ec4:	689b      	ldr	r3, [r3, #8]
 8009ec6:	2064      	movs	r0, #100	@ 0x64
 8009ec8:	4798      	blx	r3
  
  gyro_read(selftest_data);
 8009eca:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8009ece:	4618      	mov	r0, r3
 8009ed0:	f7ff ff94 	bl	8009dfc <gyro_read>
  sprintf(msg, "Self-test mode: X=%d Y=%d Z=%d\r\n", 
          selftest_data[0], selftest_data[1], selftest_data[2]);
 8009ed4:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
  sprintf(msg, "Self-test mode: X=%d Y=%d Z=%d\r\n", 
 8009ed8:	461a      	mov	r2, r3
          selftest_data[0], selftest_data[1], selftest_data[2]);
 8009eda:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
  sprintf(msg, "Self-test mode: X=%d Y=%d Z=%d\r\n", 
 8009ede:	4619      	mov	r1, r3
          selftest_data[0], selftest_data[1], selftest_data[2]);
 8009ee0:	f9b7 3070 	ldrsh.w	r3, [r7, #112]	@ 0x70
  sprintf(msg, "Self-test mode: X=%d Y=%d Z=%d\r\n", 
 8009ee4:	1d38      	adds	r0, r7, #4
 8009ee6:	9300      	str	r3, [sp, #0]
 8009ee8:	460b      	mov	r3, r1
 8009eea:	494a      	ldr	r1, [pc, #296]	@ (800a014 <gyro_self_test+0x1f8>)
 8009eec:	f002 f8d6 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 8009ef0:	1d3b      	adds	r3, r7, #4
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	f7ff fefc 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 3. Disable self-test
  i3g4250d_self_test_set(&gyro_ctx, I3G4250D_GY_ST_DISABLE);
 8009ef8:	2100      	movs	r1, #0
 8009efa:	4843      	ldr	r0, [pc, #268]	@ (800a008 <gyro_self_test+0x1ec>)
 8009efc:	f7fe fd74 	bl	80089e8 <i3g4250d_self_test_set>
  gyro_ctx.mdelay(50);
 8009f00:	4b41      	ldr	r3, [pc, #260]	@ (800a008 <gyro_self_test+0x1ec>)
 8009f02:	689b      	ldr	r3, [r3, #8]
 8009f04:	2032      	movs	r0, #50	@ 0x32
 8009f06:	4798      	blx	r3
  
  // 4. Calculate absolute differences
  diff_x = selftest_data[0] - normal_data[0];
 8009f08:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 8009f0c:	b29a      	uxth	r2, r3
 8009f0e:	f9b7 3074 	ldrsh.w	r3, [r7, #116]	@ 0x74
 8009f12:	b29b      	uxth	r3, r3
 8009f14:	1ad3      	subs	r3, r2, r3
 8009f16:	b29b      	uxth	r3, r3
 8009f18:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
  diff_y = selftest_data[1] - normal_data[1];
 8009f1c:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
 8009f20:	b29a      	uxth	r2, r3
 8009f22:	f9b7 3076 	ldrsh.w	r3, [r7, #118]	@ 0x76
 8009f26:	b29b      	uxth	r3, r3
 8009f28:	1ad3      	subs	r3, r2, r3
 8009f2a:	b29b      	uxth	r3, r3
 8009f2c:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
  diff_z = selftest_data[2] - normal_data[2];
 8009f30:	f9b7 3070 	ldrsh.w	r3, [r7, #112]	@ 0x70
 8009f34:	b29a      	uxth	r2, r3
 8009f36:	f9b7 3078 	ldrsh.w	r3, [r7, #120]	@ 0x78
 8009f3a:	b29b      	uxth	r3, r3
 8009f3c:	1ad3      	subs	r3, r2, r3
 8009f3e:	b29b      	uxth	r3, r3
 8009f40:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
  
  if (diff_x < 0) diff_x = -diff_x;
 8009f44:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	da05      	bge.n	8009f58 <gyro_self_test+0x13c>
 8009f4c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8009f50:	425b      	negs	r3, r3
 8009f52:	b29b      	uxth	r3, r3
 8009f54:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
  if (diff_y < 0) diff_y = -diff_y;
 8009f58:	f9b7 307c 	ldrsh.w	r3, [r7, #124]	@ 0x7c
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	da05      	bge.n	8009f6c <gyro_self_test+0x150>
 8009f60:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8009f64:	425b      	negs	r3, r3
 8009f66:	b29b      	uxth	r3, r3
 8009f68:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
  if (diff_z < 0) diff_z = -diff_z;
 8009f6c:	f9b7 307a 	ldrsh.w	r3, [r7, #122]	@ 0x7a
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	da05      	bge.n	8009f80 <gyro_self_test+0x164>
 8009f74:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8009f78:	425b      	negs	r3, r3
 8009f7a:	b29b      	uxth	r3, r3
 8009f7c:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
  
  sprintf(msg, "Delta: X=%d Y=%d Z=%d\r\n", diff_x, diff_y, diff_z);
 8009f80:	f9b7 207e 	ldrsh.w	r2, [r7, #126]	@ 0x7e
 8009f84:	f9b7 107c 	ldrsh.w	r1, [r7, #124]	@ 0x7c
 8009f88:	f9b7 307a 	ldrsh.w	r3, [r7, #122]	@ 0x7a
 8009f8c:	1d38      	adds	r0, r7, #4
 8009f8e:	9300      	str	r3, [sp, #0]
 8009f90:	460b      	mov	r3, r1
 8009f92:	4921      	ldr	r1, [pc, #132]	@ (800a018 <gyro_self_test+0x1fc>)
 8009f94:	f002 f882 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 8009f98:	1d3b      	adds	r3, r7, #4
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f7ff fea8 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 5. Validate against datasheet limits
  if ((diff_x < SELF_TEST_MIN_LSB || diff_x > SELF_TEST_MAX_LSB) ||
 8009fa0:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8009fa4:	f642 029f 	movw	r2, #10399	@ 0x289f
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	dd1d      	ble.n	8009fe8 <gyro_self_test+0x1cc>
 8009fac:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 8009fb0:	f644 02a8 	movw	r2, #18600	@ 0x48a8
 8009fb4:	4293      	cmp	r3, r2
 8009fb6:	dc17      	bgt.n	8009fe8 <gyro_self_test+0x1cc>
 8009fb8:	f9b7 307c 	ldrsh.w	r3, [r7, #124]	@ 0x7c
 8009fbc:	f642 029f 	movw	r2, #10399	@ 0x289f
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	dd11      	ble.n	8009fe8 <gyro_self_test+0x1cc>
      (diff_y < SELF_TEST_MIN_LSB || diff_y > SELF_TEST_MAX_LSB) ||
 8009fc4:	f9b7 307c 	ldrsh.w	r3, [r7, #124]	@ 0x7c
 8009fc8:	f644 02a8 	movw	r2, #18600	@ 0x48a8
 8009fcc:	4293      	cmp	r3, r2
 8009fce:	dc0b      	bgt.n	8009fe8 <gyro_self_test+0x1cc>
 8009fd0:	f9b7 307a 	ldrsh.w	r3, [r7, #122]	@ 0x7a
 8009fd4:	f642 029f 	movw	r2, #10399	@ 0x289f
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	dd05      	ble.n	8009fe8 <gyro_self_test+0x1cc>
      (diff_z < SELF_TEST_MIN_LSB || diff_z > SELF_TEST_MAX_LSB)) {
 8009fdc:	f9b7 307a 	ldrsh.w	r3, [r7, #122]	@ 0x7a
 8009fe0:	f644 02a8 	movw	r2, #18600	@ 0x48a8
 8009fe4:	4293      	cmp	r3, r2
 8009fe6:	dd05      	ble.n	8009ff4 <gyro_self_test+0x1d8>
    i3g4250d_platform_print("SELF-TEST FAILED - Sensor faulty\r\n\r\n");
 8009fe8:	480c      	ldr	r0, [pc, #48]	@ (800a01c <gyro_self_test+0x200>)
 8009fea:	f7ff fe81 	bl	8009cf0 <i3g4250d_platform_print>
    return -1;
 8009fee:	f04f 33ff 	mov.w	r3, #4294967295
 8009ff2:	e003      	b.n	8009ffc <gyro_self_test+0x1e0>
  }
  
  i3g4250d_platform_print("SELF-TEST PASSED - Sensor OK\r\n\r\n");
 8009ff4:	480a      	ldr	r0, [pc, #40]	@ (800a020 <gyro_self_test+0x204>)
 8009ff6:	f7ff fe7b 	bl	8009cf0 <i3g4250d_platform_print>
  return 0;
 8009ffa:	2300      	movs	r3, #0
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	3780      	adds	r7, #128	@ 0x80
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}
 800a004:	0800c898 	.word	0x0800c898
 800a008:	200002ec 	.word	0x200002ec
 800a00c:	0800c8b4 	.word	0x0800c8b4
 800a010:	0800c8dc 	.word	0x0800c8dc
 800a014:	0800c8fc 	.word	0x0800c8fc
 800a018:	0800c920 	.word	0x0800c920
 800a01c:	0800c938 	.word	0x0800c938
 800a020:	0800c960 	.word	0x0800c960

0800a024 <gyro_test_odr_modes>:
  * @brief  Test different ODR (Output Data Rate) modes
  *         Demonstrates driver's configuration flexibility
  * @retval gyro_error_t
  */
static gyro_error_t gyro_test_odr_modes(void)
{
 800a024:	b590      	push	{r4, r7, lr}
 800a026:	b0a5      	sub	sp, #148	@ 0x94
 800a028:	af02      	add	r7, sp, #8
  char msg[100];
  i3g4250d_dr_t odr_read;
  int16_t test_data[3];
  uint8_t data_ready;
  
  const char* odr_names[] = {"100 Hz", "200 Hz", "400 Hz", "800 Hz"};
 800a02a:	4b4a      	ldr	r3, [pc, #296]	@ (800a154 <gyro_test_odr_modes+0x130>)
 800a02c:	1d3c      	adds	r4, r7, #4
 800a02e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a030:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const i3g4250d_dr_t odr_modes[] = {
 800a034:	4b48      	ldr	r3, [pc, #288]	@ (800a158 <gyro_test_odr_modes+0x134>)
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	603b      	str	r3, [r7, #0]
    I3G4250D_ODR_200Hz,
    I3G4250D_ODR_400Hz,
    I3G4250D_ODR_800Hz
  };
  
  i3g4250d_platform_print("\r\n--- ODR TEST START ---\r\n");
 800a03a:	4848      	ldr	r0, [pc, #288]	@ (800a15c <gyro_test_odr_modes+0x138>)
 800a03c:	f7ff fe58 	bl	8009cf0 <i3g4250d_platform_print>
  
  for (int i = 0; i < 4; i++) {
 800a040:	2300      	movs	r3, #0
 800a042:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a046:	e075      	b.n	800a134 <gyro_test_odr_modes+0x110>
    // Set ODR
    if (i3g4250d_data_rate_set(&gyro_ctx, odr_modes[i]) != 0) {
 800a048:	463a      	mov	r2, r7
 800a04a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a04e:	4413      	add	r3, r2
 800a050:	781b      	ldrb	r3, [r3, #0]
 800a052:	4619      	mov	r1, r3
 800a054:	4842      	ldr	r0, [pc, #264]	@ (800a160 <gyro_test_odr_modes+0x13c>)
 800a056:	f7fe fba4 	bl	80087a2 <i3g4250d_data_rate_set>
 800a05a:	4603      	mov	r3, r0
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d005      	beq.n	800a06c <gyro_test_odr_modes+0x48>
      i3g4250d_platform_print("ERROR: ODR set failed\r\n");
 800a060:	4840      	ldr	r0, [pc, #256]	@ (800a164 <gyro_test_odr_modes+0x140>)
 800a062:	f7ff fe45 	bl	8009cf0 <i3g4250d_platform_print>
      return GYRO_ERR_ODR_CONFIG;
 800a066:	f06f 0306 	mvn.w	r3, #6
 800a06a:	e06f      	b.n	800a14c <gyro_test_odr_modes+0x128>
    }
    
    // Verify ODR was set correctly (read-back)
    if (i3g4250d_data_rate_get(&gyro_ctx, &odr_read) != 0) {
 800a06c:	f107 031f 	add.w	r3, r7, #31
 800a070:	4619      	mov	r1, r3
 800a072:	483b      	ldr	r0, [pc, #236]	@ (800a160 <gyro_test_odr_modes+0x13c>)
 800a074:	f7fe fbc1 	bl	80087fa <i3g4250d_data_rate_get>
 800a078:	4603      	mov	r3, r0
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d002      	beq.n	800a084 <gyro_test_odr_modes+0x60>
      return GYRO_ERR_SPI_COMM;
 800a07e:	f04f 33ff 	mov.w	r3, #4294967295
 800a082:	e063      	b.n	800a14c <gyro_test_odr_modes+0x128>
    }
    
    if (odr_read != odr_modes[i]) {
 800a084:	463a      	mov	r2, r7
 800a086:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a08a:	4413      	add	r3, r2
 800a08c:	781a      	ldrb	r2, [r3, #0]
 800a08e:	7ffb      	ldrb	r3, [r7, #31]
 800a090:	429a      	cmp	r2, r3
 800a092:	d013      	beq.n	800a0bc <gyro_test_odr_modes+0x98>
      sprintf(msg, "ERROR: ODR verify failed (expected %d, got %d)\r\n", 
              odr_modes[i], odr_read);
 800a094:	463a      	mov	r2, r7
 800a096:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a09a:	4413      	add	r3, r2
 800a09c:	781b      	ldrb	r3, [r3, #0]
      sprintf(msg, "ERROR: ODR verify failed (expected %d, got %d)\r\n", 
 800a09e:	461a      	mov	r2, r3
 800a0a0:	7ffb      	ldrb	r3, [r7, #31]
 800a0a2:	f107 0020 	add.w	r0, r7, #32
 800a0a6:	4930      	ldr	r1, [pc, #192]	@ (800a168 <gyro_test_odr_modes+0x144>)
 800a0a8:	f001 fff8 	bl	800c09c <siprintf>
      i3g4250d_platform_print(msg);
 800a0ac:	f107 0320 	add.w	r3, r7, #32
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	f7ff fe1d 	bl	8009cf0 <i3g4250d_platform_print>
      return GYRO_ERR_ODR_CONFIG;
 800a0b6:	f06f 0306 	mvn.w	r3, #6
 800a0ba:	e047      	b.n	800a14c <gyro_test_odr_modes+0x128>
    }
    
    // Wait for new data
    gyro_ctx.mdelay(50);
 800a0bc:	4b28      	ldr	r3, [pc, #160]	@ (800a160 <gyro_test_odr_modes+0x13c>)
 800a0be:	689b      	ldr	r3, [r3, #8]
 800a0c0:	2032      	movs	r0, #50	@ 0x32
 800a0c2:	4798      	blx	r3
    
    // Wait for data ready
    i3g4250d_flag_data_ready_get(&gyro_ctx, &data_ready);
 800a0c4:	f107 0317 	add.w	r3, r7, #23
 800a0c8:	4619      	mov	r1, r3
 800a0ca:	4825      	ldr	r0, [pc, #148]	@ (800a160 <gyro_test_odr_modes+0x13c>)
 800a0cc:	f7fe fbfe 	bl	80088cc <i3g4250d_flag_data_ready_get>
    if (!data_ready) {
 800a0d0:	7dfb      	ldrb	r3, [r7, #23]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d103      	bne.n	800a0de <gyro_test_odr_modes+0xba>
      gyro_ctx.mdelay(20);  // Extra wait
 800a0d6:	4b22      	ldr	r3, [pc, #136]	@ (800a160 <gyro_test_odr_modes+0x13c>)
 800a0d8:	689b      	ldr	r3, [r3, #8]
 800a0da:	2014      	movs	r0, #20
 800a0dc:	4798      	blx	r3
    }
    
    // Read sample
    if (gyro_read(test_data) != 0) {
 800a0de:	f107 0318 	add.w	r3, r7, #24
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f7ff fe8a 	bl	8009dfc <gyro_read>
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d002      	beq.n	800a0f4 <gyro_test_odr_modes+0xd0>
      return GYRO_ERR_DATA_READ;
 800a0ee:	f06f 030a 	mvn.w	r3, #10
 800a0f2:	e02b      	b.n	800a14c <gyro_test_odr_modes+0x128>
    }
    
    sprintf(msg, "ODR %s: X=%d Y=%d Z=%d (verified)\r\n", 
 800a0f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a0f8:	009b      	lsls	r3, r3, #2
 800a0fa:	3388      	adds	r3, #136	@ 0x88
 800a0fc:	443b      	add	r3, r7
 800a0fe:	f853 2c84 	ldr.w	r2, [r3, #-132]
            odr_names[i], test_data[0], test_data[1], test_data[2]);
 800a102:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
    sprintf(msg, "ODR %s: X=%d Y=%d Z=%d (verified)\r\n", 
 800a106:	461c      	mov	r4, r3
            odr_names[i], test_data[0], test_data[1], test_data[2]);
 800a108:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800a10c:	f9b7 101c 	ldrsh.w	r1, [r7, #28]
    sprintf(msg, "ODR %s: X=%d Y=%d Z=%d (verified)\r\n", 
 800a110:	f107 0020 	add.w	r0, r7, #32
 800a114:	9101      	str	r1, [sp, #4]
 800a116:	9300      	str	r3, [sp, #0]
 800a118:	4623      	mov	r3, r4
 800a11a:	4914      	ldr	r1, [pc, #80]	@ (800a16c <gyro_test_odr_modes+0x148>)
 800a11c:	f001 ffbe 	bl	800c09c <siprintf>
    i3g4250d_platform_print(msg);
 800a120:	f107 0320 	add.w	r3, r7, #32
 800a124:	4618      	mov	r0, r3
 800a126:	f7ff fde3 	bl	8009cf0 <i3g4250d_platform_print>
  for (int i = 0; i < 4; i++) {
 800a12a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a12e:	3301      	adds	r3, #1
 800a130:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a134:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a138:	2b03      	cmp	r3, #3
 800a13a:	dd85      	ble.n	800a048 <gyro_test_odr_modes+0x24>
  }
  
  // Restore default ODR (100 Hz)
  i3g4250d_data_rate_set(&gyro_ctx, I3G4250D_ODR_100Hz);
 800a13c:	2100      	movs	r1, #0
 800a13e:	4808      	ldr	r0, [pc, #32]	@ (800a160 <gyro_test_odr_modes+0x13c>)
 800a140:	f7fe fb2f 	bl	80087a2 <i3g4250d_data_rate_set>
  
  i3g4250d_platform_print("ODR TEST PASSED\r\n\r\n");
 800a144:	480a      	ldr	r0, [pc, #40]	@ (800a170 <gyro_test_odr_modes+0x14c>)
 800a146:	f7ff fdd3 	bl	8009cf0 <i3g4250d_platform_print>
  return GYRO_OK;
 800a14a:	2300      	movs	r3, #0
}
 800a14c:	4618      	mov	r0, r3
 800a14e:	378c      	adds	r7, #140	@ 0x8c
 800a150:	46bd      	mov	sp, r7
 800a152:	bd90      	pop	{r4, r7, pc}
 800a154:	0800ca44 	.word	0x0800ca44
 800a158:	0800ca54 	.word	0x0800ca54
 800a15c:	0800c984 	.word	0x0800c984
 800a160:	200002ec 	.word	0x200002ec
 800a164:	0800c9a0 	.word	0x0800c9a0
 800a168:	0800c9b8 	.word	0x0800c9b8
 800a16c:	0800c9ec 	.word	0x0800c9ec
 800a170:	0800ca10 	.word	0x0800ca10

0800a174 <gyro_test_fullscale_modes>:
  * @brief  Test different Full-Scale modes
  *         Shows driver's ability to handle different measurement ranges
  * @retval gyro_error_t
  */
static gyro_error_t gyro_test_fullscale_modes(void)
{
 800a174:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a178:	b0b4      	sub	sp, #208	@ 0xd0
 800a17a:	af08      	add	r7, sp, #32
  i3g4250d_fs_t fs_read;
  int16_t test_data[3];
  uint8_t data_ready;
  
  // Sensitivity values (mdps/LSB) from datasheet
  const float sensitivities[] = {8.75f, 17.5f, 70.0f};
 800a17c:	4a7f      	ldr	r2, [pc, #508]	@ (800a37c <gyro_test_fullscale_modes+0x208>)
 800a17e:	f107 0310 	add.w	r3, r7, #16
 800a182:	ca07      	ldmia	r2, {r0, r1, r2}
 800a184:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  const char* fs_names[] = {"245 dps", "500 dps", "2000 dps"};
 800a188:	4a7d      	ldr	r2, [pc, #500]	@ (800a380 <gyro_test_fullscale_modes+0x20c>)
 800a18a:	1d3b      	adds	r3, r7, #4
 800a18c:	ca07      	ldmia	r2, {r0, r1, r2}
 800a18e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  const i3g4250d_fs_t fs_modes[] = {
 800a192:	4a7c      	ldr	r2, [pc, #496]	@ (800a384 <gyro_test_fullscale_modes+0x210>)
 800a194:	463b      	mov	r3, r7
 800a196:	6812      	ldr	r2, [r2, #0]
 800a198:	4611      	mov	r1, r2
 800a19a:	8019      	strh	r1, [r3, #0]
 800a19c:	3302      	adds	r3, #2
 800a19e:	0c12      	lsrs	r2, r2, #16
 800a1a0:	701a      	strb	r2, [r3, #0]
    I3G4250D_245dps,
    I3G4250D_500dps,
    I3G4250D_2000dps
  };
  
  i3g4250d_platform_print("\r\n--- FULL-SCALE TEST START ---\r\n");
 800a1a2:	4879      	ldr	r0, [pc, #484]	@ (800a388 <gyro_test_fullscale_modes+0x214>)
 800a1a4:	f7ff fda4 	bl	8009cf0 <i3g4250d_platform_print>
  
  for (int i = 0; i < 3; i++) {
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a1ae:	e0d3      	b.n	800a358 <gyro_test_fullscale_modes+0x1e4>
    // Set full-scale
    if (i3g4250d_full_scale_set(&gyro_ctx, fs_modes[i]) != 0) {
 800a1b0:	463a      	mov	r2, r7
 800a1b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1b6:	4413      	add	r3, r2
 800a1b8:	781b      	ldrb	r3, [r3, #0]
 800a1ba:	4619      	mov	r1, r3
 800a1bc:	4873      	ldr	r0, [pc, #460]	@ (800a38c <gyro_test_fullscale_modes+0x218>)
 800a1be:	f7fe fb38 	bl	8008832 <i3g4250d_full_scale_set>
 800a1c2:	4603      	mov	r3, r0
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d005      	beq.n	800a1d4 <gyro_test_fullscale_modes+0x60>
      i3g4250d_platform_print("ERROR: Full-scale set failed\r\n");
 800a1c8:	4871      	ldr	r0, [pc, #452]	@ (800a390 <gyro_test_fullscale_modes+0x21c>)
 800a1ca:	f7ff fd91 	bl	8009cf0 <i3g4250d_platform_print>
      return GYRO_ERR_FULLSCALE_CONFIG;
 800a1ce:	f06f 0307 	mvn.w	r3, #7
 800a1d2:	e0ce      	b.n	800a372 <gyro_test_fullscale_modes+0x1fe>
    }
    
    // Verify full-scale was set correctly (read-back)
    if (i3g4250d_full_scale_get(&gyro_ctx, &fs_read) != 0) {
 800a1d4:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 800a1d8:	4619      	mov	r1, r3
 800a1da:	486c      	ldr	r0, [pc, #432]	@ (800a38c <gyro_test_fullscale_modes+0x218>)
 800a1dc:	f7fe fb58 	bl	8008890 <i3g4250d_full_scale_get>
 800a1e0:	4603      	mov	r3, r0
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d002      	beq.n	800a1ec <gyro_test_fullscale_modes+0x78>
      return GYRO_ERR_SPI_COMM;
 800a1e6:	f04f 33ff 	mov.w	r3, #4294967295
 800a1ea:	e0c2      	b.n	800a372 <gyro_test_fullscale_modes+0x1fe>
    }
    
    if (fs_read != fs_modes[i]) {
 800a1ec:	463a      	mov	r2, r7
 800a1ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1f2:	4413      	add	r3, r2
 800a1f4:	781a      	ldrb	r2, [r3, #0]
 800a1f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a1fa:	429a      	cmp	r2, r3
 800a1fc:	d014      	beq.n	800a228 <gyro_test_fullscale_modes+0xb4>
      sprintf(msg, "ERROR: FS verify failed (expected %d, got %d)\r\n", 
              fs_modes[i], fs_read);
 800a1fe:	463a      	mov	r2, r7
 800a200:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a204:	4413      	add	r3, r2
 800a206:	781b      	ldrb	r3, [r3, #0]
      sprintf(msg, "ERROR: FS verify failed (expected %d, got %d)\r\n", 
 800a208:	461a      	mov	r2, r3
 800a20a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a20e:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800a212:	4960      	ldr	r1, [pc, #384]	@ (800a394 <gyro_test_fullscale_modes+0x220>)
 800a214:	f001 ff42 	bl	800c09c <siprintf>
      i3g4250d_platform_print(msg);
 800a218:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a21c:	4618      	mov	r0, r3
 800a21e:	f7ff fd67 	bl	8009cf0 <i3g4250d_platform_print>
      return GYRO_ERR_FULLSCALE_CONFIG;
 800a222:	f06f 0307 	mvn.w	r3, #7
 800a226:	e0a4      	b.n	800a372 <gyro_test_fullscale_modes+0x1fe>
    }
    
    // Wait for new data
    gyro_ctx.mdelay(50);
 800a228:	4b58      	ldr	r3, [pc, #352]	@ (800a38c <gyro_test_fullscale_modes+0x218>)
 800a22a:	689b      	ldr	r3, [r3, #8]
 800a22c:	2032      	movs	r0, #50	@ 0x32
 800a22e:	4798      	blx	r3
    
    // Wait for data ready
    i3g4250d_flag_data_ready_get(&gyro_ctx, &data_ready);
 800a230:	f107 031f 	add.w	r3, r7, #31
 800a234:	4619      	mov	r1, r3
 800a236:	4855      	ldr	r0, [pc, #340]	@ (800a38c <gyro_test_fullscale_modes+0x218>)
 800a238:	f7fe fb48 	bl	80088cc <i3g4250d_flag_data_ready_get>
    if (!data_ready) {
 800a23c:	7ffb      	ldrb	r3, [r7, #31]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d103      	bne.n	800a24a <gyro_test_fullscale_modes+0xd6>
      gyro_ctx.mdelay(20);
 800a242:	4b52      	ldr	r3, [pc, #328]	@ (800a38c <gyro_test_fullscale_modes+0x218>)
 800a244:	689b      	ldr	r3, [r3, #8]
 800a246:	2014      	movs	r0, #20
 800a248:	4798      	blx	r3
    }
    
    // Read sample
    if (gyro_read(test_data) != 0) {
 800a24a:	f107 0320 	add.w	r3, r7, #32
 800a24e:	4618      	mov	r0, r3
 800a250:	f7ff fdd4 	bl	8009dfc <gyro_read>
 800a254:	4603      	mov	r3, r0
 800a256:	2b00      	cmp	r3, #0
 800a258:	d002      	beq.n	800a260 <gyro_test_fullscale_modes+0xec>
      return GYRO_ERR_DATA_READ;
 800a25a:	f06f 030a 	mvn.w	r3, #10
 800a25e:	e088      	b.n	800a372 <gyro_test_fullscale_modes+0x1fe>
    }
    
    // Calculate mdps using appropriate sensitivity
    int x_mdps = (int)(test_data[0] * sensitivities[i]);
 800a260:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800a264:	ee07 3a90 	vmov	s15, r3
 800a268:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a26c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a270:	009b      	lsls	r3, r3, #2
 800a272:	33b0      	adds	r3, #176	@ 0xb0
 800a274:	443b      	add	r3, r7
 800a276:	3ba0      	subs	r3, #160	@ 0xa0
 800a278:	edd3 7a00 	vldr	s15, [r3]
 800a27c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a280:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a284:	ee17 3a90 	vmov	r3, s15
 800a288:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    int y_mdps = (int)(test_data[1] * sensitivities[i]);
 800a28c:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800a290:	ee07 3a90 	vmov	s15, r3
 800a294:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a298:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a29c:	009b      	lsls	r3, r3, #2
 800a29e:	33b0      	adds	r3, #176	@ 0xb0
 800a2a0:	443b      	add	r3, r7
 800a2a2:	3ba0      	subs	r3, #160	@ 0xa0
 800a2a4:	edd3 7a00 	vldr	s15, [r3]
 800a2a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a2ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a2b0:	ee17 3a90 	vmov	r3, s15
 800a2b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    int z_mdps = (int)(test_data[2] * sensitivities[i]);
 800a2b8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800a2bc:	ee07 3a90 	vmov	s15, r3
 800a2c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a2c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2c8:	009b      	lsls	r3, r3, #2
 800a2ca:	33b0      	adds	r3, #176	@ 0xb0
 800a2cc:	443b      	add	r3, r7
 800a2ce:	3ba0      	subs	r3, #160	@ 0xa0
 800a2d0:	edd3 7a00 	vldr	s15, [r3]
 800a2d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a2d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a2dc:	ee17 3a90 	vmov	r3, s15
 800a2e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    
    sprintf(msg, "FS +/-%s: Raw=[%d,%d,%d] -> [%d,%d,%d] mdps (sens=%.2f)\r\n",
 800a2e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2e8:	009b      	lsls	r3, r3, #2
 800a2ea:	33b0      	adds	r3, #176	@ 0xb0
 800a2ec:	443b      	add	r3, r7
 800a2ee:	f853 4cac 	ldr.w	r4, [r3, #-172]
            fs_names[i], test_data[0], test_data[1], test_data[2],
 800a2f2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
    sprintf(msg, "FS +/-%s: Raw=[%d,%d,%d] -> [%d,%d,%d] mdps (sens=%.2f)\r\n",
 800a2f6:	4698      	mov	r8, r3
            fs_names[i], test_data[0], test_data[1], test_data[2],
 800a2f8:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
    sprintf(msg, "FS +/-%s: Raw=[%d,%d,%d] -> [%d,%d,%d] mdps (sens=%.2f)\r\n",
 800a2fc:	461d      	mov	r5, r3
            fs_names[i], test_data[0], test_data[1], test_data[2],
 800a2fe:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
    sprintf(msg, "FS +/-%s: Raw=[%d,%d,%d] -> [%d,%d,%d] mdps (sens=%.2f)\r\n",
 800a302:	461e      	mov	r6, r3
            x_mdps, y_mdps, z_mdps, sensitivities[i]);
 800a304:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a308:	009b      	lsls	r3, r3, #2
 800a30a:	33b0      	adds	r3, #176	@ 0xb0
 800a30c:	443b      	add	r3, r7
 800a30e:	3ba0      	subs	r3, #160	@ 0xa0
 800a310:	681b      	ldr	r3, [r3, #0]
    sprintf(msg, "FS +/-%s: Raw=[%d,%d,%d] -> [%d,%d,%d] mdps (sens=%.2f)\r\n",
 800a312:	4618      	mov	r0, r3
 800a314:	f7f6 f928 	bl	8000568 <__aeabi_f2d>
 800a318:	4602      	mov	r2, r0
 800a31a:	460b      	mov	r3, r1
 800a31c:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800a320:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a324:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a328:	9304      	str	r3, [sp, #16]
 800a32a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a32e:	9303      	str	r3, [sp, #12]
 800a330:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a334:	9302      	str	r3, [sp, #8]
 800a336:	9601      	str	r6, [sp, #4]
 800a338:	9500      	str	r5, [sp, #0]
 800a33a:	4643      	mov	r3, r8
 800a33c:	4622      	mov	r2, r4
 800a33e:	4916      	ldr	r1, [pc, #88]	@ (800a398 <gyro_test_fullscale_modes+0x224>)
 800a340:	f001 feac 	bl	800c09c <siprintf>
    i3g4250d_platform_print(msg);
 800a344:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a348:	4618      	mov	r0, r3
 800a34a:	f7ff fcd1 	bl	8009cf0 <i3g4250d_platform_print>
  for (int i = 0; i < 3; i++) {
 800a34e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a352:	3301      	adds	r3, #1
 800a354:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a358:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a35c:	2b02      	cmp	r3, #2
 800a35e:	f77f af27 	ble.w	800a1b0 <gyro_test_fullscale_modes+0x3c>
  }
  
  // Restore default full-scale (245 dps)
  i3g4250d_full_scale_set(&gyro_ctx, I3G4250D_245dps);
 800a362:	2100      	movs	r1, #0
 800a364:	4809      	ldr	r0, [pc, #36]	@ (800a38c <gyro_test_fullscale_modes+0x218>)
 800a366:	f7fe fa64 	bl	8008832 <i3g4250d_full_scale_set>
  
  i3g4250d_platform_print("FULL-SCALE TEST PASSED\r\n\r\n");
 800a36a:	480c      	ldr	r0, [pc, #48]	@ (800a39c <gyro_test_fullscale_modes+0x228>)
 800a36c:	f7ff fcc0 	bl	8009cf0 <i3g4250d_platform_print>
  return GYRO_OK;
 800a370:	2300      	movs	r3, #0
}
 800a372:	4618      	mov	r0, r3
 800a374:	37b0      	adds	r7, #176	@ 0xb0
 800a376:	46bd      	mov	sp, r7
 800a378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a37c:	0800cb24 	.word	0x0800cb24
 800a380:	0800cb4c 	.word	0x0800cb4c
 800a384:	0800cb58 	.word	0x0800cb58
 800a388:	0800ca58 	.word	0x0800ca58
 800a38c:	200002ec 	.word	0x200002ec
 800a390:	0800ca7c 	.word	0x0800ca7c
 800a394:	0800ca9c 	.word	0x0800ca9c
 800a398:	0800cacc 	.word	0x0800cacc
 800a39c:	0800cb08 	.word	0x0800cb08

0800a3a0 <gyro_debug_dump_registers>:
/**
  * @brief  Dump all important registers for debugging
  *         Useful for production testing and troubleshooting
  */
static void gyro_debug_dump_registers(void)
{
 800a3a0:	b5b0      	push	{r4, r5, r7, lr}
 800a3a2:	b0a6      	sub	sp, #152	@ 0x98
 800a3a4:	af02      	add	r7, sp, #8
  uint8_t reg_val;
  char msg[80];
  
  // Important registers to dump
  const uint8_t regs[] = {
 800a3a6:	4a3f      	ldr	r2, [pc, #252]	@ (800a4a4 <gyro_debug_dump_registers+0x104>)
 800a3a8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a3ac:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a3b0:	e883 0003 	stmia.w	r3, {r0, r1}
    0x24,  // CTRL_REG5
    0x27,  // STATUS_REG
    0x26,  // OUT_TEMP
  };
  
  const char* reg_names[] = {
 800a3b4:	4b3c      	ldr	r3, [pc, #240]	@ (800a4a8 <gyro_debug_dump_registers+0x108>)
 800a3b6:	f107 040c 	add.w	r4, r7, #12
 800a3ba:	461d      	mov	r5, r3
 800a3bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a3be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a3c0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800a3c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    "CTRL_REG5 ",
    "STATUS_REG",
    "OUT_TEMP  ",
  };
  
  i3g4250d_platform_print("\r\n--- REGISTER DUMP ---\r\n");
 800a3c8:	4838      	ldr	r0, [pc, #224]	@ (800a4ac <gyro_debug_dump_registers+0x10c>)
 800a3ca:	f7ff fc91 	bl	8009cf0 <i3g4250d_platform_print>
  i3g4250d_platform_print("Addr  Name        Value    Binary\r\n");
 800a3ce:	4838      	ldr	r0, [pc, #224]	@ (800a4b0 <gyro_debug_dump_registers+0x110>)
 800a3d0:	f7ff fc8e 	bl	8009cf0 <i3g4250d_platform_print>
  i3g4250d_platform_print("----  ----------  -----    --------\r\n");
 800a3d4:	4837      	ldr	r0, [pc, #220]	@ (800a4b4 <gyro_debug_dump_registers+0x114>)
 800a3d6:	f7ff fc8b 	bl	8009cf0 <i3g4250d_platform_print>
  
  for (int i = 0; i < 8; i++) {
 800a3da:	2300      	movs	r3, #0
 800a3dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a3e0:	e055      	b.n	800a48e <gyro_debug_dump_registers+0xee>
    i3g4250d_read_reg(&gyro_ctx, regs[i], &reg_val, 1);
 800a3e2:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800a3e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a3ea:	4413      	add	r3, r2
 800a3ec:	7819      	ldrb	r1, [r3, #0]
 800a3ee:	f107 0287 	add.w	r2, r7, #135	@ 0x87
 800a3f2:	2301      	movs	r3, #1
 800a3f4:	4830      	ldr	r0, [pc, #192]	@ (800a4b8 <gyro_debug_dump_registers+0x118>)
 800a3f6:	f7fe f91d 	bl	8008634 <i3g4250d_read_reg>
    
    // Convert to binary string
    char binary[9];
    for (int b = 7; b >= 0; b--) {
 800a3fa:	2307      	movs	r3, #7
 800a3fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a400:	e01a      	b.n	800a438 <gyro_debug_dump_registers+0x98>
      binary[7-b] = (reg_val & (1 << b)) ? '1' : '0';
 800a402:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800a406:	461a      	mov	r2, r3
 800a408:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a40c:	fa42 f303 	asr.w	r3, r2, r3
 800a410:	f003 0301 	and.w	r3, r3, #1
 800a414:	2b00      	cmp	r3, #0
 800a416:	d001      	beq.n	800a41c <gyro_debug_dump_registers+0x7c>
 800a418:	2231      	movs	r2, #49	@ 0x31
 800a41a:	e000      	b.n	800a41e <gyro_debug_dump_registers+0x7e>
 800a41c:	2230      	movs	r2, #48	@ 0x30
 800a41e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a422:	f1c3 0307 	rsb	r3, r3, #7
 800a426:	3390      	adds	r3, #144	@ 0x90
 800a428:	443b      	add	r3, r7
 800a42a:	f803 2c90 	strb.w	r2, [r3, #-144]
    for (int b = 7; b >= 0; b--) {
 800a42e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a432:	3b01      	subs	r3, #1
 800a434:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a438:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	dae0      	bge.n	800a402 <gyro_debug_dump_registers+0x62>
    }
    binary[8] = '\0';
 800a440:	2300      	movs	r3, #0
 800a442:	723b      	strb	r3, [r7, #8]
    
    sprintf(msg, "0x%02X  %s  0x%02X     %s\r\n", 
            regs[i], reg_names[i], reg_val, binary);
 800a444:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800a448:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a44c:	4413      	add	r3, r2
 800a44e:	781b      	ldrb	r3, [r3, #0]
    sprintf(msg, "0x%02X  %s  0x%02X     %s\r\n", 
 800a450:	461c      	mov	r4, r3
 800a452:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a456:	009b      	lsls	r3, r3, #2
 800a458:	3390      	adds	r3, #144	@ 0x90
 800a45a:	443b      	add	r3, r7
 800a45c:	f853 2c84 	ldr.w	r2, [r3, #-132]
 800a460:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800a464:	4619      	mov	r1, r3
 800a466:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 800a46a:	463b      	mov	r3, r7
 800a46c:	9301      	str	r3, [sp, #4]
 800a46e:	9100      	str	r1, [sp, #0]
 800a470:	4613      	mov	r3, r2
 800a472:	4622      	mov	r2, r4
 800a474:	4911      	ldr	r1, [pc, #68]	@ (800a4bc <gyro_debug_dump_registers+0x11c>)
 800a476:	f001 fe11 	bl	800c09c <siprintf>
    i3g4250d_platform_print(msg);
 800a47a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800a47e:	4618      	mov	r0, r3
 800a480:	f7ff fc36 	bl	8009cf0 <i3g4250d_platform_print>
  for (int i = 0; i < 8; i++) {
 800a484:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a488:	3301      	adds	r3, #1
 800a48a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a48e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a492:	2b07      	cmp	r3, #7
 800a494:	dda5      	ble.n	800a3e2 <gyro_debug_dump_registers+0x42>
  }
  
  i3g4250d_platform_print("--- END DUMP ---\r\n\r\n");
 800a496:	480a      	ldr	r0, [pc, #40]	@ (800a4c0 <gyro_debug_dump_registers+0x120>)
 800a498:	f7ff fc2a 	bl	8009cf0 <i3g4250d_platform_print>
}
 800a49c:	bf00      	nop
 800a49e:	3790      	adds	r7, #144	@ 0x90
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bdb0      	pop	{r4, r5, r7, pc}
 800a4a4:	0800cbf8 	.word	0x0800cbf8
 800a4a8:	0800cc60 	.word	0x0800cc60
 800a4ac:	0800cb5c 	.word	0x0800cb5c
 800a4b0:	0800cb78 	.word	0x0800cb78
 800a4b4:	0800cb9c 	.word	0x0800cb9c
 800a4b8:	200002ec 	.word	0x200002ec
 800a4bc:	0800cbc4 	.word	0x0800cbc4
 800a4c0:	0800cbe0 	.word	0x0800cbe0

0800a4c4 <gyro_error_to_string>:
  * @brief  Convert error code to string for debugging
  * @param  err: Error code
  * @retval Pointer to error string
  */
static const char* gyro_error_to_string(gyro_error_t err)
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b083      	sub	sp, #12
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	4603      	mov	r3, r0
 800a4cc:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800a4ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4d2:	330c      	adds	r3, #12
 800a4d4:	2b0c      	cmp	r3, #12
 800a4d6:	d837      	bhi.n	800a548 <gyro_error_to_string+0x84>
 800a4d8:	a201      	add	r2, pc, #4	@ (adr r2, 800a4e0 <gyro_error_to_string+0x1c>)
 800a4da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4de:	bf00      	nop
 800a4e0:	0800a545 	.word	0x0800a545
 800a4e4:	0800a541 	.word	0x0800a541
 800a4e8:	0800a53d 	.word	0x0800a53d
 800a4ec:	0800a539 	.word	0x0800a539
 800a4f0:	0800a535 	.word	0x0800a535
 800a4f4:	0800a531 	.word	0x0800a531
 800a4f8:	0800a52d 	.word	0x0800a52d
 800a4fc:	0800a529 	.word	0x0800a529
 800a500:	0800a525 	.word	0x0800a525
 800a504:	0800a521 	.word	0x0800a521
 800a508:	0800a51d 	.word	0x0800a51d
 800a50c:	0800a519 	.word	0x0800a519
 800a510:	0800a515 	.word	0x0800a515
    case GYRO_OK:                   return "OK";
 800a514:	4b10      	ldr	r3, [pc, #64]	@ (800a558 <gyro_error_to_string+0x94>)
 800a516:	e018      	b.n	800a54a <gyro_error_to_string+0x86>
    case GYRO_ERR_SPI_COMM:         return "SPI Communication Error";
 800a518:	4b10      	ldr	r3, [pc, #64]	@ (800a55c <gyro_error_to_string+0x98>)
 800a51a:	e016      	b.n	800a54a <gyro_error_to_string+0x86>
    case GYRO_ERR_WRONG_DEVICE:     return "Wrong Device (WHO_AM_I mismatch)";
 800a51c:	4b10      	ldr	r3, [pc, #64]	@ (800a560 <gyro_error_to_string+0x9c>)
 800a51e:	e014      	b.n	800a54a <gyro_error_to_string+0x86>
    case GYRO_ERR_POWER_MODE:       return "Power Mode Config Failed";
 800a520:	4b10      	ldr	r3, [pc, #64]	@ (800a564 <gyro_error_to_string+0xa0>)
 800a522:	e012      	b.n	800a54a <gyro_error_to_string+0x86>
    case GYRO_ERR_AXIS_X_CONFIG:    return "X-Axis Config Failed";
 800a524:	4b10      	ldr	r3, [pc, #64]	@ (800a568 <gyro_error_to_string+0xa4>)
 800a526:	e010      	b.n	800a54a <gyro_error_to_string+0x86>
    case GYRO_ERR_AXIS_Y_CONFIG:    return "Y-Axis Config Failed";
 800a528:	4b10      	ldr	r3, [pc, #64]	@ (800a56c <gyro_error_to_string+0xa8>)
 800a52a:	e00e      	b.n	800a54a <gyro_error_to_string+0x86>
    case GYRO_ERR_AXIS_Z_CONFIG:    return "Z-Axis Config Failed";
 800a52c:	4b10      	ldr	r3, [pc, #64]	@ (800a570 <gyro_error_to_string+0xac>)
 800a52e:	e00c      	b.n	800a54a <gyro_error_to_string+0x86>
    case GYRO_ERR_ODR_CONFIG:       return "ODR Config Failed";
 800a530:	4b10      	ldr	r3, [pc, #64]	@ (800a574 <gyro_error_to_string+0xb0>)
 800a532:	e00a      	b.n	800a54a <gyro_error_to_string+0x86>
    case GYRO_ERR_FULLSCALE_CONFIG: return "Full-Scale Config Failed";
 800a534:	4b10      	ldr	r3, [pc, #64]	@ (800a578 <gyro_error_to_string+0xb4>)
 800a536:	e008      	b.n	800a54a <gyro_error_to_string+0x86>
    case GYRO_ERR_TEMP_READ:        return "Temperature Read Failed";
 800a538:	4b10      	ldr	r3, [pc, #64]	@ (800a57c <gyro_error_to_string+0xb8>)
 800a53a:	e006      	b.n	800a54a <gyro_error_to_string+0x86>
    case GYRO_ERR_SELFTEST_FAIL:    return "Self-Test Failed";
 800a53c:	4b10      	ldr	r3, [pc, #64]	@ (800a580 <gyro_error_to_string+0xbc>)
 800a53e:	e004      	b.n	800a54a <gyro_error_to_string+0x86>
    case GYRO_ERR_DATA_READ:        return "Data Read Failed";
 800a540:	4b10      	ldr	r3, [pc, #64]	@ (800a584 <gyro_error_to_string+0xc0>)
 800a542:	e002      	b.n	800a54a <gyro_error_to_string+0x86>
    case GYRO_ERR_TIMEOUT:          return "Operation Timeout";
 800a544:	4b10      	ldr	r3, [pc, #64]	@ (800a588 <gyro_error_to_string+0xc4>)
 800a546:	e000      	b.n	800a54a <gyro_error_to_string+0x86>
    default:                        return "Unknown Error";
 800a548:	4b10      	ldr	r3, [pc, #64]	@ (800a58c <gyro_error_to_string+0xc8>)
  }
}
 800a54a:	4618      	mov	r0, r3
 800a54c:	370c      	adds	r7, #12
 800a54e:	46bd      	mov	sp, r7
 800a550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a554:	4770      	bx	lr
 800a556:	bf00      	nop
 800a558:	0800cc80 	.word	0x0800cc80
 800a55c:	0800cc84 	.word	0x0800cc84
 800a560:	0800cc9c 	.word	0x0800cc9c
 800a564:	0800ccc0 	.word	0x0800ccc0
 800a568:	0800ccdc 	.word	0x0800ccdc
 800a56c:	0800ccf4 	.word	0x0800ccf4
 800a570:	0800cd0c 	.word	0x0800cd0c
 800a574:	0800cd24 	.word	0x0800cd24
 800a578:	0800cd38 	.word	0x0800cd38
 800a57c:	0800cd54 	.word	0x0800cd54
 800a580:	0800cd6c 	.word	0x0800cd6c
 800a584:	0800cd80 	.word	0x0800cd80
 800a588:	0800cd94 	.word	0x0800cd94
 800a58c:	0800cda8 	.word	0x0800cda8

0800a590 <gyro_test_power_mode>:
  * @brief  Test Power Mode (Normal/Power-Down)
  *         Gsterir: G ynetimi, sleep mode destei
  * @retval gyro_error_t
  */
static gyro_error_t gyro_test_power_mode(void)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b096      	sub	sp, #88	@ 0x58
 800a594:	af00      	add	r7, sp, #0
  char msg[80];
  uint8_t power_state;
  
  i3g4250d_platform_print("\r\n--- POWER MODE TEST ---\r\n");
 800a596:	4827      	ldr	r0, [pc, #156]	@ (800a634 <gyro_test_power_mode+0xa4>)
 800a598:	f7ff fbaa 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 1. Power-down mode (g tasarrufu)
  if (i3g4250d_power_mode_set(&gyro_ctx, PROPERTY_DISABLE) != 0) {
 800a59c:	2100      	movs	r1, #0
 800a59e:	4826      	ldr	r0, [pc, #152]	@ (800a638 <gyro_test_power_mode+0xa8>)
 800a5a0:	f7fe f8b2 	bl	8008708 <i3g4250d_power_mode_set>
 800a5a4:	4603      	mov	r3, r0
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d002      	beq.n	800a5b0 <gyro_test_power_mode+0x20>
    return GYRO_ERR_POWER_MODE;
 800a5aa:	f06f 0302 	mvn.w	r3, #2
 800a5ae:	e03d      	b.n	800a62c <gyro_test_power_mode+0x9c>
  }
  
  // Verify
  i3g4250d_power_mode_get(&gyro_ctx, &power_state);
 800a5b0:	1dfb      	adds	r3, r7, #7
 800a5b2:	4619      	mov	r1, r3
 800a5b4:	4820      	ldr	r0, [pc, #128]	@ (800a638 <gyro_test_power_mode+0xa8>)
 800a5b6:	f7fe f8d5 	bl	8008764 <i3g4250d_power_mode_get>
  sprintf(msg, "Power-Down Mode: %s\r\n", power_state ? "FAIL" : "OK");
 800a5ba:	79fb      	ldrb	r3, [r7, #7]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d001      	beq.n	800a5c4 <gyro_test_power_mode+0x34>
 800a5c0:	4a1e      	ldr	r2, [pc, #120]	@ (800a63c <gyro_test_power_mode+0xac>)
 800a5c2:	e000      	b.n	800a5c6 <gyro_test_power_mode+0x36>
 800a5c4:	4a1e      	ldr	r2, [pc, #120]	@ (800a640 <gyro_test_power_mode+0xb0>)
 800a5c6:	f107 0308 	add.w	r3, r7, #8
 800a5ca:	491e      	ldr	r1, [pc, #120]	@ (800a644 <gyro_test_power_mode+0xb4>)
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	f001 fd65 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800a5d2:	f107 0308 	add.w	r3, r7, #8
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	f7ff fb8a 	bl	8009cf0 <i3g4250d_platform_print>
  
  gyro_ctx.mdelay(50);
 800a5dc:	4b16      	ldr	r3, [pc, #88]	@ (800a638 <gyro_test_power_mode+0xa8>)
 800a5de:	689b      	ldr	r3, [r3, #8]
 800a5e0:	2032      	movs	r0, #50	@ 0x32
 800a5e2:	4798      	blx	r3
  
  // 2. Normal mode (aktif)
  if (i3g4250d_power_mode_set(&gyro_ctx, PROPERTY_ENABLE) != 0) {
 800a5e4:	2101      	movs	r1, #1
 800a5e6:	4814      	ldr	r0, [pc, #80]	@ (800a638 <gyro_test_power_mode+0xa8>)
 800a5e8:	f7fe f88e 	bl	8008708 <i3g4250d_power_mode_set>
 800a5ec:	4603      	mov	r3, r0
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d002      	beq.n	800a5f8 <gyro_test_power_mode+0x68>
    return GYRO_ERR_POWER_MODE;
 800a5f2:	f06f 0302 	mvn.w	r3, #2
 800a5f6:	e019      	b.n	800a62c <gyro_test_power_mode+0x9c>
  }
  
  // Verify
  i3g4250d_power_mode_get(&gyro_ctx, &power_state);
 800a5f8:	1dfb      	adds	r3, r7, #7
 800a5fa:	4619      	mov	r1, r3
 800a5fc:	480e      	ldr	r0, [pc, #56]	@ (800a638 <gyro_test_power_mode+0xa8>)
 800a5fe:	f7fe f8b1 	bl	8008764 <i3g4250d_power_mode_get>
  sprintf(msg, "Normal Mode: %s\r\n", power_state ? "OK" : "FAIL");
 800a602:	79fb      	ldrb	r3, [r7, #7]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d001      	beq.n	800a60c <gyro_test_power_mode+0x7c>
 800a608:	4a0d      	ldr	r2, [pc, #52]	@ (800a640 <gyro_test_power_mode+0xb0>)
 800a60a:	e000      	b.n	800a60e <gyro_test_power_mode+0x7e>
 800a60c:	4a0b      	ldr	r2, [pc, #44]	@ (800a63c <gyro_test_power_mode+0xac>)
 800a60e:	f107 0308 	add.w	r3, r7, #8
 800a612:	490d      	ldr	r1, [pc, #52]	@ (800a648 <gyro_test_power_mode+0xb8>)
 800a614:	4618      	mov	r0, r3
 800a616:	f001 fd41 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800a61a:	f107 0308 	add.w	r3, r7, #8
 800a61e:	4618      	mov	r0, r3
 800a620:	f7ff fb66 	bl	8009cf0 <i3g4250d_platform_print>
  
  i3g4250d_platform_print("POWER MODE TEST PASSED\r\n\r\n");
 800a624:	4809      	ldr	r0, [pc, #36]	@ (800a64c <gyro_test_power_mode+0xbc>)
 800a626:	f7ff fb63 	bl	8009cf0 <i3g4250d_platform_print>
  return GYRO_OK;
 800a62a:	2300      	movs	r3, #0
}
 800a62c:	4618      	mov	r0, r3
 800a62e:	3758      	adds	r7, #88	@ 0x58
 800a630:	46bd      	mov	sp, r7
 800a632:	bd80      	pop	{r7, pc}
 800a634:	0800cdb8 	.word	0x0800cdb8
 800a638:	200002ec 	.word	0x200002ec
 800a63c:	0800cdd4 	.word	0x0800cdd4
 800a640:	0800cc80 	.word	0x0800cc80
 800a644:	0800cddc 	.word	0x0800cddc
 800a648:	0800cdf4 	.word	0x0800cdf4
 800a64c:	0800ce08 	.word	0x0800ce08

0800a650 <gyro_test_axis_enable>:
  * @brief  Test Axis Enable/Disable
  *         Gsterir: Eksen bazl g tasarrufu, seici veri okuma
  * @retval gyro_error_t
  */
static gyro_error_t gyro_test_axis_enable(void)
{
 800a650:	b580      	push	{r7, lr}
 800a652:	b09e      	sub	sp, #120	@ 0x78
 800a654:	af02      	add	r7, sp, #8
  char msg[100];
  uint8_t x_en, y_en, z_en;
  int16_t test_data[3];
  
  i3g4250d_platform_print("\r\n--- AXIS ENABLE/DISABLE TEST ---\r\n");
 800a656:	484a      	ldr	r0, [pc, #296]	@ (800a780 <gyro_test_axis_enable+0x130>)
 800a658:	f7ff fb4a 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 1. Sadece X ekseni aktif
  i3g4250d_axis_x_data_set(&gyro_ctx, PROPERTY_ENABLE);
 800a65c:	2101      	movs	r1, #1
 800a65e:	4849      	ldr	r0, [pc, #292]	@ (800a784 <gyro_test_axis_enable+0x134>)
 800a660:	f7ff f892 	bl	8009788 <i3g4250d_axis_x_data_set>
  i3g4250d_axis_y_data_set(&gyro_ctx, PROPERTY_DISABLE);
 800a664:	2100      	movs	r1, #0
 800a666:	4847      	ldr	r0, [pc, #284]	@ (800a784 <gyro_test_axis_enable+0x134>)
 800a668:	f7ff f8bc 	bl	80097e4 <i3g4250d_axis_y_data_set>
  i3g4250d_axis_z_data_set(&gyro_ctx, PROPERTY_DISABLE);
 800a66c:	2100      	movs	r1, #0
 800a66e:	4845      	ldr	r0, [pc, #276]	@ (800a784 <gyro_test_axis_enable+0x134>)
 800a670:	f7ff f8e6 	bl	8009840 <i3g4250d_axis_z_data_set>
  
  // Verify
  i3g4250d_axis_x_data_get(&gyro_ctx, &x_en);
 800a674:	f107 030b 	add.w	r3, r7, #11
 800a678:	4619      	mov	r1, r3
 800a67a:	4842      	ldr	r0, [pc, #264]	@ (800a784 <gyro_test_axis_enable+0x134>)
 800a67c:	f7ff f90e 	bl	800989c <i3g4250d_axis_x_data_get>
  i3g4250d_axis_y_data_get(&gyro_ctx, &y_en);
 800a680:	f107 030a 	add.w	r3, r7, #10
 800a684:	4619      	mov	r1, r3
 800a686:	483f      	ldr	r0, [pc, #252]	@ (800a784 <gyro_test_axis_enable+0x134>)
 800a688:	f7ff f925 	bl	80098d6 <i3g4250d_axis_y_data_get>
  i3g4250d_axis_z_data_get(&gyro_ctx, &z_en);
 800a68c:	f107 0309 	add.w	r3, r7, #9
 800a690:	4619      	mov	r1, r3
 800a692:	483c      	ldr	r0, [pc, #240]	@ (800a784 <gyro_test_axis_enable+0x134>)
 800a694:	f7ff f93e 	bl	8009914 <i3g4250d_axis_z_data_get>
  
  gyro_ctx.mdelay(50);
 800a698:	4b3a      	ldr	r3, [pc, #232]	@ (800a784 <gyro_test_axis_enable+0x134>)
 800a69a:	689b      	ldr	r3, [r3, #8]
 800a69c:	2032      	movs	r0, #50	@ 0x32
 800a69e:	4798      	blx	r3
  gyro_read(test_data);
 800a6a0:	463b      	mov	r3, r7
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f7ff fbaa 	bl	8009dfc <gyro_read>
  
  sprintf(msg, "Only X enabled: X=%d, Y=%d, Z=%d (Y,Z should be ~0)\r\n",
          test_data[0], test_data[1], test_data[2]);
 800a6a8:	f9b7 3000 	ldrsh.w	r3, [r7]
  sprintf(msg, "Only X enabled: X=%d, Y=%d, Z=%d (Y,Z should be ~0)\r\n",
 800a6ac:	461a      	mov	r2, r3
          test_data[0], test_data[1], test_data[2]);
 800a6ae:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
  sprintf(msg, "Only X enabled: X=%d, Y=%d, Z=%d (Y,Z should be ~0)\r\n",
 800a6b2:	4619      	mov	r1, r3
          test_data[0], test_data[1], test_data[2]);
 800a6b4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
  sprintf(msg, "Only X enabled: X=%d, Y=%d, Z=%d (Y,Z should be ~0)\r\n",
 800a6b8:	f107 000c 	add.w	r0, r7, #12
 800a6bc:	9300      	str	r3, [sp, #0]
 800a6be:	460b      	mov	r3, r1
 800a6c0:	4931      	ldr	r1, [pc, #196]	@ (800a788 <gyro_test_axis_enable+0x138>)
 800a6c2:	f001 fceb 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800a6c6:	f107 030c 	add.w	r3, r7, #12
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	f7ff fb10 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 2. Sadece Y ekseni aktif
  i3g4250d_axis_x_data_set(&gyro_ctx, PROPERTY_DISABLE);
 800a6d0:	2100      	movs	r1, #0
 800a6d2:	482c      	ldr	r0, [pc, #176]	@ (800a784 <gyro_test_axis_enable+0x134>)
 800a6d4:	f7ff f858 	bl	8009788 <i3g4250d_axis_x_data_set>
  i3g4250d_axis_y_data_set(&gyro_ctx, PROPERTY_ENABLE);
 800a6d8:	2101      	movs	r1, #1
 800a6da:	482a      	ldr	r0, [pc, #168]	@ (800a784 <gyro_test_axis_enable+0x134>)
 800a6dc:	f7ff f882 	bl	80097e4 <i3g4250d_axis_y_data_set>
  i3g4250d_axis_z_data_set(&gyro_ctx, PROPERTY_DISABLE);
 800a6e0:	2100      	movs	r1, #0
 800a6e2:	4828      	ldr	r0, [pc, #160]	@ (800a784 <gyro_test_axis_enable+0x134>)
 800a6e4:	f7ff f8ac 	bl	8009840 <i3g4250d_axis_z_data_set>
  
  gyro_ctx.mdelay(50);
 800a6e8:	4b26      	ldr	r3, [pc, #152]	@ (800a784 <gyro_test_axis_enable+0x134>)
 800a6ea:	689b      	ldr	r3, [r3, #8]
 800a6ec:	2032      	movs	r0, #50	@ 0x32
 800a6ee:	4798      	blx	r3
  gyro_read(test_data);
 800a6f0:	463b      	mov	r3, r7
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	f7ff fb82 	bl	8009dfc <gyro_read>
  
  sprintf(msg, "Only Y enabled: X=%d, Y=%d, Z=%d (X,Z should be ~0)\r\n",
          test_data[0], test_data[1], test_data[2]);
 800a6f8:	f9b7 3000 	ldrsh.w	r3, [r7]
  sprintf(msg, "Only Y enabled: X=%d, Y=%d, Z=%d (X,Z should be ~0)\r\n",
 800a6fc:	461a      	mov	r2, r3
          test_data[0], test_data[1], test_data[2]);
 800a6fe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
  sprintf(msg, "Only Y enabled: X=%d, Y=%d, Z=%d (X,Z should be ~0)\r\n",
 800a702:	4619      	mov	r1, r3
          test_data[0], test_data[1], test_data[2]);
 800a704:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
  sprintf(msg, "Only Y enabled: X=%d, Y=%d, Z=%d (X,Z should be ~0)\r\n",
 800a708:	f107 000c 	add.w	r0, r7, #12
 800a70c:	9300      	str	r3, [sp, #0]
 800a70e:	460b      	mov	r3, r1
 800a710:	491e      	ldr	r1, [pc, #120]	@ (800a78c <gyro_test_axis_enable+0x13c>)
 800a712:	f001 fcc3 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800a716:	f107 030c 	add.w	r3, r7, #12
 800a71a:	4618      	mov	r0, r3
 800a71c:	f7ff fae8 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 3. Tm eksenleri geri a
  i3g4250d_axis_x_data_set(&gyro_ctx, PROPERTY_ENABLE);
 800a720:	2101      	movs	r1, #1
 800a722:	4818      	ldr	r0, [pc, #96]	@ (800a784 <gyro_test_axis_enable+0x134>)
 800a724:	f7ff f830 	bl	8009788 <i3g4250d_axis_x_data_set>
  i3g4250d_axis_y_data_set(&gyro_ctx, PROPERTY_ENABLE);
 800a728:	2101      	movs	r1, #1
 800a72a:	4816      	ldr	r0, [pc, #88]	@ (800a784 <gyro_test_axis_enable+0x134>)
 800a72c:	f7ff f85a 	bl	80097e4 <i3g4250d_axis_y_data_set>
  i3g4250d_axis_z_data_set(&gyro_ctx, PROPERTY_ENABLE);
 800a730:	2101      	movs	r1, #1
 800a732:	4814      	ldr	r0, [pc, #80]	@ (800a784 <gyro_test_axis_enable+0x134>)
 800a734:	f7ff f884 	bl	8009840 <i3g4250d_axis_z_data_set>
  
  gyro_ctx.mdelay(50);
 800a738:	4b12      	ldr	r3, [pc, #72]	@ (800a784 <gyro_test_axis_enable+0x134>)
 800a73a:	689b      	ldr	r3, [r3, #8]
 800a73c:	2032      	movs	r0, #50	@ 0x32
 800a73e:	4798      	blx	r3
  gyro_read(test_data);
 800a740:	463b      	mov	r3, r7
 800a742:	4618      	mov	r0, r3
 800a744:	f7ff fb5a 	bl	8009dfc <gyro_read>
  
  sprintf(msg, "All axes enabled: X=%d, Y=%d, Z=%d\r\n",
          test_data[0], test_data[1], test_data[2]);
 800a748:	f9b7 3000 	ldrsh.w	r3, [r7]
  sprintf(msg, "All axes enabled: X=%d, Y=%d, Z=%d\r\n",
 800a74c:	461a      	mov	r2, r3
          test_data[0], test_data[1], test_data[2]);
 800a74e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
  sprintf(msg, "All axes enabled: X=%d, Y=%d, Z=%d\r\n",
 800a752:	4619      	mov	r1, r3
          test_data[0], test_data[1], test_data[2]);
 800a754:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
  sprintf(msg, "All axes enabled: X=%d, Y=%d, Z=%d\r\n",
 800a758:	f107 000c 	add.w	r0, r7, #12
 800a75c:	9300      	str	r3, [sp, #0]
 800a75e:	460b      	mov	r3, r1
 800a760:	490b      	ldr	r1, [pc, #44]	@ (800a790 <gyro_test_axis_enable+0x140>)
 800a762:	f001 fc9b 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800a766:	f107 030c 	add.w	r3, r7, #12
 800a76a:	4618      	mov	r0, r3
 800a76c:	f7ff fac0 	bl	8009cf0 <i3g4250d_platform_print>
  
  i3g4250d_platform_print("AXIS ENABLE TEST PASSED\r\n\r\n");
 800a770:	4808      	ldr	r0, [pc, #32]	@ (800a794 <gyro_test_axis_enable+0x144>)
 800a772:	f7ff fabd 	bl	8009cf0 <i3g4250d_platform_print>
  return GYRO_OK;
 800a776:	2300      	movs	r3, #0
}
 800a778:	4618      	mov	r0, r3
 800a77a:	3770      	adds	r7, #112	@ 0x70
 800a77c:	46bd      	mov	sp, r7
 800a77e:	bd80      	pop	{r7, pc}
 800a780:	0800ce24 	.word	0x0800ce24
 800a784:	200002ec 	.word	0x200002ec
 800a788:	0800ce4c 	.word	0x0800ce4c
 800a78c:	0800ce84 	.word	0x0800ce84
 800a790:	0800cebc 	.word	0x0800cebc
 800a794:	0800cee4 	.word	0x0800cee4

0800a798 <gyro_test_high_pass_filter>:
  * @brief  Test High-Pass Filter
  *         Gsterir: Sinyal ileme, DC offset kaldrma
  * @retval gyro_error_t
  */
static gyro_error_t gyro_test_high_pass_filter(void)
{
 800a798:	b590      	push	{r4, r7, lr}
 800a79a:	b0a3      	sub	sp, #140	@ 0x8c
 800a79c:	af02      	add	r7, sp, #8
  char msg[100];
  i3g4250d_hpcf_t hp_cutoff;
  int16_t test_data[3];
  
  i3g4250d_platform_print("\r\n--- HIGH-PASS FILTER TEST ---\r\n");
 800a79e:	4832      	ldr	r0, [pc, #200]	@ (800a868 <gyro_test_high_pass_filter+0xd0>)
 800a7a0:	f7ff faa6 	bl	8009cf0 <i3g4250d_platform_print>
  
  // Test farkl HP cutoff frekanslar
  const i3g4250d_hpcf_t hp_levels[] = {
 800a7a4:	4a31      	ldr	r2, [pc, #196]	@ (800a86c <gyro_test_high_pass_filter+0xd4>)
 800a7a6:	f107 030c 	add.w	r3, r7, #12
 800a7aa:	6812      	ldr	r2, [r2, #0]
 800a7ac:	4611      	mov	r1, r2
 800a7ae:	8019      	strh	r1, [r3, #0]
 800a7b0:	3302      	adds	r3, #2
 800a7b2:	0c12      	lsrs	r2, r2, #16
 800a7b4:	701a      	strb	r2, [r3, #0]
    I3G4250D_HP_LEVEL_0,  // En dk cutoff
    I3G4250D_HP_LEVEL_5,  // Orta
    I3G4250D_HP_LEVEL_9   // En yksek cutoff
  };
  const char* hp_names[] = {"Level 0 (lowest)", "Level 5 (mid)", "Level 9 (highest)"};
 800a7b6:	4a2e      	ldr	r2, [pc, #184]	@ (800a870 <gyro_test_high_pass_filter+0xd8>)
 800a7b8:	463b      	mov	r3, r7
 800a7ba:	ca07      	ldmia	r2, {r0, r1, r2}
 800a7bc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  
  for (int i = 0; i < 3; i++) {
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a7c4:	e03a      	b.n	800a83c <gyro_test_high_pass_filter+0xa4>
    // HP bandwidth ayarla
    if (i3g4250d_hp_bandwidth_set(&gyro_ctx, hp_levels[i]) != 0) {
 800a7c6:	f107 020c 	add.w	r2, r7, #12
 800a7ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a7cc:	4413      	add	r3, r2
 800a7ce:	781b      	ldrb	r3, [r3, #0]
 800a7d0:	4619      	mov	r1, r3
 800a7d2:	4828      	ldr	r0, [pc, #160]	@ (800a874 <gyro_test_high_pass_filter+0xdc>)
 800a7d4:	f7fe fa39 	bl	8008c4a <i3g4250d_hp_bandwidth_set>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d002      	beq.n	800a7e4 <gyro_test_high_pass_filter+0x4c>
      return GYRO_ERR_SPI_COMM;
 800a7de:	f04f 33ff 	mov.w	r3, #4294967295
 800a7e2:	e03d      	b.n	800a860 <gyro_test_high_pass_filter+0xc8>
    }
    
    // Verify
    i3g4250d_hp_bandwidth_get(&gyro_ctx, &hp_cutoff);
 800a7e4:	f107 0317 	add.w	r3, r7, #23
 800a7e8:	4619      	mov	r1, r3
 800a7ea:	4822      	ldr	r0, [pc, #136]	@ (800a874 <gyro_test_high_pass_filter+0xdc>)
 800a7ec:	f7fe fa5a 	bl	8008ca4 <i3g4250d_hp_bandwidth_get>
    
    gyro_ctx.mdelay(50);
 800a7f0:	4b20      	ldr	r3, [pc, #128]	@ (800a874 <gyro_test_high_pass_filter+0xdc>)
 800a7f2:	689b      	ldr	r3, [r3, #8]
 800a7f4:	2032      	movs	r0, #50	@ 0x32
 800a7f6:	4798      	blx	r3
    gyro_read(test_data);
 800a7f8:	f107 0310 	add.w	r3, r7, #16
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	f7ff fafd 	bl	8009dfc <gyro_read>
    
    sprintf(msg, "HP %s: X=%d Y=%d Z=%d\r\n",
 800a802:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a804:	009b      	lsls	r3, r3, #2
 800a806:	3380      	adds	r3, #128	@ 0x80
 800a808:	443b      	add	r3, r7
 800a80a:	f853 2c80 	ldr.w	r2, [r3, #-128]
            hp_names[i], test_data[0], test_data[1], test_data[2]);
 800a80e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
    sprintf(msg, "HP %s: X=%d Y=%d Z=%d\r\n",
 800a812:	461c      	mov	r4, r3
            hp_names[i], test_data[0], test_data[1], test_data[2]);
 800a814:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a818:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
    sprintf(msg, "HP %s: X=%d Y=%d Z=%d\r\n",
 800a81c:	f107 0018 	add.w	r0, r7, #24
 800a820:	9101      	str	r1, [sp, #4]
 800a822:	9300      	str	r3, [sp, #0]
 800a824:	4623      	mov	r3, r4
 800a826:	4914      	ldr	r1, [pc, #80]	@ (800a878 <gyro_test_high_pass_filter+0xe0>)
 800a828:	f001 fc38 	bl	800c09c <siprintf>
    i3g4250d_platform_print(msg);
 800a82c:	f107 0318 	add.w	r3, r7, #24
 800a830:	4618      	mov	r0, r3
 800a832:	f7ff fa5d 	bl	8009cf0 <i3g4250d_platform_print>
  for (int i = 0; i < 3; i++) {
 800a836:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a838:	3301      	adds	r3, #1
 800a83a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a83c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a83e:	2b02      	cmp	r3, #2
 800a840:	ddc1      	ble.n	800a7c6 <gyro_test_high_pass_filter+0x2e>
  }
  
  // HP Mode test (Normal, Reference, Autoreset)
  i3g4250d_platform_print("HP Mode: Normal\r\n");
 800a842:	480e      	ldr	r0, [pc, #56]	@ (800a87c <gyro_test_high_pass_filter+0xe4>)
 800a844:	f7ff fa54 	bl	8009cf0 <i3g4250d_platform_print>
  i3g4250d_hp_mode_set(&gyro_ctx, I3G4250D_HP_NORMAL_MODE_WITH_RST);
 800a848:	2100      	movs	r1, #0
 800a84a:	480a      	ldr	r0, [pc, #40]	@ (800a874 <gyro_test_high_pass_filter+0xdc>)
 800a84c:	f7fe fa47 	bl	8008cde <i3g4250d_hp_mode_set>
  
  // Restore default
  i3g4250d_hp_bandwidth_set(&gyro_ctx, I3G4250D_HP_LEVEL_0);
 800a850:	2100      	movs	r1, #0
 800a852:	4808      	ldr	r0, [pc, #32]	@ (800a874 <gyro_test_high_pass_filter+0xdc>)
 800a854:	f7fe f9f9 	bl	8008c4a <i3g4250d_hp_bandwidth_set>
  
  i3g4250d_platform_print("HIGH-PASS FILTER TEST PASSED\r\n\r\n");
 800a858:	4809      	ldr	r0, [pc, #36]	@ (800a880 <gyro_test_high_pass_filter+0xe8>)
 800a85a:	f7ff fa49 	bl	8009cf0 <i3g4250d_platform_print>
  return GYRO_OK;
 800a85e:	2300      	movs	r3, #0
}
 800a860:	4618      	mov	r0, r3
 800a862:	3784      	adds	r7, #132	@ 0x84
 800a864:	46bd      	mov	sp, r7
 800a866:	bd90      	pop	{r4, r7, pc}
 800a868:	0800cf00 	.word	0x0800cf00
 800a86c:	0800cf74 	.word	0x0800cf74
 800a870:	0800cfb0 	.word	0x0800cfb0
 800a874:	200002ec 	.word	0x200002ec
 800a878:	0800cf24 	.word	0x0800cf24
 800a87c:	0800cf3c 	.word	0x0800cf3c
 800a880:	0800cf50 	.word	0x0800cf50

0800a884 <gyro_test_lp_bandwidth>:
  * @brief  Test Low-Pass Bandwidth
  *         Gsterir: Anti-aliasing, grlt azaltma
  * @retval gyro_error_t
  */
static gyro_error_t gyro_test_lp_bandwidth(void)
{
 800a884:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a886:	b0a7      	sub	sp, #156	@ 0x9c
 800a888:	af04      	add	r7, sp, #16
  char msg[100];
  i3g4250d_bw_t bw_read;
  int16_t test_data[3];
  
  const i3g4250d_bw_t bw_modes[] = {
 800a88a:	4b37      	ldr	r3, [pc, #220]	@ (800a968 <gyro_test_lp_bandwidth+0xe4>)
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	617b      	str	r3, [r7, #20]
    I3G4250D_CUT_OFF_LOW,
    I3G4250D_CUT_OFF_MEDIUM,
    I3G4250D_CUT_OFF_HIGH,
    I3G4250D_CUT_OFF_VERY_HIGH
  };
  const char* bw_names[] = {"LOW", "MEDIUM", "HIGH", "VERY_HIGH"};
 800a890:	4b36      	ldr	r3, [pc, #216]	@ (800a96c <gyro_test_lp_bandwidth+0xe8>)
 800a892:	1d3c      	adds	r4, r7, #4
 800a894:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a896:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  
  i3g4250d_platform_print("\r\n--- LOW-PASS BANDWIDTH TEST ---\r\n");
 800a89a:	4835      	ldr	r0, [pc, #212]	@ (800a970 <gyro_test_lp_bandwidth+0xec>)
 800a89c:	f7ff fa28 	bl	8009cf0 <i3g4250d_platform_print>
  
  for (int i = 0; i < 4; i++) {
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a8a6:	e04e      	b.n	800a946 <gyro_test_lp_bandwidth+0xc2>
    // Set bandwidth
    if (i3g4250d_lp_bandwidth_set(&gyro_ctx, bw_modes[i]) != 0) {
 800a8a8:	f107 0214 	add.w	r2, r7, #20
 800a8ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a8b0:	4413      	add	r3, r2
 800a8b2:	781b      	ldrb	r3, [r3, #0]
 800a8b4:	4619      	mov	r1, r3
 800a8b6:	482f      	ldr	r0, [pc, #188]	@ (800a974 <gyro_test_lp_bandwidth+0xf0>)
 800a8b8:	f7fe f97a 	bl	8008bb0 <i3g4250d_lp_bandwidth_set>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d002      	beq.n	800a8c8 <gyro_test_lp_bandwidth+0x44>
      return GYRO_ERR_SPI_COMM;
 800a8c2:	f04f 33ff 	mov.w	r3, #4294967295
 800a8c6:	e04a      	b.n	800a95e <gyro_test_lp_bandwidth+0xda>
    }
    
    // Verify
    i3g4250d_lp_bandwidth_get(&gyro_ctx, &bw_read);
 800a8c8:	f107 031f 	add.w	r3, r7, #31
 800a8cc:	4619      	mov	r1, r3
 800a8ce:	4829      	ldr	r0, [pc, #164]	@ (800a974 <gyro_test_lp_bandwidth+0xf0>)
 800a8d0:	f7fe f99d 	bl	8008c0e <i3g4250d_lp_bandwidth_get>
    
    gyro_ctx.mdelay(50);
 800a8d4:	4b27      	ldr	r3, [pc, #156]	@ (800a974 <gyro_test_lp_bandwidth+0xf0>)
 800a8d6:	689b      	ldr	r3, [r3, #8]
 800a8d8:	2032      	movs	r0, #50	@ 0x32
 800a8da:	4798      	blx	r3
    gyro_read(test_data);
 800a8dc:	f107 0318 	add.w	r3, r7, #24
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	f7ff fa8b 	bl	8009dfc <gyro_read>
    
    sprintf(msg, "LP BW %s: X=%d Y=%d Z=%d (verified: %s)\r\n",
 800a8e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a8ea:	009b      	lsls	r3, r3, #2
 800a8ec:	3388      	adds	r3, #136	@ 0x88
 800a8ee:	443b      	add	r3, r7
 800a8f0:	f853 1c84 	ldr.w	r1, [r3, #-132]
            bw_names[i], test_data[0], test_data[1], test_data[2],
 800a8f4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
    sprintf(msg, "LP BW %s: X=%d Y=%d Z=%d (verified: %s)\r\n",
 800a8f8:	461e      	mov	r6, r3
            bw_names[i], test_data[0], test_data[1], test_data[2],
 800a8fa:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
    sprintf(msg, "LP BW %s: X=%d Y=%d Z=%d (verified: %s)\r\n",
 800a8fe:	461c      	mov	r4, r3
            bw_names[i], test_data[0], test_data[1], test_data[2],
 800a900:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
    sprintf(msg, "LP BW %s: X=%d Y=%d Z=%d (verified: %s)\r\n",
 800a904:	461d      	mov	r5, r3
            (bw_read == bw_modes[i]) ? "OK" : "FAIL");
 800a906:	f107 0214 	add.w	r2, r7, #20
 800a90a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a90e:	4413      	add	r3, r2
 800a910:	781a      	ldrb	r2, [r3, #0]
 800a912:	7ffb      	ldrb	r3, [r7, #31]
    sprintf(msg, "LP BW %s: X=%d Y=%d Z=%d (verified: %s)\r\n",
 800a914:	429a      	cmp	r2, r3
 800a916:	d101      	bne.n	800a91c <gyro_test_lp_bandwidth+0x98>
 800a918:	4b17      	ldr	r3, [pc, #92]	@ (800a978 <gyro_test_lp_bandwidth+0xf4>)
 800a91a:	e000      	b.n	800a91e <gyro_test_lp_bandwidth+0x9a>
 800a91c:	4b17      	ldr	r3, [pc, #92]	@ (800a97c <gyro_test_lp_bandwidth+0xf8>)
 800a91e:	f107 0020 	add.w	r0, r7, #32
 800a922:	9302      	str	r3, [sp, #8]
 800a924:	9501      	str	r5, [sp, #4]
 800a926:	9400      	str	r4, [sp, #0]
 800a928:	4633      	mov	r3, r6
 800a92a:	460a      	mov	r2, r1
 800a92c:	4914      	ldr	r1, [pc, #80]	@ (800a980 <gyro_test_lp_bandwidth+0xfc>)
 800a92e:	f001 fbb5 	bl	800c09c <siprintf>
    i3g4250d_platform_print(msg);
 800a932:	f107 0320 	add.w	r3, r7, #32
 800a936:	4618      	mov	r0, r3
 800a938:	f7ff f9da 	bl	8009cf0 <i3g4250d_platform_print>
  for (int i = 0; i < 4; i++) {
 800a93c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a940:	3301      	adds	r3, #1
 800a942:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a946:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a94a:	2b03      	cmp	r3, #3
 800a94c:	ddac      	ble.n	800a8a8 <gyro_test_lp_bandwidth+0x24>
  }
  
  // Restore default
  i3g4250d_lp_bandwidth_set(&gyro_ctx, I3G4250D_CUT_OFF_LOW);
 800a94e:	2100      	movs	r1, #0
 800a950:	4808      	ldr	r0, [pc, #32]	@ (800a974 <gyro_test_lp_bandwidth+0xf0>)
 800a952:	f7fe f92d 	bl	8008bb0 <i3g4250d_lp_bandwidth_set>
  
  i3g4250d_platform_print("LOW-PASS BANDWIDTH TEST PASSED\r\n\r\n");
 800a956:	480b      	ldr	r0, [pc, #44]	@ (800a984 <gyro_test_lp_bandwidth+0x100>)
 800a958:	f7ff f9ca 	bl	8009cf0 <i3g4250d_platform_print>
  return GYRO_OK;
 800a95c:	2300      	movs	r3, #0
}
 800a95e:	4618      	mov	r0, r3
 800a960:	378c      	adds	r7, #140	@ 0x8c
 800a962:	46bd      	mov	sp, r7
 800a964:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a966:	bf00      	nop
 800a968:	0800ca54 	.word	0x0800ca54
 800a96c:	0800d050 	.word	0x0800d050
 800a970:	0800cfbc 	.word	0x0800cfbc
 800a974:	200002ec 	.word	0x200002ec
 800a978:	0800cc80 	.word	0x0800cc80
 800a97c:	0800cdd4 	.word	0x0800cdd4
 800a980:	0800cfe0 	.word	0x0800cfe0
 800a984:	0800d00c 	.word	0x0800d00c

0800a988 <gyro_test_fifo>:
  * @brief  Test FIFO functionality
  *         Gsterir: Batch veri okuma, CPU yk azaltma
  * @retval gyro_error_t
  */
static gyro_error_t gyro_test_fifo(void)
{
 800a988:	b590      	push	{r4, r7, lr}
 800a98a:	b0a1      	sub	sp, #132	@ 0x84
 800a98c:	af02      	add	r7, sp, #8
  char msg[100];
  uint8_t fifo_level, fifo_empty, fifo_ovr, fifo_wtm;
  i3g4250d_fifo_mode_t fifo_mode;
  
  i3g4250d_platform_print("\r\n--- FIFO TEST ---\r\n");
 800a98e:	4852      	ldr	r0, [pc, #328]	@ (800aad8 <gyro_test_fifo+0x150>)
 800a990:	f7ff f9ae 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 1. FIFO Enable
  if (i3g4250d_fifo_enable_set(&gyro_ctx, PROPERTY_ENABLE) != 0) {
 800a994:	2101      	movs	r1, #1
 800a996:	4851      	ldr	r0, [pc, #324]	@ (800aadc <gyro_test_fifo+0x154>)
 800a998:	f7fe fddc 	bl	8009554 <i3g4250d_fifo_enable_set>
 800a99c:	4603      	mov	r3, r0
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d002      	beq.n	800a9a8 <gyro_test_fifo+0x20>
    return GYRO_ERR_SPI_COMM;
 800a9a2:	f04f 33ff 	mov.w	r3, #4294967295
 800a9a6:	e093      	b.n	800aad0 <gyro_test_fifo+0x148>
  }
  i3g4250d_platform_print("FIFO Enabled\r\n");
 800a9a8:	484d      	ldr	r0, [pc, #308]	@ (800aae0 <gyro_test_fifo+0x158>)
 800a9aa:	f7ff f9a1 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 2. Set FIFO mode to FIFO (normal FIFO mode)
  if (i3g4250d_fifo_mode_set(&gyro_ctx, I3G4250D_FIFO_MODE) != 0) {
 800a9ae:	2101      	movs	r1, #1
 800a9b0:	484a      	ldr	r0, [pc, #296]	@ (800aadc <gyro_test_fifo+0x154>)
 800a9b2:	f7fe fe2a 	bl	800960a <i3g4250d_fifo_mode_set>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d002      	beq.n	800a9c2 <gyro_test_fifo+0x3a>
    return GYRO_ERR_SPI_COMM;
 800a9bc:	f04f 33ff 	mov.w	r3, #4294967295
 800a9c0:	e086      	b.n	800aad0 <gyro_test_fifo+0x148>
  }
  
  // Verify mode
  i3g4250d_fifo_mode_get(&gyro_ctx, &fifo_mode);
 800a9c2:	f107 030b 	add.w	r3, r7, #11
 800a9c6:	4619      	mov	r1, r3
 800a9c8:	4844      	ldr	r0, [pc, #272]	@ (800aadc <gyro_test_fifo+0x154>)
 800a9ca:	f7fe fe4a 	bl	8009662 <i3g4250d_fifo_mode_get>
  sprintf(msg, "FIFO Mode set to: %d (1=FIFO)\r\n", fifo_mode);
 800a9ce:	7afb      	ldrb	r3, [r7, #11]
 800a9d0:	461a      	mov	r2, r3
 800a9d2:	f107 0310 	add.w	r3, r7, #16
 800a9d6:	4943      	ldr	r1, [pc, #268]	@ (800aae4 <gyro_test_fifo+0x15c>)
 800a9d8:	4618      	mov	r0, r3
 800a9da:	f001 fb5f 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800a9de:	f107 0310 	add.w	r3, r7, #16
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	f7ff f984 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 3. Set watermark (threshold)
  if (i3g4250d_fifo_watermark_set(&gyro_ctx, 10) != 0) {
 800a9e8:	210a      	movs	r1, #10
 800a9ea:	483c      	ldr	r0, [pc, #240]	@ (800aadc <gyro_test_fifo+0x154>)
 800a9ec:	f7fe fde0 	bl	80095b0 <i3g4250d_fifo_watermark_set>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d002      	beq.n	800a9fc <gyro_test_fifo+0x74>
    return GYRO_ERR_SPI_COMM;
 800a9f6:	f04f 33ff 	mov.w	r3, #4294967295
 800a9fa:	e069      	b.n	800aad0 <gyro_test_fifo+0x148>
  }
  i3g4250d_platform_print("FIFO Watermark set to 10\r\n");
 800a9fc:	483a      	ldr	r0, [pc, #232]	@ (800aae8 <gyro_test_fifo+0x160>)
 800a9fe:	f7ff f977 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 4. Wait for FIFO to fill
  gyro_ctx.mdelay(200);  // 100Hz ODR  200ms  20 samples
 800aa02:	4b36      	ldr	r3, [pc, #216]	@ (800aadc <gyro_test_fifo+0x154>)
 800aa04:	689b      	ldr	r3, [r3, #8]
 800aa06:	20c8      	movs	r0, #200	@ 0xc8
 800aa08:	4798      	blx	r3
  
  // 5. Check FIFO status
  i3g4250d_fifo_data_level_get(&gyro_ctx, &fifo_level);
 800aa0a:	f107 030f 	add.w	r3, r7, #15
 800aa0e:	4619      	mov	r1, r3
 800aa10:	4832      	ldr	r0, [pc, #200]	@ (800aadc <gyro_test_fifo+0x154>)
 800aa12:	f7fe fe42 	bl	800969a <i3g4250d_fifo_data_level_get>
  i3g4250d_fifo_empty_flag_get(&gyro_ctx, &fifo_empty);
 800aa16:	f107 030e 	add.w	r3, r7, #14
 800aa1a:	4619      	mov	r1, r3
 800aa1c:	482f      	ldr	r0, [pc, #188]	@ (800aadc <gyro_test_fifo+0x154>)
 800aa1e:	f7fe fe59 	bl	80096d4 <i3g4250d_fifo_empty_flag_get>
  i3g4250d_fifo_ovr_flag_get(&gyro_ctx, &fifo_ovr);
 800aa22:	f107 030d 	add.w	r3, r7, #13
 800aa26:	4619      	mov	r1, r3
 800aa28:	482c      	ldr	r0, [pc, #176]	@ (800aadc <gyro_test_fifo+0x154>)
 800aa2a:	f7fe fe72 	bl	8009712 <i3g4250d_fifo_ovr_flag_get>
  i3g4250d_fifo_wtm_flag_get(&gyro_ctx, &fifo_wtm);
 800aa2e:	f107 030c 	add.w	r3, r7, #12
 800aa32:	4619      	mov	r1, r3
 800aa34:	4829      	ldr	r0, [pc, #164]	@ (800aadc <gyro_test_fifo+0x154>)
 800aa36:	f7fe fe8b 	bl	8009750 <i3g4250d_fifo_wtm_flag_get>
  
  sprintf(msg, "FIFO Status: Level=%d, Empty=%d, Overrun=%d, Watermark=%d\r\n",
 800aa3a:	7bfb      	ldrb	r3, [r7, #15]
 800aa3c:	4619      	mov	r1, r3
 800aa3e:	7bbb      	ldrb	r3, [r7, #14]
 800aa40:	461c      	mov	r4, r3
 800aa42:	7b7b      	ldrb	r3, [r7, #13]
 800aa44:	7b3a      	ldrb	r2, [r7, #12]
 800aa46:	f107 0010 	add.w	r0, r7, #16
 800aa4a:	9201      	str	r2, [sp, #4]
 800aa4c:	9300      	str	r3, [sp, #0]
 800aa4e:	4623      	mov	r3, r4
 800aa50:	460a      	mov	r2, r1
 800aa52:	4926      	ldr	r1, [pc, #152]	@ (800aaec <gyro_test_fifo+0x164>)
 800aa54:	f001 fb22 	bl	800c09c <siprintf>
          fifo_level, fifo_empty, fifo_ovr, fifo_wtm);
  i3g4250d_platform_print(msg);
 800aa58:	f107 0310 	add.w	r3, r7, #16
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	f7ff f947 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 6. Read FIFO samples
  int16_t fifo_data[3];
  int samples_read = 0;
 800aa62:	2300      	movs	r3, #0
 800aa64:	677b      	str	r3, [r7, #116]	@ 0x74
  while (fifo_level > 0 && samples_read < 5) {  // Read up to 5 samples
 800aa66:	e021      	b.n	800aaac <gyro_test_fifo+0x124>
    gyro_read(fifo_data);
 800aa68:	1d3b      	adds	r3, r7, #4
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	f7ff f9c6 	bl	8009dfc <gyro_read>
    sprintf(msg, "FIFO[%d]: X=%d Y=%d Z=%d\r\n",
            samples_read, fifo_data[0], fifo_data[1], fifo_data[2]);
 800aa70:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
    sprintf(msg, "FIFO[%d]: X=%d Y=%d Z=%d\r\n",
 800aa74:	4619      	mov	r1, r3
            samples_read, fifo_data[0], fifo_data[1], fifo_data[2]);
 800aa76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800aa7a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
    sprintf(msg, "FIFO[%d]: X=%d Y=%d Z=%d\r\n",
 800aa7e:	f107 0010 	add.w	r0, r7, #16
 800aa82:	9201      	str	r2, [sp, #4]
 800aa84:	9300      	str	r3, [sp, #0]
 800aa86:	460b      	mov	r3, r1
 800aa88:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800aa8a:	4919      	ldr	r1, [pc, #100]	@ (800aaf0 <gyro_test_fifo+0x168>)
 800aa8c:	f001 fb06 	bl	800c09c <siprintf>
    i3g4250d_platform_print(msg);
 800aa90:	f107 0310 	add.w	r3, r7, #16
 800aa94:	4618      	mov	r0, r3
 800aa96:	f7ff f92b 	bl	8009cf0 <i3g4250d_platform_print>
    samples_read++;
 800aa9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aa9c:	3301      	adds	r3, #1
 800aa9e:	677b      	str	r3, [r7, #116]	@ 0x74
    i3g4250d_fifo_data_level_get(&gyro_ctx, &fifo_level);
 800aaa0:	f107 030f 	add.w	r3, r7, #15
 800aaa4:	4619      	mov	r1, r3
 800aaa6:	480d      	ldr	r0, [pc, #52]	@ (800aadc <gyro_test_fifo+0x154>)
 800aaa8:	f7fe fdf7 	bl	800969a <i3g4250d_fifo_data_level_get>
  while (fifo_level > 0 && samples_read < 5) {  // Read up to 5 samples
 800aaac:	7bfb      	ldrb	r3, [r7, #15]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d002      	beq.n	800aab8 <gyro_test_fifo+0x130>
 800aab2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aab4:	2b04      	cmp	r3, #4
 800aab6:	ddd7      	ble.n	800aa68 <gyro_test_fifo+0xe0>
  }
  
  // 7. Set to Bypass mode (disable FIFO)
  i3g4250d_fifo_mode_set(&gyro_ctx, I3G4250D_FIFO_BYPASS_MODE);
 800aab8:	2100      	movs	r1, #0
 800aaba:	4808      	ldr	r0, [pc, #32]	@ (800aadc <gyro_test_fifo+0x154>)
 800aabc:	f7fe fda5 	bl	800960a <i3g4250d_fifo_mode_set>
  i3g4250d_fifo_enable_set(&gyro_ctx, PROPERTY_DISABLE);
 800aac0:	2100      	movs	r1, #0
 800aac2:	4806      	ldr	r0, [pc, #24]	@ (800aadc <gyro_test_fifo+0x154>)
 800aac4:	f7fe fd46 	bl	8009554 <i3g4250d_fifo_enable_set>
  
  i3g4250d_platform_print("FIFO TEST PASSED\r\n\r\n");
 800aac8:	480a      	ldr	r0, [pc, #40]	@ (800aaf4 <gyro_test_fifo+0x16c>)
 800aaca:	f7ff f911 	bl	8009cf0 <i3g4250d_platform_print>
  return GYRO_OK;
 800aace:	2300      	movs	r3, #0
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	377c      	adds	r7, #124	@ 0x7c
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd90      	pop	{r4, r7, pc}
 800aad8:	0800d060 	.word	0x0800d060
 800aadc:	200002ec 	.word	0x200002ec
 800aae0:	0800d078 	.word	0x0800d078
 800aae4:	0800d088 	.word	0x0800d088
 800aae8:	0800d0a8 	.word	0x0800d0a8
 800aaec:	0800d0c4 	.word	0x0800d0c4
 800aaf0:	0800d100 	.word	0x0800d100
 800aaf4:	0800d11c 	.word	0x0800d11c

0800aaf8 <gyro_test_data_format>:
  * @brief  Test Data Format (Big/Little Endian)
  *         Gsterir: Cross-platform uyumluluk
  * @retval gyro_error_t
  */
static gyro_error_t gyro_test_data_format(void)
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b096      	sub	sp, #88	@ 0x58
 800aafc:	af00      	add	r7, sp, #0
  char msg[80];
  i3g4250d_ble_t ble_mode;
  
  i3g4250d_platform_print("\r\n--- DATA FORMAT TEST ---\r\n");
 800aafe:	4821      	ldr	r0, [pc, #132]	@ (800ab84 <gyro_test_data_format+0x8c>)
 800ab00:	f7ff f8f6 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 1. Little Endian (LSB first - default)
  i3g4250d_data_format_set(&gyro_ctx, I3G4250D_AUX_LSB_AT_LOW_ADD);
 800ab04:	2100      	movs	r1, #0
 800ab06:	4820      	ldr	r0, [pc, #128]	@ (800ab88 <gyro_test_data_format+0x90>)
 800ab08:	f7fd ffbb 	bl	8008a82 <i3g4250d_data_format_set>
  i3g4250d_data_format_get(&gyro_ctx, &ble_mode);
 800ab0c:	1dfb      	adds	r3, r7, #7
 800ab0e:	4619      	mov	r1, r3
 800ab10:	481d      	ldr	r0, [pc, #116]	@ (800ab88 <gyro_test_data_format+0x90>)
 800ab12:	f7fd ffe4 	bl	8008ade <i3g4250d_data_format_get>
  sprintf(msg, "Little Endian: %s\r\n", 
          (ble_mode == I3G4250D_AUX_LSB_AT_LOW_ADD) ? "OK" : "FAIL");
 800ab16:	79fb      	ldrb	r3, [r7, #7]
  sprintf(msg, "Little Endian: %s\r\n", 
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d101      	bne.n	800ab20 <gyro_test_data_format+0x28>
 800ab1c:	4a1b      	ldr	r2, [pc, #108]	@ (800ab8c <gyro_test_data_format+0x94>)
 800ab1e:	e000      	b.n	800ab22 <gyro_test_data_format+0x2a>
 800ab20:	4a1b      	ldr	r2, [pc, #108]	@ (800ab90 <gyro_test_data_format+0x98>)
 800ab22:	f107 0308 	add.w	r3, r7, #8
 800ab26:	491b      	ldr	r1, [pc, #108]	@ (800ab94 <gyro_test_data_format+0x9c>)
 800ab28:	4618      	mov	r0, r3
 800ab2a:	f001 fab7 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800ab2e:	f107 0308 	add.w	r3, r7, #8
 800ab32:	4618      	mov	r0, r3
 800ab34:	f7ff f8dc 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 2. Big Endian (MSB first)
  i3g4250d_data_format_set(&gyro_ctx, I3G4250D_AUX_MSB_AT_LOW_ADD);
 800ab38:	2101      	movs	r1, #1
 800ab3a:	4813      	ldr	r0, [pc, #76]	@ (800ab88 <gyro_test_data_format+0x90>)
 800ab3c:	f7fd ffa1 	bl	8008a82 <i3g4250d_data_format_set>
  i3g4250d_data_format_get(&gyro_ctx, &ble_mode);
 800ab40:	1dfb      	adds	r3, r7, #7
 800ab42:	4619      	mov	r1, r3
 800ab44:	4810      	ldr	r0, [pc, #64]	@ (800ab88 <gyro_test_data_format+0x90>)
 800ab46:	f7fd ffca 	bl	8008ade <i3g4250d_data_format_get>
  sprintf(msg, "Big Endian: %s\r\n", 
          (ble_mode == I3G4250D_AUX_MSB_AT_LOW_ADD) ? "OK" : "FAIL");
 800ab4a:	79fb      	ldrb	r3, [r7, #7]
  sprintf(msg, "Big Endian: %s\r\n", 
 800ab4c:	2b01      	cmp	r3, #1
 800ab4e:	d101      	bne.n	800ab54 <gyro_test_data_format+0x5c>
 800ab50:	4a0e      	ldr	r2, [pc, #56]	@ (800ab8c <gyro_test_data_format+0x94>)
 800ab52:	e000      	b.n	800ab56 <gyro_test_data_format+0x5e>
 800ab54:	4a0e      	ldr	r2, [pc, #56]	@ (800ab90 <gyro_test_data_format+0x98>)
 800ab56:	f107 0308 	add.w	r3, r7, #8
 800ab5a:	490f      	ldr	r1, [pc, #60]	@ (800ab98 <gyro_test_data_format+0xa0>)
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	f001 fa9d 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800ab62:	f107 0308 	add.w	r3, r7, #8
 800ab66:	4618      	mov	r0, r3
 800ab68:	f7ff f8c2 	bl	8009cf0 <i3g4250d_platform_print>
  
  // Restore default (Little Endian)
  i3g4250d_data_format_set(&gyro_ctx, I3G4250D_AUX_LSB_AT_LOW_ADD);
 800ab6c:	2100      	movs	r1, #0
 800ab6e:	4806      	ldr	r0, [pc, #24]	@ (800ab88 <gyro_test_data_format+0x90>)
 800ab70:	f7fd ff87 	bl	8008a82 <i3g4250d_data_format_set>
  
  i3g4250d_platform_print("DATA FORMAT TEST PASSED\r\n\r\n");
 800ab74:	4809      	ldr	r0, [pc, #36]	@ (800ab9c <gyro_test_data_format+0xa4>)
 800ab76:	f7ff f8bb 	bl	8009cf0 <i3g4250d_platform_print>
  return GYRO_OK;
 800ab7a:	2300      	movs	r3, #0
}
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	3758      	adds	r7, #88	@ 0x58
 800ab80:	46bd      	mov	sp, r7
 800ab82:	bd80      	pop	{r7, pc}
 800ab84:	0800d134 	.word	0x0800d134
 800ab88:	200002ec 	.word	0x200002ec
 800ab8c:	0800cc80 	.word	0x0800cc80
 800ab90:	0800cdd4 	.word	0x0800cdd4
 800ab94:	0800d154 	.word	0x0800d154
 800ab98:	0800d168 	.word	0x0800d168
 800ab9c:	0800d17c 	.word	0x0800d17c

0800aba0 <gyro_test_boot>:
  * @brief  Test Boot/Reboot Memory
  *         Gsterir: Factory reset, register reload
  * @retval gyro_error_t
  */
static gyro_error_t gyro_test_boot(void)
{
 800aba0:	b580      	push	{r7, lr}
 800aba2:	b096      	sub	sp, #88	@ 0x58
 800aba4:	af00      	add	r7, sp, #0
  char msg[80];
  uint8_t boot_status;
  
  i3g4250d_platform_print("\r\n--- BOOT/REBOOT TEST ---\r\n");
 800aba6:	481b      	ldr	r0, [pc, #108]	@ (800ac14 <gyro_test_boot+0x74>)
 800aba8:	f7ff f8a2 	bl	8009cf0 <i3g4250d_platform_print>
  
  // Trigger boot (reload trimming parameters)
  i3g4250d_boot_set(&gyro_ctx, PROPERTY_ENABLE);
 800abac:	2101      	movs	r1, #1
 800abae:	481a      	ldr	r0, [pc, #104]	@ (800ac18 <gyro_test_boot+0x78>)
 800abb0:	f7fd ffb4 	bl	8008b1c <i3g4250d_boot_set>
  
  // Check boot status
  i3g4250d_boot_get(&gyro_ctx, &boot_status);
 800abb4:	1dfb      	adds	r3, r7, #7
 800abb6:	4619      	mov	r1, r3
 800abb8:	4817      	ldr	r0, [pc, #92]	@ (800ac18 <gyro_test_boot+0x78>)
 800abba:	f7fd ffdd 	bl	8008b78 <i3g4250d_boot_get>
  sprintf(msg, "Boot triggered, status: %d\r\n", boot_status);
 800abbe:	79fb      	ldrb	r3, [r7, #7]
 800abc0:	461a      	mov	r2, r3
 800abc2:	f107 0308 	add.w	r3, r7, #8
 800abc6:	4915      	ldr	r1, [pc, #84]	@ (800ac1c <gyro_test_boot+0x7c>)
 800abc8:	4618      	mov	r0, r3
 800abca:	f001 fa67 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800abce:	f107 0308 	add.w	r3, r7, #8
 800abd2:	4618      	mov	r0, r3
 800abd4:	f7ff f88c 	bl	8009cf0 <i3g4250d_platform_print>
  
  // Wait for boot to complete
  gyro_ctx.mdelay(50);
 800abd8:	4b0f      	ldr	r3, [pc, #60]	@ (800ac18 <gyro_test_boot+0x78>)
 800abda:	689b      	ldr	r3, [r3, #8]
 800abdc:	2032      	movs	r0, #50	@ 0x32
 800abde:	4798      	blx	r3
  
  i3g4250d_boot_get(&gyro_ctx, &boot_status);
 800abe0:	1dfb      	adds	r3, r7, #7
 800abe2:	4619      	mov	r1, r3
 800abe4:	480c      	ldr	r0, [pc, #48]	@ (800ac18 <gyro_test_boot+0x78>)
 800abe6:	f7fd ffc7 	bl	8008b78 <i3g4250d_boot_get>
  sprintf(msg, "Boot complete, status: %d (should be 0)\r\n", boot_status);
 800abea:	79fb      	ldrb	r3, [r7, #7]
 800abec:	461a      	mov	r2, r3
 800abee:	f107 0308 	add.w	r3, r7, #8
 800abf2:	490b      	ldr	r1, [pc, #44]	@ (800ac20 <gyro_test_boot+0x80>)
 800abf4:	4618      	mov	r0, r3
 800abf6:	f001 fa51 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800abfa:	f107 0308 	add.w	r3, r7, #8
 800abfe:	4618      	mov	r0, r3
 800ac00:	f7ff f876 	bl	8009cf0 <i3g4250d_platform_print>
  
  i3g4250d_platform_print("BOOT TEST PASSED\r\n\r\n");
 800ac04:	4807      	ldr	r0, [pc, #28]	@ (800ac24 <gyro_test_boot+0x84>)
 800ac06:	f7ff f873 	bl	8009cf0 <i3g4250d_platform_print>
  return GYRO_OK;
 800ac0a:	2300      	movs	r3, #0
}
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	3758      	adds	r7, #88	@ 0x58
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}
 800ac14:	0800d198 	.word	0x0800d198
 800ac18:	200002ec 	.word	0x200002ec
 800ac1c:	0800d1b8 	.word	0x0800d1b8
 800ac20:	0800d1d8 	.word	0x0800d1d8
 800ac24:	0800d204 	.word	0x0800d204

0800ac28 <gyro_test_temperature>:
  * @brief  Test Temperature Sensor
  *         Gsterir: Ortam scakl izleme
  * @retval gyro_error_t
  */
static gyro_error_t gyro_test_temperature(void)
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b09a      	sub	sp, #104	@ 0x68
 800ac2c:	af02      	add	r7, sp, #8
  char msg[80];
  uint8_t temp_raw_val;
  int temp_c;
  
  i3g4250d_platform_print("\r\n--- TEMPERATURE TEST ---\r\n");
 800ac2e:	4820      	ldr	r0, [pc, #128]	@ (800acb0 <gyro_test_temperature+0x88>)
 800ac30:	f7ff f85e 	bl	8009cf0 <i3g4250d_platform_print>
  
  // Read multiple 
  for (int i = 0; i < 3; i++) {
 800ac34:	2300      	movs	r3, #0
 800ac36:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ac38:	e02f      	b.n	800ac9a <gyro_test_temperature+0x72>
    if (i3g4250d_temperature_raw_get(&gyro_ctx, &temp_raw_val) != 0) {
 800ac3a:	1dfb      	adds	r3, r7, #7
 800ac3c:	4619      	mov	r1, r3
 800ac3e:	481d      	ldr	r0, [pc, #116]	@ (800acb4 <gyro_test_temperature+0x8c>)
 800ac40:	f7fd fe63 	bl	800890a <i3g4250d_temperature_raw_get>
 800ac44:	4603      	mov	r3, r0
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d002      	beq.n	800ac50 <gyro_test_temperature+0x28>
      return GYRO_ERR_TEMP_READ;
 800ac4a:	f06f 0308 	mvn.w	r3, #8
 800ac4e:	e02b      	b.n	800aca8 <gyro_test_temperature+0x80>
    }
    
    temp_c = i3g4250d_from_lsb_to_celsius((int8_t)temp_raw_val);
 800ac50:	79fb      	ldrb	r3, [r7, #7]
 800ac52:	b25b      	sxtb	r3, r3
 800ac54:	4618      	mov	r0, r3
 800ac56:	f7fd fd41 	bl	80086dc <i3g4250d_from_lsb_to_celsius>
 800ac5a:	eef0 7a40 	vmov.f32	s15, s0
 800ac5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ac62:	ee17 3a90 	vmov	r3, s15
 800ac66:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    sprintf(msg, "Temp Sample %d: Raw=%d -> %d C\r\n",
 800ac68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ac6a:	1c5a      	adds	r2, r3, #1
            i+1, (int8_t)temp_raw_val, temp_c);
 800ac6c:	79fb      	ldrb	r3, [r7, #7]
 800ac6e:	b25b      	sxtb	r3, r3
    sprintf(msg, "Temp Sample %d: Raw=%d -> %d C\r\n",
 800ac70:	4619      	mov	r1, r3
 800ac72:	f107 0008 	add.w	r0, r7, #8
 800ac76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ac78:	9300      	str	r3, [sp, #0]
 800ac7a:	460b      	mov	r3, r1
 800ac7c:	490e      	ldr	r1, [pc, #56]	@ (800acb8 <gyro_test_temperature+0x90>)
 800ac7e:	f001 fa0d 	bl	800c09c <siprintf>
    i3g4250d_platform_print(msg);
 800ac82:	f107 0308 	add.w	r3, r7, #8
 800ac86:	4618      	mov	r0, r3
 800ac88:	f7ff f832 	bl	8009cf0 <i3g4250d_platform_print>
    
    gyro_ctx.mdelay(100);
 800ac8c:	4b09      	ldr	r3, [pc, #36]	@ (800acb4 <gyro_test_temperature+0x8c>)
 800ac8e:	689b      	ldr	r3, [r3, #8]
 800ac90:	2064      	movs	r0, #100	@ 0x64
 800ac92:	4798      	blx	r3
  for (int i = 0; i < 3; i++) {
 800ac94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ac96:	3301      	adds	r3, #1
 800ac98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ac9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ac9c:	2b02      	cmp	r3, #2
 800ac9e:	ddcc      	ble.n	800ac3a <gyro_test_temperature+0x12>
  }
  
  i3g4250d_platform_print("TEMPERATURE TEST PASSED\r\n\r\n");
 800aca0:	4806      	ldr	r0, [pc, #24]	@ (800acbc <gyro_test_temperature+0x94>)
 800aca2:	f7ff f825 	bl	8009cf0 <i3g4250d_platform_print>
  return GYRO_OK;
 800aca6:	2300      	movs	r3, #0
}
 800aca8:	4618      	mov	r0, r3
 800acaa:	3760      	adds	r7, #96	@ 0x60
 800acac:	46bd      	mov	sp, r7
 800acae:	bd80      	pop	{r7, pc}
 800acb0:	0800d21c 	.word	0x0800d21c
 800acb4:	200002ec 	.word	0x200002ec
 800acb8:	0800d23c 	.word	0x0800d23c
 800acbc:	0800d260 	.word	0x0800d260

0800acc0 <gyro_test_spi_mode>:
  * @brief  Test SPI Mode (3-wire / 4-wire)
  *         Gsterir: Interface flexibility, farkl balant seenekleri
  * @retval gyro_error_t
  */
static gyro_error_t gyro_test_spi_mode(void)
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b096      	sub	sp, #88	@ 0x58
 800acc4:	af00      	add	r7, sp, #0
  char msg[80];
  i3g4250d_sim_t spi_mode;
  
  i3g4250d_platform_print("\r\n--- SPI MODE TEST ---\r\n");
 800acc6:	4813      	ldr	r0, [pc, #76]	@ (800ad14 <gyro_test_spi_mode+0x54>)
 800acc8:	f7ff f812 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 1. Read current mode (should be 4-wire)
  i3g4250d_spi_mode_get(&gyro_ctx, &spi_mode);
 800accc:	1dfb      	adds	r3, r7, #7
 800acce:	4619      	mov	r1, r3
 800acd0:	4811      	ldr	r0, [pc, #68]	@ (800ad18 <gyro_test_spi_mode+0x58>)
 800acd2:	f7fe f916 	bl	8008f02 <i3g4250d_spi_mode_get>
  sprintf(msg, "Current SPI Mode: %s\r\n", 
          (spi_mode == I3G4250D_SPI_4_WIRE) ? "4-wire" : "3-wire");
 800acd6:	79fb      	ldrb	r3, [r7, #7]
  sprintf(msg, "Current SPI Mode: %s\r\n", 
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d101      	bne.n	800ace0 <gyro_test_spi_mode+0x20>
 800acdc:	4a0f      	ldr	r2, [pc, #60]	@ (800ad1c <gyro_test_spi_mode+0x5c>)
 800acde:	e000      	b.n	800ace2 <gyro_test_spi_mode+0x22>
 800ace0:	4a0f      	ldr	r2, [pc, #60]	@ (800ad20 <gyro_test_spi_mode+0x60>)
 800ace2:	f107 0308 	add.w	r3, r7, #8
 800ace6:	490f      	ldr	r1, [pc, #60]	@ (800ad24 <gyro_test_spi_mode+0x64>)
 800ace8:	4618      	mov	r0, r3
 800acea:	f001 f9d7 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800acee:	f107 0308 	add.w	r3, r7, #8
 800acf2:	4618      	mov	r0, r3
 800acf4:	f7fe fffc 	bl	8009cf0 <i3g4250d_platform_print>
  
  // NOT: 3-wire moduna gei yapmyoruz nk donanm 4-wire bal
  // Sadece register okuma/yazma test ediyoruz
  
  // 2. Verify 4-wire mode is default
  if (spi_mode != I3G4250D_SPI_4_WIRE) {
 800acf8:	79fb      	ldrb	r3, [r7, #7]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d002      	beq.n	800ad04 <gyro_test_spi_mode+0x44>
    i3g4250d_platform_print("WARNING: SPI mode not 4-wire!\r\n");
 800acfe:	480a      	ldr	r0, [pc, #40]	@ (800ad28 <gyro_test_spi_mode+0x68>)
 800ad00:	f7fe fff6 	bl	8009cf0 <i3g4250d_platform_print>
  }
  
  i3g4250d_platform_print("SPI MODE TEST PASSED (4-wire verified)\r\n\r\n");
 800ad04:	4809      	ldr	r0, [pc, #36]	@ (800ad2c <gyro_test_spi_mode+0x6c>)
 800ad06:	f7fe fff3 	bl	8009cf0 <i3g4250d_platform_print>
  return GYRO_OK;
 800ad0a:	2300      	movs	r3, #0
}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	3758      	adds	r7, #88	@ 0x58
 800ad10:	46bd      	mov	sp, r7
 800ad12:	bd80      	pop	{r7, pc}
 800ad14:	0800d27c 	.word	0x0800d27c
 800ad18:	200002ec 	.word	0x200002ec
 800ad1c:	0800d298 	.word	0x0800d298
 800ad20:	0800d2a0 	.word	0x0800d2a0
 800ad24:	0800d2a8 	.word	0x0800d2a8
 800ad28:	0800d2c0 	.word	0x0800d2c0
 800ad2c:	0800d2e0 	.word	0x0800d2e0

0800ad30 <gyro_test_filter_path>:
  * @brief  Test Filter Path Selection
  *         Gsterir: Output veri yolu konfigrasyonu (LPF1, LPF2, HP)
  * @retval gyro_error_t
  */
static gyro_error_t gyro_test_filter_path(void)
{
 800ad30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad32:	b0a7      	sub	sp, #156	@ 0x9c
 800ad34:	af04      	add	r7, sp, #16
  char msg[100];
  i3g4250d_out_sel_t filter_path;
  int16_t test_data[3];
  
  const i3g4250d_out_sel_t paths[] = {
 800ad36:	4b37      	ldr	r3, [pc, #220]	@ (800ae14 <gyro_test_filter_path+0xe4>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	617b      	str	r3, [r7, #20]
    I3G4250D_ONLY_LPF1_ON_OUT,           // 0: LPF1 only
    I3G4250D_LPF1_LPF2_ON_OUT,      // 1: LPF1 + LPF2
    I3G4250D_LPF1_HP_ON_OUT,        // 4: LPF1 + HP
    I3G4250D_LPF1_HP_LPF2_ON_OUT    // 5: LPF1 + LPF2 + HP
  };
  const char* path_names[] = {
 800ad3c:	4b36      	ldr	r3, [pc, #216]	@ (800ae18 <gyro_test_filter_path+0xe8>)
 800ad3e:	1d3c      	adds	r4, r7, #4
 800ad40:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ad42:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    "LPF1+LPF2",
    "LPF1+HP",
    "LPF1+LPF2+HP"
  };
  
  i3g4250d_platform_print("\r\n--- FILTER PATH TEST ---\r\n");
 800ad46:	4835      	ldr	r0, [pc, #212]	@ (800ae1c <gyro_test_filter_path+0xec>)
 800ad48:	f7fe ffd2 	bl	8009cf0 <i3g4250d_platform_print>
  
  for (int i = 0; i < 4; i++) {
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ad52:	e04e      	b.n	800adf2 <gyro_test_filter_path+0xc2>
    // Set filter path
    if (i3g4250d_filter_path_set(&gyro_ctx, paths[i]) != 0) {
 800ad54:	f107 0214 	add.w	r2, r7, #20
 800ad58:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ad5c:	4413      	add	r3, r2
 800ad5e:	781b      	ldrb	r3, [r3, #0]
 800ad60:	4619      	mov	r1, r3
 800ad62:	482f      	ldr	r0, [pc, #188]	@ (800ae20 <gyro_test_filter_path+0xf0>)
 800ad64:	f7fd ffea 	bl	8008d3c <i3g4250d_filter_path_set>
 800ad68:	4603      	mov	r3, r0
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d002      	beq.n	800ad74 <gyro_test_filter_path+0x44>
      return GYRO_ERR_SPI_COMM;
 800ad6e:	f04f 33ff 	mov.w	r3, #4294967295
 800ad72:	e04a      	b.n	800ae0a <gyro_test_filter_path+0xda>
    }
    
    // Verify
    i3g4250d_filter_path_get(&gyro_ctx, &filter_path);
 800ad74:	f107 031f 	add.w	r3, r7, #31
 800ad78:	4619      	mov	r1, r3
 800ad7a:	4829      	ldr	r0, [pc, #164]	@ (800ae20 <gyro_test_filter_path+0xf0>)
 800ad7c:	f7fe f815 	bl	8008daa <i3g4250d_filter_path_get>
    
    gyro_ctx.mdelay(50);
 800ad80:	4b27      	ldr	r3, [pc, #156]	@ (800ae20 <gyro_test_filter_path+0xf0>)
 800ad82:	689b      	ldr	r3, [r3, #8]
 800ad84:	2032      	movs	r0, #50	@ 0x32
 800ad86:	4798      	blx	r3
    gyro_read(test_data);
 800ad88:	f107 0318 	add.w	r3, r7, #24
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	f7ff f835 	bl	8009dfc <gyro_read>
    
    sprintf(msg, "Path %s: X=%d Y=%d Z=%d (%s)\r\n",
 800ad92:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ad96:	009b      	lsls	r3, r3, #2
 800ad98:	3388      	adds	r3, #136	@ 0x88
 800ad9a:	443b      	add	r3, r7
 800ad9c:	f853 1c84 	ldr.w	r1, [r3, #-132]
            path_names[i], test_data[0], test_data[1], test_data[2],
 800ada0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
    sprintf(msg, "Path %s: X=%d Y=%d Z=%d (%s)\r\n",
 800ada4:	461e      	mov	r6, r3
            path_names[i], test_data[0], test_data[1], test_data[2],
 800ada6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
    sprintf(msg, "Path %s: X=%d Y=%d Z=%d (%s)\r\n",
 800adaa:	461c      	mov	r4, r3
            path_names[i], test_data[0], test_data[1], test_data[2],
 800adac:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
    sprintf(msg, "Path %s: X=%d Y=%d Z=%d (%s)\r\n",
 800adb0:	461d      	mov	r5, r3
            (filter_path == paths[i]) ? "OK" : "FAIL");
 800adb2:	f107 0214 	add.w	r2, r7, #20
 800adb6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800adba:	4413      	add	r3, r2
 800adbc:	781a      	ldrb	r2, [r3, #0]
 800adbe:	7ffb      	ldrb	r3, [r7, #31]
    sprintf(msg, "Path %s: X=%d Y=%d Z=%d (%s)\r\n",
 800adc0:	429a      	cmp	r2, r3
 800adc2:	d101      	bne.n	800adc8 <gyro_test_filter_path+0x98>
 800adc4:	4b17      	ldr	r3, [pc, #92]	@ (800ae24 <gyro_test_filter_path+0xf4>)
 800adc6:	e000      	b.n	800adca <gyro_test_filter_path+0x9a>
 800adc8:	4b17      	ldr	r3, [pc, #92]	@ (800ae28 <gyro_test_filter_path+0xf8>)
 800adca:	f107 0020 	add.w	r0, r7, #32
 800adce:	9302      	str	r3, [sp, #8]
 800add0:	9501      	str	r5, [sp, #4]
 800add2:	9400      	str	r4, [sp, #0]
 800add4:	4633      	mov	r3, r6
 800add6:	460a      	mov	r2, r1
 800add8:	4914      	ldr	r1, [pc, #80]	@ (800ae2c <gyro_test_filter_path+0xfc>)
 800adda:	f001 f95f 	bl	800c09c <siprintf>
    i3g4250d_platform_print(msg);
 800adde:	f107 0320 	add.w	r3, r7, #32
 800ade2:	4618      	mov	r0, r3
 800ade4:	f7fe ff84 	bl	8009cf0 <i3g4250d_platform_print>
  for (int i = 0; i < 4; i++) {
 800ade8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800adec:	3301      	adds	r3, #1
 800adee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800adf2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800adf6:	2b03      	cmp	r3, #3
 800adf8:	ddac      	ble.n	800ad54 <gyro_test_filter_path+0x24>
  }
  
  // Restore default
  i3g4250d_filter_path_set(&gyro_ctx, I3G4250D_ONLY_LPF1_ON_OUT);
 800adfa:	2100      	movs	r1, #0
 800adfc:	4808      	ldr	r0, [pc, #32]	@ (800ae20 <gyro_test_filter_path+0xf0>)
 800adfe:	f7fd ff9d 	bl	8008d3c <i3g4250d_filter_path_set>
  
  i3g4250d_platform_print("FILTER PATH TEST PASSED\r\n\r\n");
 800ae02:	480b      	ldr	r0, [pc, #44]	@ (800ae30 <gyro_test_filter_path+0x100>)
 800ae04:	f7fe ff74 	bl	8009cf0 <i3g4250d_platform_print>
  return GYRO_OK;
 800ae08:	2300      	movs	r3, #0
}
 800ae0a:	4618      	mov	r0, r3
 800ae0c:	378c      	adds	r7, #140	@ 0x8c
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae12:	bf00      	nop
 800ae14:	0800d368 	.word	0x0800d368
 800ae18:	0800d39c 	.word	0x0800d39c
 800ae1c:	0800d30c 	.word	0x0800d30c
 800ae20:	200002ec 	.word	0x200002ec
 800ae24:	0800cc80 	.word	0x0800cc80
 800ae28:	0800cdd4 	.word	0x0800cdd4
 800ae2c:	0800d32c 	.word	0x0800d32c
 800ae30:	0800d34c 	.word	0x0800d34c

0800ae34 <gyro_test_hp_reference>:
  * @brief  Test HP Reference Value
  *         Gsterir: High-pass filter referans deeri ayar
  * @retval gyro_error_t
  */
static gyro_error_t gyro_test_hp_reference(void)
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b098      	sub	sp, #96	@ 0x60
 800ae38:	af00      	add	r7, sp, #0
  char msg[80];
  uint8_t ref_val;
  
  i3g4250d_platform_print("\r\n--- HP REFERENCE TEST ---\r\n");
 800ae3a:	4824      	ldr	r0, [pc, #144]	@ (800aecc <gyro_test_hp_reference+0x98>)
 800ae3c:	f7fe ff58 	bl	8009cf0 <i3g4250d_platform_print>
  
  // Test different reference values
  const uint8_t test_refs[] = {0x00, 0x40, 0x80, 0xFF};
 800ae40:	4b23      	ldr	r3, [pc, #140]	@ (800aed0 <gyro_test_hp_reference+0x9c>)
 800ae42:	607b      	str	r3, [r7, #4]
  
  for (int i = 0; i < 4; i++) {
 800ae44:	2300      	movs	r3, #0
 800ae46:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ae48:	e030      	b.n	800aeac <gyro_test_hp_reference+0x78>
    // Set reference
    if (i3g4250d_hp_reference_value_set(&gyro_ctx, test_refs[i]) != 0) {
 800ae4a:	1d3a      	adds	r2, r7, #4
 800ae4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ae4e:	4413      	add	r3, r2
 800ae50:	781b      	ldrb	r3, [r3, #0]
 800ae52:	4619      	mov	r1, r3
 800ae54:	481f      	ldr	r0, [pc, #124]	@ (800aed4 <gyro_test_hp_reference+0xa0>)
 800ae56:	f7fe f831 	bl	8008ebc <i3g4250d_hp_reference_value_set>
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d002      	beq.n	800ae66 <gyro_test_hp_reference+0x32>
      return GYRO_ERR_SPI_COMM;
 800ae60:	f04f 33ff 	mov.w	r3, #4294967295
 800ae64:	e02d      	b.n	800aec2 <gyro_test_hp_reference+0x8e>
    }
    
    // Verify
    i3g4250d_hp_reference_value_get(&gyro_ctx, &ref_val);
 800ae66:	f107 030b 	add.w	r3, r7, #11
 800ae6a:	4619      	mov	r1, r3
 800ae6c:	4819      	ldr	r0, [pc, #100]	@ (800aed4 <gyro_test_hp_reference+0xa0>)
 800ae6e:	f7fe f837 	bl	8008ee0 <i3g4250d_hp_reference_value_get>
    
    sprintf(msg, "HP Reference 0x%02X: %s\r\n", 
            test_refs[i], (ref_val == test_refs[i]) ? "OK" : "FAIL");
 800ae72:	1d3a      	adds	r2, r7, #4
 800ae74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ae76:	4413      	add	r3, r2
 800ae78:	781b      	ldrb	r3, [r3, #0]
    sprintf(msg, "HP Reference 0x%02X: %s\r\n", 
 800ae7a:	4619      	mov	r1, r3
            test_refs[i], (ref_val == test_refs[i]) ? "OK" : "FAIL");
 800ae7c:	1d3a      	adds	r2, r7, #4
 800ae7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ae80:	4413      	add	r3, r2
 800ae82:	781a      	ldrb	r2, [r3, #0]
 800ae84:	7afb      	ldrb	r3, [r7, #11]
    sprintf(msg, "HP Reference 0x%02X: %s\r\n", 
 800ae86:	429a      	cmp	r2, r3
 800ae88:	d101      	bne.n	800ae8e <gyro_test_hp_reference+0x5a>
 800ae8a:	4b13      	ldr	r3, [pc, #76]	@ (800aed8 <gyro_test_hp_reference+0xa4>)
 800ae8c:	e000      	b.n	800ae90 <gyro_test_hp_reference+0x5c>
 800ae8e:	4b13      	ldr	r3, [pc, #76]	@ (800aedc <gyro_test_hp_reference+0xa8>)
 800ae90:	f107 000c 	add.w	r0, r7, #12
 800ae94:	460a      	mov	r2, r1
 800ae96:	4912      	ldr	r1, [pc, #72]	@ (800aee0 <gyro_test_hp_reference+0xac>)
 800ae98:	f001 f900 	bl	800c09c <siprintf>
    i3g4250d_platform_print(msg);
 800ae9c:	f107 030c 	add.w	r3, r7, #12
 800aea0:	4618      	mov	r0, r3
 800aea2:	f7fe ff25 	bl	8009cf0 <i3g4250d_platform_print>
  for (int i = 0; i < 4; i++) {
 800aea6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aea8:	3301      	adds	r3, #1
 800aeaa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800aeac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aeae:	2b03      	cmp	r3, #3
 800aeb0:	ddcb      	ble.n	800ae4a <gyro_test_hp_reference+0x16>
  }
  
  // Restore default
  i3g4250d_hp_reference_value_set(&gyro_ctx, 0x00);
 800aeb2:	2100      	movs	r1, #0
 800aeb4:	4807      	ldr	r0, [pc, #28]	@ (800aed4 <gyro_test_hp_reference+0xa0>)
 800aeb6:	f7fe f801 	bl	8008ebc <i3g4250d_hp_reference_value_set>
  
  i3g4250d_platform_print("HP REFERENCE TEST PASSED\r\n\r\n");
 800aeba:	480a      	ldr	r0, [pc, #40]	@ (800aee4 <gyro_test_hp_reference+0xb0>)
 800aebc:	f7fe ff18 	bl	8009cf0 <i3g4250d_platform_print>
  return GYRO_OK;
 800aec0:	2300      	movs	r3, #0
}
 800aec2:	4618      	mov	r0, r3
 800aec4:	3760      	adds	r7, #96	@ 0x60
 800aec6:	46bd      	mov	sp, r7
 800aec8:	bd80      	pop	{r7, pc}
 800aeca:	bf00      	nop
 800aecc:	0800d3ac 	.word	0x0800d3ac
 800aed0:	ff804000 	.word	0xff804000
 800aed4:	200002ec 	.word	0x200002ec
 800aed8:	0800cc80 	.word	0x0800cc80
 800aedc:	0800cdd4 	.word	0x0800cdd4
 800aee0:	0800d3cc 	.word	0x0800d3cc
 800aee4:	0800d3e8 	.word	0x0800d3e8

0800aee8 <gyro_test_interrupt_pins>:
  * @brief  Test Interrupt Pin Configuration
  *         Gsterir: INT1/INT2 pin routing, polarity, mode
  * @retval gyro_error_t
  */
static gyro_error_t gyro_test_interrupt_pins(void)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b09a      	sub	sp, #104	@ 0x68
 800aeec:	af00      	add	r7, sp, #0
  i3g4250d_int1_route_t int1_route;
  i3g4250d_int2_route_t int2_route;
  i3g4250d_pp_od_t pin_mode;
  i3g4250d_h_lactive_t polarity;
  
  i3g4250d_platform_print("\r\n--- INTERRUPT PIN TEST ---\r\n");
 800aeee:	483b      	ldr	r0, [pc, #236]	@ (800afdc <gyro_test_interrupt_pins+0xf4>)
 800aef0:	f7fe fefe 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 1. Test INT1 routing (interrupt enable on INT1)
  i3g4250d_pin_int1_route_set(&gyro_ctx, I3G4250D_INT1_ROUTE_INT1);
 800aef4:	2180      	movs	r1, #128	@ 0x80
 800aef6:	483a      	ldr	r0, [pc, #232]	@ (800afe0 <gyro_test_interrupt_pins+0xf8>)
 800aef8:	f7fe f820 	bl	8008f3c <i3g4250d_pin_int1_route_set>
  i3g4250d_pin_int1_route_get(&gyro_ctx, &int1_route);
 800aefc:	1cfb      	adds	r3, r7, #3
 800aefe:	4619      	mov	r1, r3
 800af00:	4837      	ldr	r0, [pc, #220]	@ (800afe0 <gyro_test_interrupt_pins+0xf8>)
 800af02:	f7fe f848 	bl	8008f96 <i3g4250d_pin_int1_route_get>
  sprintf(msg, "INT1 Route (INT1 enabled): %s\r\n",
          (int1_route & I3G4250D_INT1_ROUTE_INT1) ? "OK" : "FAIL");
 800af06:	78fb      	ldrb	r3, [r7, #3]
 800af08:	b25b      	sxtb	r3, r3
  sprintf(msg, "INT1 Route (INT1 enabled): %s\r\n",
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	da01      	bge.n	800af12 <gyro_test_interrupt_pins+0x2a>
 800af0e:	4a35      	ldr	r2, [pc, #212]	@ (800afe4 <gyro_test_interrupt_pins+0xfc>)
 800af10:	e000      	b.n	800af14 <gyro_test_interrupt_pins+0x2c>
 800af12:	4a35      	ldr	r2, [pc, #212]	@ (800afe8 <gyro_test_interrupt_pins+0x100>)
 800af14:	1d3b      	adds	r3, r7, #4
 800af16:	4935      	ldr	r1, [pc, #212]	@ (800afec <gyro_test_interrupt_pins+0x104>)
 800af18:	4618      	mov	r0, r3
 800af1a:	f001 f8bf 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800af1e:	1d3b      	adds	r3, r7, #4
 800af20:	4618      	mov	r0, r3
 800af22:	f7fe fee5 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 2. Test INT2 routing (DRDY on INT2)
  i3g4250d_pin_int2_route_set(&gyro_ctx, I3G4250D_INT2_ROUTE_DRDY);
 800af26:	2108      	movs	r1, #8
 800af28:	482d      	ldr	r0, [pc, #180]	@ (800afe0 <gyro_test_interrupt_pins+0xf8>)
 800af2a:	f7fe f851 	bl	8008fd0 <i3g4250d_pin_int2_route_set>
  i3g4250d_pin_int2_route_get(&gyro_ctx, &int2_route);
 800af2e:	1cbb      	adds	r3, r7, #2
 800af30:	4619      	mov	r1, r3
 800af32:	482b      	ldr	r0, [pc, #172]	@ (800afe0 <gyro_test_interrupt_pins+0xf8>)
 800af34:	f7fe f879 	bl	800902a <i3g4250d_pin_int2_route_get>
  sprintf(msg, "INT2 Route (DRDY enabled): %s\r\n",
          (int2_route & I3G4250D_INT2_ROUTE_DRDY) ? "OK" : "FAIL");
 800af38:	78bb      	ldrb	r3, [r7, #2]
 800af3a:	f003 0308 	and.w	r3, r3, #8
  sprintf(msg, "INT2 Route (DRDY enabled): %s\r\n",
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d001      	beq.n	800af46 <gyro_test_interrupt_pins+0x5e>
 800af42:	4a28      	ldr	r2, [pc, #160]	@ (800afe4 <gyro_test_interrupt_pins+0xfc>)
 800af44:	e000      	b.n	800af48 <gyro_test_interrupt_pins+0x60>
 800af46:	4a28      	ldr	r2, [pc, #160]	@ (800afe8 <gyro_test_interrupt_pins+0x100>)
 800af48:	1d3b      	adds	r3, r7, #4
 800af4a:	4929      	ldr	r1, [pc, #164]	@ (800aff0 <gyro_test_interrupt_pins+0x108>)
 800af4c:	4618      	mov	r0, r3
 800af4e:	f001 f8a5 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800af52:	1d3b      	adds	r3, r7, #4
 800af54:	4618      	mov	r0, r3
 800af56:	f7fe fecb 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 3. Test pin mode (Push-Pull vs Open-Drain)
  i3g4250d_pin_mode_set(&gyro_ctx, I3G4250D_PUSH_PULL);
 800af5a:	2100      	movs	r1, #0
 800af5c:	4820      	ldr	r0, [pc, #128]	@ (800afe0 <gyro_test_interrupt_pins+0xf8>)
 800af5e:	f7fe f881 	bl	8009064 <i3g4250d_pin_mode_set>
  i3g4250d_pin_mode_get(&gyro_ctx, &pin_mode);
 800af62:	1c7b      	adds	r3, r7, #1
 800af64:	4619      	mov	r1, r3
 800af66:	481e      	ldr	r0, [pc, #120]	@ (800afe0 <gyro_test_interrupt_pins+0xf8>)
 800af68:	f7fe f8aa 	bl	80090c0 <i3g4250d_pin_mode_get>
  sprintf(msg, "Pin Mode (Push-Pull): %s\r\n",
          (pin_mode == I3G4250D_PUSH_PULL) ? "OK" : "FAIL");
 800af6c:	787b      	ldrb	r3, [r7, #1]
  sprintf(msg, "Pin Mode (Push-Pull): %s\r\n",
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d101      	bne.n	800af76 <gyro_test_interrupt_pins+0x8e>
 800af72:	4a1c      	ldr	r2, [pc, #112]	@ (800afe4 <gyro_test_interrupt_pins+0xfc>)
 800af74:	e000      	b.n	800af78 <gyro_test_interrupt_pins+0x90>
 800af76:	4a1c      	ldr	r2, [pc, #112]	@ (800afe8 <gyro_test_interrupt_pins+0x100>)
 800af78:	1d3b      	adds	r3, r7, #4
 800af7a:	491e      	ldr	r1, [pc, #120]	@ (800aff4 <gyro_test_interrupt_pins+0x10c>)
 800af7c:	4618      	mov	r0, r3
 800af7e:	f001 f88d 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800af82:	1d3b      	adds	r3, r7, #4
 800af84:	4618      	mov	r0, r3
 800af86:	f7fe feb3 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 4. Test polarity (Active High vs Active Low)
  i3g4250d_pin_polarity_set(&gyro_ctx, I3G4250D_ACTIVE_HIGH);
 800af8a:	2100      	movs	r1, #0
 800af8c:	4814      	ldr	r0, [pc, #80]	@ (800afe0 <gyro_test_interrupt_pins+0xf8>)
 800af8e:	f7fe f8b6 	bl	80090fe <i3g4250d_pin_polarity_set>
  i3g4250d_pin_polarity_get(&gyro_ctx, &polarity);
 800af92:	463b      	mov	r3, r7
 800af94:	4619      	mov	r1, r3
 800af96:	4812      	ldr	r0, [pc, #72]	@ (800afe0 <gyro_test_interrupt_pins+0xf8>)
 800af98:	f7fe f8df 	bl	800915a <i3g4250d_pin_polarity_get>
  sprintf(msg, "Pin Polarity (Active High): %s\r\n",
          (polarity == I3G4250D_ACTIVE_HIGH) ? "OK" : "FAIL");
 800af9c:	783b      	ldrb	r3, [r7, #0]
  sprintf(msg, "Pin Polarity (Active High): %s\r\n",
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d101      	bne.n	800afa6 <gyro_test_interrupt_pins+0xbe>
 800afa2:	4a10      	ldr	r2, [pc, #64]	@ (800afe4 <gyro_test_interrupt_pins+0xfc>)
 800afa4:	e000      	b.n	800afa8 <gyro_test_interrupt_pins+0xc0>
 800afa6:	4a10      	ldr	r2, [pc, #64]	@ (800afe8 <gyro_test_interrupt_pins+0x100>)
 800afa8:	1d3b      	adds	r3, r7, #4
 800afaa:	4913      	ldr	r1, [pc, #76]	@ (800aff8 <gyro_test_interrupt_pins+0x110>)
 800afac:	4618      	mov	r0, r3
 800afae:	f001 f875 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800afb2:	1d3b      	adds	r3, r7, #4
 800afb4:	4618      	mov	r0, r3
 800afb6:	f7fe fe9b 	bl	8009cf0 <i3g4250d_platform_print>
  
  // Disable interrupts after test
  i3g4250d_pin_int1_route_set(&gyro_ctx, 0);
 800afba:	2100      	movs	r1, #0
 800afbc:	4808      	ldr	r0, [pc, #32]	@ (800afe0 <gyro_test_interrupt_pins+0xf8>)
 800afbe:	f7fd ffbd 	bl	8008f3c <i3g4250d_pin_int1_route_set>
  i3g4250d_pin_int2_route_set(&gyro_ctx, 0);
 800afc2:	2100      	movs	r1, #0
 800afc4:	4806      	ldr	r0, [pc, #24]	@ (800afe0 <gyro_test_interrupt_pins+0xf8>)
 800afc6:	f7fe f803 	bl	8008fd0 <i3g4250d_pin_int2_route_set>
  
  i3g4250d_platform_print("INTERRUPT PIN TEST PASSED\r\n\r\n");
 800afca:	480c      	ldr	r0, [pc, #48]	@ (800affc <gyro_test_interrupt_pins+0x114>)
 800afcc:	f7fe fe90 	bl	8009cf0 <i3g4250d_platform_print>
  return GYRO_OK;
 800afd0:	2300      	movs	r3, #0
}
 800afd2:	4618      	mov	r0, r3
 800afd4:	3768      	adds	r7, #104	@ 0x68
 800afd6:	46bd      	mov	sp, r7
 800afd8:	bd80      	pop	{r7, pc}
 800afda:	bf00      	nop
 800afdc:	0800d408 	.word	0x0800d408
 800afe0:	200002ec 	.word	0x200002ec
 800afe4:	0800cc80 	.word	0x0800cc80
 800afe8:	0800cdd4 	.word	0x0800cdd4
 800afec:	0800d428 	.word	0x0800d428
 800aff0:	0800d448 	.word	0x0800d448
 800aff4:	0800d468 	.word	0x0800d468
 800aff8:	0800d484 	.word	0x0800d484
 800affc:	0800d4a8 	.word	0x0800d4a8

0800b000 <gyro_test_int_notification>:
  * @brief  Test Interrupt Notification Mode
  *         Gsterir: Latched vs Pulsed interrupt behavior
  * @retval gyro_error_t
  */
static gyro_error_t gyro_test_int_notification(void)
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b096      	sub	sp, #88	@ 0x58
 800b004:	af00      	add	r7, sp, #0
  char msg[80];
  i3g4250d_lir_t lir_mode;
  
  i3g4250d_platform_print("\r\n--- INT NOTIFICATION TEST ---\r\n");
 800b006:	481f      	ldr	r0, [pc, #124]	@ (800b084 <gyro_test_int_notification+0x84>)
 800b008:	f7fe fe72 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 1. Test Latched mode
  i3g4250d_int_notification_set(&gyro_ctx, I3G4250D_INT_LATCHED);
 800b00c:	2101      	movs	r1, #1
 800b00e:	481e      	ldr	r0, [pc, #120]	@ (800b088 <gyro_test_int_notification+0x88>)
 800b010:	f7fe f8c2 	bl	8009198 <i3g4250d_int_notification_set>
  i3g4250d_int_notification_get(&gyro_ctx, &lir_mode);
 800b014:	1dfb      	adds	r3, r7, #7
 800b016:	4619      	mov	r1, r3
 800b018:	481b      	ldr	r0, [pc, #108]	@ (800b088 <gyro_test_int_notification+0x88>)
 800b01a:	f7fe f8eb 	bl	80091f4 <i3g4250d_int_notification_get>
  sprintf(msg, "Latched Mode: %s\r\n",
          (lir_mode == I3G4250D_INT_LATCHED) ? "OK" : "FAIL");
 800b01e:	79fb      	ldrb	r3, [r7, #7]
  sprintf(msg, "Latched Mode: %s\r\n",
 800b020:	2b01      	cmp	r3, #1
 800b022:	d101      	bne.n	800b028 <gyro_test_int_notification+0x28>
 800b024:	4a19      	ldr	r2, [pc, #100]	@ (800b08c <gyro_test_int_notification+0x8c>)
 800b026:	e000      	b.n	800b02a <gyro_test_int_notification+0x2a>
 800b028:	4a19      	ldr	r2, [pc, #100]	@ (800b090 <gyro_test_int_notification+0x90>)
 800b02a:	f107 0308 	add.w	r3, r7, #8
 800b02e:	4919      	ldr	r1, [pc, #100]	@ (800b094 <gyro_test_int_notification+0x94>)
 800b030:	4618      	mov	r0, r3
 800b032:	f001 f833 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800b036:	f107 0308 	add.w	r3, r7, #8
 800b03a:	4618      	mov	r0, r3
 800b03c:	f7fe fe58 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 2. Test Pulsed mode
  i3g4250d_int_notification_set(&gyro_ctx, I3G4250D_INT_PULSED);
 800b040:	2100      	movs	r1, #0
 800b042:	4811      	ldr	r0, [pc, #68]	@ (800b088 <gyro_test_int_notification+0x88>)
 800b044:	f7fe f8a8 	bl	8009198 <i3g4250d_int_notification_set>
  i3g4250d_int_notification_get(&gyro_ctx, &lir_mode);
 800b048:	1dfb      	adds	r3, r7, #7
 800b04a:	4619      	mov	r1, r3
 800b04c:	480e      	ldr	r0, [pc, #56]	@ (800b088 <gyro_test_int_notification+0x88>)
 800b04e:	f7fe f8d1 	bl	80091f4 <i3g4250d_int_notification_get>
  sprintf(msg, "Pulsed Mode: %s\r\n",
          (lir_mode == I3G4250D_INT_PULSED) ? "OK" : "FAIL");
 800b052:	79fb      	ldrb	r3, [r7, #7]
  sprintf(msg, "Pulsed Mode: %s\r\n",
 800b054:	2b00      	cmp	r3, #0
 800b056:	d101      	bne.n	800b05c <gyro_test_int_notification+0x5c>
 800b058:	4a0c      	ldr	r2, [pc, #48]	@ (800b08c <gyro_test_int_notification+0x8c>)
 800b05a:	e000      	b.n	800b05e <gyro_test_int_notification+0x5e>
 800b05c:	4a0c      	ldr	r2, [pc, #48]	@ (800b090 <gyro_test_int_notification+0x90>)
 800b05e:	f107 0308 	add.w	r3, r7, #8
 800b062:	490d      	ldr	r1, [pc, #52]	@ (800b098 <gyro_test_int_notification+0x98>)
 800b064:	4618      	mov	r0, r3
 800b066:	f001 f819 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800b06a:	f107 0308 	add.w	r3, r7, #8
 800b06e:	4618      	mov	r0, r3
 800b070:	f7fe fe3e 	bl	8009cf0 <i3g4250d_platform_print>
  
  i3g4250d_platform_print("INT NOTIFICATION TEST PASSED\r\n\r\n");
 800b074:	4809      	ldr	r0, [pc, #36]	@ (800b09c <gyro_test_int_notification+0x9c>)
 800b076:	f7fe fe3b 	bl	8009cf0 <i3g4250d_platform_print>
  return GYRO_OK;
 800b07a:	2300      	movs	r3, #0
}
 800b07c:	4618      	mov	r0, r3
 800b07e:	3758      	adds	r7, #88	@ 0x58
 800b080:	46bd      	mov	sp, r7
 800b082:	bd80      	pop	{r7, pc}
 800b084:	0800d4c8 	.word	0x0800d4c8
 800b088:	200002ec 	.word	0x200002ec
 800b08c:	0800cc80 	.word	0x0800cc80
 800b090:	0800cdd4 	.word	0x0800cdd4
 800b094:	0800d4ec 	.word	0x0800d4ec
 800b098:	0800d500 	.word	0x0800d500
 800b09c:	0800d514 	.word	0x0800d514

0800b0a0 <gyro_test_threshold_interrupt>:
  * @brief  Test Threshold Interrupt Configuration
  *         Gsterir: Eik deeri tabanl kesme oluturma
  * @retval gyro_error_t
  */
static gyro_error_t gyro_test_threshold_interrupt(void)
{
 800b0a0:	b590      	push	{r4, r7, lr}
 800b0a2:	b09f      	sub	sp, #124	@ 0x7c
 800b0a4:	af02      	add	r7, sp, #8
  char msg[100];
  uint16_t thresh_x, thresh_y, thresh_z;
  i3g4250d_int1_src_t int_src;
  
  i3g4250d_platform_print("\r\n--- THRESHOLD INTERRUPT TEST ---\r\n");
 800b0a6:	4839      	ldr	r0, [pc, #228]	@ (800b18c <gyro_test_threshold_interrupt+0xec>)
 800b0a8:	f7fe fe22 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 1. Set thresholds for each axis (15-bit value, max ~32767)
  uint16_t test_threshold = 1000;  // Test threshold value
 800b0ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b0b0:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  
  i3g4250d_int_x_threshold_set(&gyro_ctx, test_threshold);
 800b0b4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b0b8:	4619      	mov	r1, r3
 800b0ba:	4835      	ldr	r0, [pc, #212]	@ (800b190 <gyro_test_threshold_interrupt+0xf0>)
 800b0bc:	f7fe f8f8 	bl	80092b0 <i3g4250d_int_x_threshold_set>
  i3g4250d_int_y_threshold_set(&gyro_ctx, test_threshold);
 800b0c0:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b0c4:	4619      	mov	r1, r3
 800b0c6:	4832      	ldr	r0, [pc, #200]	@ (800b190 <gyro_test_threshold_interrupt+0xf0>)
 800b0c8:	f7fe f94f 	bl	800936a <i3g4250d_int_y_threshold_set>
  i3g4250d_int_z_threshold_set(&gyro_ctx, test_threshold);
 800b0cc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b0d0:	4619      	mov	r1, r3
 800b0d2:	482f      	ldr	r0, [pc, #188]	@ (800b190 <gyro_test_threshold_interrupt+0xf0>)
 800b0d4:	f7fe f9a6 	bl	8009424 <i3g4250d_int_z_threshold_set>
  
  // 2. Verify thresholds
  i3g4250d_int_x_threshold_get(&gyro_ctx, &thresh_x);
 800b0d8:	1dbb      	adds	r3, r7, #6
 800b0da:	4619      	mov	r1, r3
 800b0dc:	482c      	ldr	r0, [pc, #176]	@ (800b190 <gyro_test_threshold_interrupt+0xf0>)
 800b0de:	f7fe f912 	bl	8009306 <i3g4250d_int_x_threshold_get>
  i3g4250d_int_y_threshold_get(&gyro_ctx, &thresh_y);
 800b0e2:	1d3b      	adds	r3, r7, #4
 800b0e4:	4619      	mov	r1, r3
 800b0e6:	482a      	ldr	r0, [pc, #168]	@ (800b190 <gyro_test_threshold_interrupt+0xf0>)
 800b0e8:	f7fe f96a 	bl	80093c0 <i3g4250d_int_y_threshold_get>
  i3g4250d_int_z_threshold_get(&gyro_ctx, &thresh_z);
 800b0ec:	1cbb      	adds	r3, r7, #2
 800b0ee:	4619      	mov	r1, r3
 800b0f0:	4827      	ldr	r0, [pc, #156]	@ (800b190 <gyro_test_threshold_interrupt+0xf0>)
 800b0f2:	f7fe f9c2 	bl	800947a <i3g4250d_int_z_threshold_get>
  
  sprintf(msg, "Thresholds set: X=%d Y=%d Z=%d (expected %d)\r\n",
 800b0f6:	88fb      	ldrh	r3, [r7, #6]
 800b0f8:	4619      	mov	r1, r3
 800b0fa:	88bb      	ldrh	r3, [r7, #4]
 800b0fc:	461c      	mov	r4, r3
 800b0fe:	887b      	ldrh	r3, [r7, #2]
 800b100:	461a      	mov	r2, r3
 800b102:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b106:	f107 0008 	add.w	r0, r7, #8
 800b10a:	9301      	str	r3, [sp, #4]
 800b10c:	9200      	str	r2, [sp, #0]
 800b10e:	4623      	mov	r3, r4
 800b110:	460a      	mov	r2, r1
 800b112:	4920      	ldr	r1, [pc, #128]	@ (800b194 <gyro_test_threshold_interrupt+0xf4>)
 800b114:	f000 ffc2 	bl	800c09c <siprintf>
          thresh_x, thresh_y, thresh_z, test_threshold);
  i3g4250d_platform_print(msg);
 800b118:	f107 0308 	add.w	r3, r7, #8
 800b11c:	4618      	mov	r0, r3
 800b11e:	f7fe fde7 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 3. Read interrupt source register
  i3g4250d_int_on_threshold_src_get(&gyro_ctx, &int_src);
 800b122:	1c7b      	adds	r3, r7, #1
 800b124:	4619      	mov	r1, r3
 800b126:	481a      	ldr	r0, [pc, #104]	@ (800b190 <gyro_test_threshold_interrupt+0xf0>)
 800b128:	f7fe f8b1 	bl	800928e <i3g4250d_int_on_threshold_src_get>
  sprintf(msg, "INT1_SRC Register: 0x%02X\r\n", *(uint8_t*)&int_src);
 800b12c:	1c7b      	adds	r3, r7, #1
 800b12e:	781b      	ldrb	r3, [r3, #0]
 800b130:	461a      	mov	r2, r3
 800b132:	f107 0308 	add.w	r3, r7, #8
 800b136:	4918      	ldr	r1, [pc, #96]	@ (800b198 <gyro_test_threshold_interrupt+0xf8>)
 800b138:	4618      	mov	r0, r3
 800b13a:	f000 ffaf 	bl	800c09c <siprintf>
  i3g4250d_platform_print(msg);
 800b13e:	f107 0308 	add.w	r3, r7, #8
 800b142:	4618      	mov	r0, r3
 800b144:	f7fe fdd4 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 4. Test threshold mode (AND/OR combination)
  i3g4250d_int_on_threshold_mode_set(&gyro_ctx, I3G4250D_INT1_ON_TH_OR);
 800b148:	2100      	movs	r1, #0
 800b14a:	4811      	ldr	r0, [pc, #68]	@ (800b190 <gyro_test_threshold_interrupt+0xf0>)
 800b14c:	f7fe f871 	bl	8009232 <i3g4250d_int_on_threshold_mode_set>
  i3g4250d_platform_print("Threshold Mode: OR\r\n");
 800b150:	4812      	ldr	r0, [pc, #72]	@ (800b19c <gyro_test_threshold_interrupt+0xfc>)
 800b152:	f7fe fdcd 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 5. Test threshold duration
  i3g4250d_int_on_threshold_dur_set(&gyro_ctx, 10); // 10 samples
 800b156:	210a      	movs	r1, #10
 800b158:	480d      	ldr	r0, [pc, #52]	@ (800b190 <gyro_test_threshold_interrupt+0xf0>)
 800b15a:	f7fe f9c0 	bl	80094de <i3g4250d_int_on_threshold_dur_set>
  i3g4250d_platform_print("Threshold Duration: 10 samples, WAIT enabled\r\n");
 800b15e:	4810      	ldr	r0, [pc, #64]	@ (800b1a0 <gyro_test_threshold_interrupt+0x100>)
 800b160:	f7fe fdc6 	bl	8009cf0 <i3g4250d_platform_print>
  
  // Clear thresholds after test
  i3g4250d_int_x_threshold_set(&gyro_ctx, 0);
 800b164:	2100      	movs	r1, #0
 800b166:	480a      	ldr	r0, [pc, #40]	@ (800b190 <gyro_test_threshold_interrupt+0xf0>)
 800b168:	f7fe f8a2 	bl	80092b0 <i3g4250d_int_x_threshold_set>
  i3g4250d_int_y_threshold_set(&gyro_ctx, 0);
 800b16c:	2100      	movs	r1, #0
 800b16e:	4808      	ldr	r0, [pc, #32]	@ (800b190 <gyro_test_threshold_interrupt+0xf0>)
 800b170:	f7fe f8fb 	bl	800936a <i3g4250d_int_y_threshold_set>
  i3g4250d_int_z_threshold_set(&gyro_ctx, 0);
 800b174:	2100      	movs	r1, #0
 800b176:	4806      	ldr	r0, [pc, #24]	@ (800b190 <gyro_test_threshold_interrupt+0xf0>)
 800b178:	f7fe f954 	bl	8009424 <i3g4250d_int_z_threshold_set>
  
  i3g4250d_platform_print("THRESHOLD INTERRUPT TEST PASSED\r\n\r\n");
 800b17c:	4809      	ldr	r0, [pc, #36]	@ (800b1a4 <gyro_test_threshold_interrupt+0x104>)
 800b17e:	f7fe fdb7 	bl	8009cf0 <i3g4250d_platform_print>
  return GYRO_OK;
 800b182:	2300      	movs	r3, #0
}
 800b184:	4618      	mov	r0, r3
 800b186:	3774      	adds	r7, #116	@ 0x74
 800b188:	46bd      	mov	sp, r7
 800b18a:	bd90      	pop	{r4, r7, pc}
 800b18c:	0800d538 	.word	0x0800d538
 800b190:	200002ec 	.word	0x200002ec
 800b194:	0800d560 	.word	0x0800d560
 800b198:	0800d590 	.word	0x0800d590
 800b19c:	0800d5ac 	.word	0x0800d5ac
 800b1a0:	0800d5c4 	.word	0x0800d5c4
 800b1a4:	0800d5f4 	.word	0x0800d5f4

0800b1a8 <gyro_test_filter_path_internal>:
  * @brief  Test Internal Filter Path (for interrupt generator)
  *         Gsterir: Interrupt generator iin filter seimi
  * @retval gyro_error_t
  */
static gyro_error_t gyro_test_filter_path_internal(void)
{
 800b1a8:	b590      	push	{r4, r7, lr}
 800b1aa:	b0a1      	sub	sp, #132	@ 0x84
 800b1ac:	af00      	add	r7, sp, #0
  char msg[100];
  i3g4250d_int1_sel_t int1_sel;
  
  const i3g4250d_int1_sel_t paths[] = {
 800b1ae:	4b28      	ldr	r3, [pc, #160]	@ (800b250 <gyro_test_filter_path_internal+0xa8>)
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	613b      	str	r3, [r7, #16]
    I3G4250D_ONLY_LPF1_ON_INT,
    I3G4250D_LPF1_LPF2_ON_INT,
    I3G4250D_LPF1_HP_ON_INT,
    I3G4250D_LPF1_HP_LPF2_ON_INT
  };
  const char* path_names[] = {
 800b1b4:	4b27      	ldr	r3, [pc, #156]	@ (800b254 <gyro_test_filter_path_internal+0xac>)
 800b1b6:	463c      	mov	r4, r7
 800b1b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b1ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    "LPF1+LPF2",
    "LPF1+HP",
    "LPF1+LPF2+HP"
  };
  
  i3g4250d_platform_print("\r\n--- INTERNAL FILTER PATH TEST ---\r\n");
 800b1be:	4826      	ldr	r0, [pc, #152]	@ (800b258 <gyro_test_filter_path_internal+0xb0>)
 800b1c0:	f7fe fd96 	bl	8009cf0 <i3g4250d_platform_print>
  
  for (int i = 0; i < 4; i++) {
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b1c8:	e033      	b.n	800b232 <gyro_test_filter_path_internal+0x8a>
    // Set internal filter path
    if (i3g4250d_filter_path_internal_set(&gyro_ctx, paths[i]) != 0) {
 800b1ca:	f107 0210 	add.w	r2, r7, #16
 800b1ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b1d0:	4413      	add	r3, r2
 800b1d2:	781b      	ldrb	r3, [r3, #0]
 800b1d4:	4619      	mov	r1, r3
 800b1d6:	4821      	ldr	r0, [pc, #132]	@ (800b25c <gyro_test_filter_path_internal+0xb4>)
 800b1d8:	f7fd fe0e 	bl	8008df8 <i3g4250d_filter_path_internal_set>
 800b1dc:	4603      	mov	r3, r0
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d002      	beq.n	800b1e8 <gyro_test_filter_path_internal+0x40>
      return GYRO_ERR_SPI_COMM;
 800b1e2:	f04f 33ff 	mov.w	r3, #4294967295
 800b1e6:	e02f      	b.n	800b248 <gyro_test_filter_path_internal+0xa0>
    }
    
    // Verify
    i3g4250d_filter_path_internal_get(&gyro_ctx, &int1_sel);
 800b1e8:	f107 0317 	add.w	r3, r7, #23
 800b1ec:	4619      	mov	r1, r3
 800b1ee:	481b      	ldr	r0, [pc, #108]	@ (800b25c <gyro_test_filter_path_internal+0xb4>)
 800b1f0:	f7fd fe3b 	bl	8008e6a <i3g4250d_filter_path_internal_get>
    
    sprintf(msg, "INT1 Filter %s: %s\r\n",
 800b1f4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b1f6:	009b      	lsls	r3, r3, #2
 800b1f8:	3380      	adds	r3, #128	@ 0x80
 800b1fa:	443b      	add	r3, r7
 800b1fc:	f853 1c80 	ldr.w	r1, [r3, #-128]
            path_names[i], (int1_sel == paths[i]) ? "OK" : "FAIL");
 800b200:	f107 0210 	add.w	r2, r7, #16
 800b204:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b206:	4413      	add	r3, r2
 800b208:	781a      	ldrb	r2, [r3, #0]
 800b20a:	7dfb      	ldrb	r3, [r7, #23]
    sprintf(msg, "INT1 Filter %s: %s\r\n",
 800b20c:	429a      	cmp	r2, r3
 800b20e:	d101      	bne.n	800b214 <gyro_test_filter_path_internal+0x6c>
 800b210:	4b13      	ldr	r3, [pc, #76]	@ (800b260 <gyro_test_filter_path_internal+0xb8>)
 800b212:	e000      	b.n	800b216 <gyro_test_filter_path_internal+0x6e>
 800b214:	4b13      	ldr	r3, [pc, #76]	@ (800b264 <gyro_test_filter_path_internal+0xbc>)
 800b216:	f107 0018 	add.w	r0, r7, #24
 800b21a:	460a      	mov	r2, r1
 800b21c:	4912      	ldr	r1, [pc, #72]	@ (800b268 <gyro_test_filter_path_internal+0xc0>)
 800b21e:	f000 ff3d 	bl	800c09c <siprintf>
    i3g4250d_platform_print(msg);
 800b222:	f107 0318 	add.w	r3, r7, #24
 800b226:	4618      	mov	r0, r3
 800b228:	f7fe fd62 	bl	8009cf0 <i3g4250d_platform_print>
  for (int i = 0; i < 4; i++) {
 800b22c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b22e:	3301      	adds	r3, #1
 800b230:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b232:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b234:	2b03      	cmp	r3, #3
 800b236:	ddc8      	ble.n	800b1ca <gyro_test_filter_path_internal+0x22>
  }
  
  // Restore default
  i3g4250d_filter_path_internal_set(&gyro_ctx, I3G4250D_ONLY_LPF1_ON_INT);
 800b238:	2100      	movs	r1, #0
 800b23a:	4808      	ldr	r0, [pc, #32]	@ (800b25c <gyro_test_filter_path_internal+0xb4>)
 800b23c:	f7fd fddc 	bl	8008df8 <i3g4250d_filter_path_internal_set>
  
  i3g4250d_platform_print("INTERNAL FILTER PATH TEST PASSED\r\n\r\n");
 800b240:	480a      	ldr	r0, [pc, #40]	@ (800b26c <gyro_test_filter_path_internal+0xc4>)
 800b242:	f7fe fd55 	bl	8009cf0 <i3g4250d_platform_print>
  return GYRO_OK;
 800b246:	2300      	movs	r3, #0
}
 800b248:	4618      	mov	r0, r3
 800b24a:	3784      	adds	r7, #132	@ 0x84
 800b24c:	46bd      	mov	sp, r7
 800b24e:	bd90      	pop	{r4, r7, pc}
 800b250:	0800d368 	.word	0x0800d368
 800b254:	0800d688 	.word	0x0800d688
 800b258:	0800d618 	.word	0x0800d618
 800b25c:	200002ec 	.word	0x200002ec
 800b260:	0800cc80 	.word	0x0800cc80
 800b264:	0800cdd4 	.word	0x0800cdd4
 800b268:	0800d640 	.word	0x0800d640
 800b26c:	0800d658 	.word	0x0800d658

0800b270 <gyro_run_all_tests>:
  *         Sunumda "driver'n tm ilevsellii" sorusuna cevap verir.
  * 
  * @retval gyro_error_t - GYRO_OK ise tm testler baarl
  */
static gyro_error_t gyro_run_all_tests(void)
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b0a2      	sub	sp, #136	@ 0x88
 800b274:	af00      	add	r7, sp, #0
  gyro_error_t result;
  int passed = 0;
 800b276:	2300      	movs	r3, #0
 800b278:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  int failed = 0;
 800b27c:	2300      	movs	r3, #0
 800b27e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  i3g4250d_platform_print("\r\n");
 800b282:	48d2      	ldr	r0, [pc, #840]	@ (800b5cc <gyro_run_all_tests+0x35c>)
 800b284:	f7fe fd34 	bl	8009cf0 <i3g4250d_platform_print>
  i3g4250d_platform_print("\r\n");
 800b288:	48d1      	ldr	r0, [pc, #836]	@ (800b5d0 <gyro_run_all_tests+0x360>)
 800b28a:	f7fe fd31 	bl	8009cf0 <i3g4250d_platform_print>
  i3g4250d_platform_print("       I3G4250D DRIVER - FULL FUNCTIONALITY TEST           \r\n");
 800b28e:	48d1      	ldr	r0, [pc, #836]	@ (800b5d4 <gyro_run_all_tests+0x364>)
 800b290:	f7fe fd2e 	bl	8009cf0 <i3g4250d_platform_print>
  i3g4250d_platform_print("\r\n\r\n");
 800b294:	48d0      	ldr	r0, [pc, #832]	@ (800b5d8 <gyro_run_all_tests+0x368>)
 800b296:	f7fe fd2b 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 
  // TEST 1: Register Dump (Debug bilgisi)
  // 
  gyro_debug_dump_registers();
 800b29a:	f7ff f881 	bl	800a3a0 <gyro_debug_dump_registers>
  passed++;
 800b29e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b2a2:	3301      	adds	r3, #1
 800b2a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  
  // 
  // TEST 2: Self-Test (Sensr salk kontrol)
  // Neden nemli: Sensrn fiziksel olarak dzgn altn dorular
  // 
  if (gyro_self_test() == 0) {
 800b2a8:	f7fe fdb8 	bl	8009e1c <gyro_self_test>
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d105      	bne.n	800b2be <gyro_run_all_tests+0x4e>
    passed++;
 800b2b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b2b6:	3301      	adds	r3, #1
 800b2b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b2bc:	e007      	b.n	800b2ce <gyro_run_all_tests+0x5e>
  } else {
    failed++;
 800b2be:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b2c2:	3301      	adds	r3, #1
 800b2c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    i3g4250d_platform_print("!!! SELF-TEST FAILED !!!\r\n");
 800b2c8:	48c4      	ldr	r0, [pc, #784]	@ (800b5dc <gyro_run_all_tests+0x36c>)
 800b2ca:	f7fe fd11 	bl	8009cf0 <i3g4250d_platform_print>
  
  // 
  // TEST 3: ODR Deiimi (100/200/400/800 Hz)
  // Neden nemli: Driver'n farkl veri hzlarn desteklediini gsterir
  // 
  result = gyro_test_odr_modes();
 800b2ce:	f7fe fea9 	bl	800a024 <gyro_test_odr_modes>
 800b2d2:	4603      	mov	r3, r0
 800b2d4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  if (result == GYRO_OK) { passed++; } else { failed++; }
 800b2d8:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d105      	bne.n	800b2ec <gyro_run_all_tests+0x7c>
 800b2e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b2e4:	3301      	adds	r3, #1
 800b2e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b2ea:	e004      	b.n	800b2f6 <gyro_run_all_tests+0x86>
 800b2ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b2f0:	3301      	adds	r3, #1
 800b2f2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  // 
  // TEST 4: Full-Scale Deiimi (245/500/2000 dps)
  // Neden nemli: Farkl lm aralklarn ve sensitivity'yi gsterir
  // 
  result = gyro_test_fullscale_modes();
 800b2f6:	f7fe ff3d 	bl	800a174 <gyro_test_fullscale_modes>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  if (result == GYRO_OK) { passed++; } else { failed++; }
 800b300:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b304:	2b00      	cmp	r3, #0
 800b306:	d105      	bne.n	800b314 <gyro_run_all_tests+0xa4>
 800b308:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b30c:	3301      	adds	r3, #1
 800b30e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b312:	e004      	b.n	800b31e <gyro_run_all_tests+0xae>
 800b314:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b318:	3301      	adds	r3, #1
 800b31a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  // 
  // TEST 5: Power Mode (Normal/Power-Down)
  // Neden nemli: G ynetimi, bataryal cihazlar iin kritik
  // 
  result = gyro_test_power_mode();
 800b31e:	f7ff f937 	bl	800a590 <gyro_test_power_mode>
 800b322:	4603      	mov	r3, r0
 800b324:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  if (result == GYRO_OK) { passed++; } else { failed++; }
 800b328:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d105      	bne.n	800b33c <gyro_run_all_tests+0xcc>
 800b330:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b334:	3301      	adds	r3, #1
 800b336:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b33a:	e004      	b.n	800b346 <gyro_run_all_tests+0xd6>
 800b33c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b340:	3301      	adds	r3, #1
 800b342:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  // 
  // TEST 6: Axis Enable/Disable (X/Y/Z ayr ayr)
  // Neden nemli: Seici veri okuma, g tasarrufu
  // 
  result = gyro_test_axis_enable();
 800b346:	f7ff f983 	bl	800a650 <gyro_test_axis_enable>
 800b34a:	4603      	mov	r3, r0
 800b34c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  if (result == GYRO_OK) { passed++; } else { failed++; }
 800b350:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b354:	2b00      	cmp	r3, #0
 800b356:	d105      	bne.n	800b364 <gyro_run_all_tests+0xf4>
 800b358:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b35c:	3301      	adds	r3, #1
 800b35e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b362:	e004      	b.n	800b36e <gyro_run_all_tests+0xfe>
 800b364:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b368:	3301      	adds	r3, #1
 800b36a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  // 
  // TEST 7: High-Pass Filter
  // Neden nemli: DC offset kaldrma, sinyal ileme
  // 
  result = gyro_test_high_pass_filter();
 800b36e:	f7ff fa13 	bl	800a798 <gyro_test_high_pass_filter>
 800b372:	4603      	mov	r3, r0
 800b374:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  if (result == GYRO_OK) { passed++; } else { failed++; }
 800b378:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d105      	bne.n	800b38c <gyro_run_all_tests+0x11c>
 800b380:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b384:	3301      	adds	r3, #1
 800b386:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b38a:	e004      	b.n	800b396 <gyro_run_all_tests+0x126>
 800b38c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b390:	3301      	adds	r3, #1
 800b392:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  // 
  // TEST 8: Low-Pass Bandwidth
  // Neden nemli: Anti-aliasing, grlt filtreleme
  // 
  result = gyro_test_lp_bandwidth();
 800b396:	f7ff fa75 	bl	800a884 <gyro_test_lp_bandwidth>
 800b39a:	4603      	mov	r3, r0
 800b39c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  if (result == GYRO_OK) { passed++; } else { failed++; }
 800b3a0:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d105      	bne.n	800b3b4 <gyro_run_all_tests+0x144>
 800b3a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b3ac:	3301      	adds	r3, #1
 800b3ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b3b2:	e004      	b.n	800b3be <gyro_run_all_tests+0x14e>
 800b3b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b3b8:	3301      	adds	r3, #1
 800b3ba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  // 
  // TEST 9: FIFO
  // Neden nemli: Batch veri okuma, CPU yk azaltma, buffer ynetimi
  // 
  result = gyro_test_fifo();
 800b3be:	f7ff fae3 	bl	800a988 <gyro_test_fifo>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  if (result == GYRO_OK) { passed++; } else { failed++; }
 800b3c8:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d105      	bne.n	800b3dc <gyro_run_all_tests+0x16c>
 800b3d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b3d4:	3301      	adds	r3, #1
 800b3d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b3da:	e004      	b.n	800b3e6 <gyro_run_all_tests+0x176>
 800b3dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b3e0:	3301      	adds	r3, #1
 800b3e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  // 
  // TEST 10: Data Format (Big/Little Endian)
  // Neden nemli: Cross-platform uyumluluk
  // 
  result = gyro_test_data_format();
 800b3e6:	f7ff fb87 	bl	800aaf8 <gyro_test_data_format>
 800b3ea:	4603      	mov	r3, r0
 800b3ec:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  if (result == GYRO_OK) { passed++; } else { failed++; }
 800b3f0:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d105      	bne.n	800b404 <gyro_run_all_tests+0x194>
 800b3f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b3fc:	3301      	adds	r3, #1
 800b3fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b402:	e004      	b.n	800b40e <gyro_run_all_tests+0x19e>
 800b404:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b408:	3301      	adds	r3, #1
 800b40a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  // 
  // TEST 11: Boot/Reboot
  // Neden nemli: Factory reset, hata kurtarma
  // 
  result = gyro_test_boot();
 800b40e:	f7ff fbc7 	bl	800aba0 <gyro_test_boot>
 800b412:	4603      	mov	r3, r0
 800b414:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  if (result == GYRO_OK) { passed++; } else { failed++; }
 800b418:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d105      	bne.n	800b42c <gyro_run_all_tests+0x1bc>
 800b420:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b424:	3301      	adds	r3, #1
 800b426:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b42a:	e004      	b.n	800b436 <gyro_run_all_tests+0x1c6>
 800b42c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b430:	3301      	adds	r3, #1
 800b432:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  // 
  // TEST 12: Temperature Sensor
  // Neden nemli: Termal izleme, scaklk kompanzasyonu
  // 
  result = gyro_test_temperature();
 800b436:	f7ff fbf7 	bl	800ac28 <gyro_test_temperature>
 800b43a:	4603      	mov	r3, r0
 800b43c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  if (result == GYRO_OK) { passed++; } else { failed++; }
 800b440:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b444:	2b00      	cmp	r3, #0
 800b446:	d105      	bne.n	800b454 <gyro_run_all_tests+0x1e4>
 800b448:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b44c:	3301      	adds	r3, #1
 800b44e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b452:	e004      	b.n	800b45e <gyro_run_all_tests+0x1ee>
 800b454:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b458:	3301      	adds	r3, #1
 800b45a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  // 
  // TEST 13: SPI Mode (3-wire/4-wire)
  // Neden nemli: Interface esneklii, farkl donanm konfigrasyonlar
  // 
  result = gyro_test_spi_mode();
 800b45e:	f7ff fc2f 	bl	800acc0 <gyro_test_spi_mode>
 800b462:	4603      	mov	r3, r0
 800b464:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  if (result == GYRO_OK) { passed++; } else { failed++; }
 800b468:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d105      	bne.n	800b47c <gyro_run_all_tests+0x20c>
 800b470:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b474:	3301      	adds	r3, #1
 800b476:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b47a:	e004      	b.n	800b486 <gyro_run_all_tests+0x216>
 800b47c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b480:	3301      	adds	r3, #1
 800b482:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  // 
  // TEST 14: Filter Path Selection
  // Neden nemli: Sinyal ileme yolu, data kalitesi optimizasyonu
  // 
  result = gyro_test_filter_path();
 800b486:	f7ff fc53 	bl	800ad30 <gyro_test_filter_path>
 800b48a:	4603      	mov	r3, r0
 800b48c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  if (result == GYRO_OK) { passed++; } else { failed++; }
 800b490:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b494:	2b00      	cmp	r3, #0
 800b496:	d105      	bne.n	800b4a4 <gyro_run_all_tests+0x234>
 800b498:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b49c:	3301      	adds	r3, #1
 800b49e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b4a2:	e004      	b.n	800b4ae <gyro_run_all_tests+0x23e>
 800b4a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b4a8:	3301      	adds	r3, #1
 800b4aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  // 
  // TEST 15: HP Reference Value
  // Neden nemli: HP filter referans ayar, offset kalibrasyonu
  // 
  result = gyro_test_hp_reference();
 800b4ae:	f7ff fcc1 	bl	800ae34 <gyro_test_hp_reference>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  if (result == GYRO_OK) { passed++; } else { failed++; }
 800b4b8:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d105      	bne.n	800b4cc <gyro_run_all_tests+0x25c>
 800b4c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b4c4:	3301      	adds	r3, #1
 800b4c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b4ca:	e004      	b.n	800b4d6 <gyro_run_all_tests+0x266>
 800b4cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b4d0:	3301      	adds	r3, #1
 800b4d2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  // 
  // TEST 16: Interrupt Pin Configuration
  // Neden nemli: Hardware interrupt routing, event-driven tasarm
  // 
  result = gyro_test_interrupt_pins();
 800b4d6:	f7ff fd07 	bl	800aee8 <gyro_test_interrupt_pins>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  if (result == GYRO_OK) { passed++; } else { failed++; }
 800b4e0:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d105      	bne.n	800b4f4 <gyro_run_all_tests+0x284>
 800b4e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b4ec:	3301      	adds	r3, #1
 800b4ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b4f2:	e004      	b.n	800b4fe <gyro_run_all_tests+0x28e>
 800b4f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b4f8:	3301      	adds	r3, #1
 800b4fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  // 
  // TEST 17: Interrupt Notification Mode
  // Neden nemli: Latched vs Pulsed, interrupt davran kontrol
  // 
  result = gyro_test_int_notification();
 800b4fe:	f7ff fd7f 	bl	800b000 <gyro_test_int_notification>
 800b502:	4603      	mov	r3, r0
 800b504:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  if (result == GYRO_OK) { passed++; } else { failed++; }
 800b508:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d105      	bne.n	800b51c <gyro_run_all_tests+0x2ac>
 800b510:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b514:	3301      	adds	r3, #1
 800b516:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b51a:	e004      	b.n	800b526 <gyro_run_all_tests+0x2b6>
 800b51c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b520:	3301      	adds	r3, #1
 800b522:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  // 
  // TEST 18: Threshold Interrupt Configuration
  // Neden nemli: Motion detection, wake-on-motion, g tasarrufu
  // 
  result = gyro_test_threshold_interrupt();
 800b526:	f7ff fdbb 	bl	800b0a0 <gyro_test_threshold_interrupt>
 800b52a:	4603      	mov	r3, r0
 800b52c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  if (result == GYRO_OK) { passed++; } else { failed++; }
 800b530:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b534:	2b00      	cmp	r3, #0
 800b536:	d105      	bne.n	800b544 <gyro_run_all_tests+0x2d4>
 800b538:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b53c:	3301      	adds	r3, #1
 800b53e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b542:	e004      	b.n	800b54e <gyro_run_all_tests+0x2de>
 800b544:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b548:	3301      	adds	r3, #1
 800b54a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  // 
  // TEST 19: Internal Filter Path (INT1)
  // Neden nemli: Interrupt generator sinyal ileme yolu
  // 
  result = gyro_test_filter_path_internal();
 800b54e:	f7ff fe2b 	bl	800b1a8 <gyro_test_filter_path_internal>
 800b552:	4603      	mov	r3, r0
 800b554:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  if (result == GYRO_OK) { passed++; } else { failed++; }
 800b558:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d105      	bne.n	800b56c <gyro_run_all_tests+0x2fc>
 800b560:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b564:	3301      	adds	r3, #1
 800b566:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b56a:	e004      	b.n	800b576 <gyro_run_all_tests+0x306>
 800b56c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b570:	3301      	adds	r3, #1
 800b572:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  
  // 
  // SONU RAPORU
  // 
  char summary[120];
  i3g4250d_platform_print("\r\n");
 800b576:	4815      	ldr	r0, [pc, #84]	@ (800b5cc <gyro_run_all_tests+0x35c>)
 800b578:	f7fe fbba 	bl	8009cf0 <i3g4250d_platform_print>
  i3g4250d_platform_print("\r\n");
 800b57c:	4814      	ldr	r0, [pc, #80]	@ (800b5d0 <gyro_run_all_tests+0x360>)
 800b57e:	f7fe fbb7 	bl	8009cf0 <i3g4250d_platform_print>
  i3g4250d_platform_print("                    TEST SONUCLARI                         \r\n");
 800b582:	4817      	ldr	r0, [pc, #92]	@ (800b5e0 <gyro_run_all_tests+0x370>)
 800b584:	f7fe fbb4 	bl	8009cf0 <i3g4250d_platform_print>
  i3g4250d_platform_print("\r\n");
 800b588:	4816      	ldr	r0, [pc, #88]	@ (800b5e4 <gyro_run_all_tests+0x374>)
 800b58a:	f7fe fbb1 	bl	8009cf0 <i3g4250d_platform_print>
  
  sprintf(summary, "Gecen: %d  |  Kalan: %d  |  Toplam: 19\r\n", 
 800b58e:	1d38      	adds	r0, r7, #4
 800b590:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b594:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b598:	4913      	ldr	r1, [pc, #76]	@ (800b5e8 <gyro_run_all_tests+0x378>)
 800b59a:	f000 fd7f 	bl	800c09c <siprintf>
          passed, failed);
  i3g4250d_platform_print(summary);
 800b59e:	1d3b      	adds	r3, r7, #4
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	f7fe fba5 	bl	8009cf0 <i3g4250d_platform_print>
  
  if (failed == 0) {
 800b5a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d104      	bne.n	800b5b8 <gyro_run_all_tests+0x348>
    i3g4250d_platform_print("\r\n*** TUM TESTLER BASARILI - DRIVER FULLY FUNCTIONAL ***\r\n\r\n");
 800b5ae:	480f      	ldr	r0, [pc, #60]	@ (800b5ec <gyro_run_all_tests+0x37c>)
 800b5b0:	f7fe fb9e 	bl	8009cf0 <i3g4250d_platform_print>
    return GYRO_OK;
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	e004      	b.n	800b5c2 <gyro_run_all_tests+0x352>
  } else {
    i3g4250d_platform_print("\r\n!!! BAZI TESTLER BASARISIZ !!!\r\n\r\n");
 800b5b8:	480d      	ldr	r0, [pc, #52]	@ (800b5f0 <gyro_run_all_tests+0x380>)
 800b5ba:	f7fe fb99 	bl	8009cf0 <i3g4250d_platform_print>
    return GYRO_ERR_SELFTEST_FAIL;
 800b5be:	f06f 0309 	mvn.w	r3, #9
  }
}
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	3788      	adds	r7, #136	@ 0x88
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	bd80      	pop	{r7, pc}
 800b5ca:	bf00      	nop
 800b5cc:	0800d698 	.word	0x0800d698
 800b5d0:	0800d69c 	.word	0x0800d69c
 800b5d4:	0800d758 	.word	0x0800d758
 800b5d8:	0800d79c 	.word	0x0800d79c
 800b5dc:	0800d858 	.word	0x0800d858
 800b5e0:	0800d874 	.word	0x0800d874
 800b5e4:	0800d8b8 	.word	0x0800d8b8
 800b5e8:	0800d974 	.word	0x0800d974
 800b5ec:	0800d9a0 	.word	0x0800d9a0
 800b5f0:	0800d9e0 	.word	0x0800d9e0

0800b5f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b0a2      	sub	sp, #136	@ 0x88
 800b5f8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800b5fa:	f7f5 f9a3 	bl	8000944 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800b5fe:	f000 f8bd 	bl	800b77c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800b602:	f7fc fd5d 	bl	80080c0 <MX_GPIO_Init>
  MX_CRC_Init();
 800b606:	f7fc fbd3 	bl	8007db0 <MX_CRC_Init>
  MX_DMA2D_Init();
 800b60a:	f7fc fc07 	bl	8007e1c <MX_DMA2D_Init>
  MX_FMC_Init();
 800b60e:	f7fc fc5f 	bl	8007ed0 <MX_FMC_Init>
  MX_I2C3_Init();
 800b612:	f7fc fe69 	bl	80082e8 <MX_I2C3_Init>
  MX_LTDC_Init();
 800b616:	f7fe f99d 	bl	8009954 <MX_LTDC_Init>
  MX_SPI5_Init();  
 800b61a:	f000 f931 	bl	800b880 <MX_SPI5_Init>
  MX_TIM1_Init();
 800b61e:	f000 fae1 	bl	800bbe4 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800b622:	f000 fb51 	bl	800bcc8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // Platform layer'i balat
  i3g4250d_platform_init(&gyro_ctx, &hspi5);
 800b626:	494b      	ldr	r1, [pc, #300]	@ (800b754 <main+0x160>)
 800b628:	484b      	ldr	r0, [pc, #300]	@ (800b758 <main+0x164>)
 800b62a:	f7fc ff13 	bl	8008454 <i3g4250d_platform_init>

  // Gyroscope balat
  gyro_error_t status = gyro_init();
 800b62e:	f7fe fb73 	bl	8009d18 <gyro_init>
 800b632:	4603      	mov	r3, r0
 800b634:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f

  if (status == GYRO_OK) {
 800b638:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d173      	bne.n	800b728 <main+0x134>

    i3g4250d_platform_led_on(0);  // Green LED
 800b640:	2000      	movs	r0, #0
 800b642:	f7fe fb37 	bl	8009cb4 <i3g4250d_platform_led_on>
    
    // 
    // TM LEVSELLK TEST - Yorumu kaldrarak aktif et!
    // Tm driver zelliklerini tek seferde test eder (Sunumda kullan)
    // 
     gyro_run_all_tests();  // <-- YORUMU KALDIR: Tm testleri altrr
 800b646:	f7ff fe13 	bl	800b270 <gyro_run_all_tests>
    


    i3g4250d_platform_print("\r\n=== GYROSCOPE INITIALIZED ===\r\n");
 800b64a:	4844      	ldr	r0, [pc, #272]	@ (800b75c <main+0x168>)
 800b64c:	f7fe fb50 	bl	8009cf0 <i3g4250d_platform_print>
    
    char msg[100];
    sprintf(msg, "WHO_AM_I: 0x%02X (OK)\r\n\r\n", whoami_id);
 800b650:	4b43      	ldr	r3, [pc, #268]	@ (800b760 <main+0x16c>)
 800b652:	781b      	ldrb	r3, [r3, #0]
 800b654:	461a      	mov	r2, r3
 800b656:	1d3b      	adds	r3, r7, #4
 800b658:	4942      	ldr	r1, [pc, #264]	@ (800b764 <main+0x170>)
 800b65a:	4618      	mov	r0, r3
 800b65c:	f000 fd1e 	bl	800c09c <siprintf>
    i3g4250d_platform_print(msg);
 800b660:	1d3b      	adds	r3, r7, #4
 800b662:	4618      	mov	r0, r3
 800b664:	f7fe fb44 	bl	8009cf0 <i3g4250d_platform_print>
    
    while(1) {
      uint8_t data_ready = 0;
 800b668:	2300      	movs	r3, #0
 800b66a:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
      
      // Veri hazir mi kontrol et
      i3g4250d_flag_data_ready_get(&gyro_ctx, &data_ready);
 800b66e:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 800b672:	4619      	mov	r1, r3
 800b674:	4838      	ldr	r0, [pc, #224]	@ (800b758 <main+0x164>)
 800b676:	f7fd f929 	bl	80088cc <i3g4250d_flag_data_ready_get>
      
      if (data_ready) {
 800b67a:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d04e      	beq.n	800b720 <main+0x12c>
        // Yeni veri hazir, oku!
        gyro_read(gyro_data);
 800b682:	4839      	ldr	r0, [pc, #228]	@ (800b768 <main+0x174>)
 800b684:	f7fe fbba 	bl	8009dfc <gyro_read>
        
        // mdps'ye evir
        int x_mdps = i3g4250d_from_fs245dps_to_mdps(gyro_data[0]);
 800b688:	4b37      	ldr	r3, [pc, #220]	@ (800b768 <main+0x174>)
 800b68a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b68e:	4618      	mov	r0, r3
 800b690:	f7fd f80c 	bl	80086ac <i3g4250d_from_fs245dps_to_mdps>
 800b694:	eef0 7a40 	vmov.f32	s15, s0
 800b698:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b69c:	ee17 3a90 	vmov	r3, s15
 800b6a0:	67bb      	str	r3, [r7, #120]	@ 0x78
        int y_mdps = i3g4250d_from_fs245dps_to_mdps(gyro_data[1]);
 800b6a2:	4b31      	ldr	r3, [pc, #196]	@ (800b768 <main+0x174>)
 800b6a4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800b6a8:	4618      	mov	r0, r3
 800b6aa:	f7fc ffff 	bl	80086ac <i3g4250d_from_fs245dps_to_mdps>
 800b6ae:	eef0 7a40 	vmov.f32	s15, s0
 800b6b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b6b6:	ee17 3a90 	vmov	r3, s15
 800b6ba:	677b      	str	r3, [r7, #116]	@ 0x74
        int z_mdps = i3g4250d_from_fs245dps_to_mdps(gyro_data[2]);
 800b6bc:	4b2a      	ldr	r3, [pc, #168]	@ (800b768 <main+0x174>)
 800b6be:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	f7fc fff2 	bl	80086ac <i3g4250d_from_fs245dps_to_mdps>
 800b6c8:	eef0 7a40 	vmov.f32	s15, s0
 800b6cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b6d0:	ee17 3a90 	vmov	r3, s15
 800b6d4:	673b      	str	r3, [r7, #112]	@ 0x70
        
        // Sicaklik oku
        i3g4250d_temperature_raw_get(&gyro_ctx, &temp_raw);
 800b6d6:	4925      	ldr	r1, [pc, #148]	@ (800b76c <main+0x178>)
 800b6d8:	481f      	ldr	r0, [pc, #124]	@ (800b758 <main+0x164>)
 800b6da:	f7fd f916 	bl	800890a <i3g4250d_temperature_raw_get>
        temp_celsius = i3g4250d_from_lsb_to_celsius((int8_t)temp_raw);
 800b6de:	4b23      	ldr	r3, [pc, #140]	@ (800b76c <main+0x178>)
 800b6e0:	781b      	ldrb	r3, [r3, #0]
 800b6e2:	b25b      	sxtb	r3, r3
 800b6e4:	4618      	mov	r0, r3
 800b6e6:	f7fc fff9 	bl	80086dc <i3g4250d_from_lsb_to_celsius>
 800b6ea:	eef0 7a40 	vmov.f32	s15, s0
 800b6ee:	4b20      	ldr	r3, [pc, #128]	@ (800b770 <main+0x17c>)
 800b6f0:	edc3 7a00 	vstr	s15, [r3]
        int temp_int = (int)temp_celsius;
 800b6f4:	4b1e      	ldr	r3, [pc, #120]	@ (800b770 <main+0x17c>)
 800b6f6:	edd3 7a00 	vldr	s15, [r3]
 800b6fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b6fe:	ee17 3a90 	vmov	r3, s15
 800b702:	66fb      	str	r3, [r7, #108]	@ 0x6c
        
        // UART'a gnder
        sprintf(msg, "X:%d Y:%d Z:%d MDPS TEMP:%d\r\n",
 800b704:	1d38      	adds	r0, r7, #4
 800b706:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b708:	9301      	str	r3, [sp, #4]
 800b70a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b70c:	9300      	str	r3, [sp, #0]
 800b70e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b710:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800b712:	4918      	ldr	r1, [pc, #96]	@ (800b774 <main+0x180>)
 800b714:	f000 fcc2 	bl	800c09c <siprintf>
                x_mdps, y_mdps, z_mdps, temp_int);
        i3g4250d_platform_print(msg);
 800b718:	1d3b      	adds	r3, r7, #4
 800b71a:	4618      	mov	r0, r3
 800b71c:	f7fe fae8 	bl	8009cf0 <i3g4250d_platform_print>

      }
      
      i3g4250d_platform_delay(100);  // Kisa delay (CPU'yu megul etme)
 800b720:	2064      	movs	r0, #100	@ 0x64
 800b722:	f7fc fe8b 	bl	800843c <i3g4250d_platform_delay>
    while(1) {
 800b726:	e79f      	b.n	800b668 <main+0x74>
    }
  } else {  // Error handling with descriptive message
    char err_msg[100];
    sprintf(err_msg, "\r\nERROR: %s (code: %d)\r\n", 
 800b728:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b72c:	4618      	mov	r0, r3
 800b72e:	f7fe fec9 	bl	800a4c4 <gyro_error_to_string>
 800b732:	4602      	mov	r2, r0
 800b734:	f997 307f 	ldrsb.w	r3, [r7, #127]	@ 0x7f
 800b738:	1d38      	adds	r0, r7, #4
 800b73a:	490f      	ldr	r1, [pc, #60]	@ (800b778 <main+0x184>)
 800b73c:	f000 fcae 	bl	800c09c <siprintf>
            gyro_error_to_string(status), status);
    i3g4250d_platform_print(err_msg);
 800b740:	1d3b      	adds	r3, r7, #4
 800b742:	4618      	mov	r0, r3
 800b744:	f7fe fad4 	bl	8009cf0 <i3g4250d_platform_print>
    
    i3g4250d_platform_led_on(PROPERTY_ENABLE);  // Red LED
 800b748:	2001      	movs	r0, #1
 800b74a:	f7fe fab3 	bl	8009cb4 <i3g4250d_platform_led_on>
    while(1);
 800b74e:	bf00      	nop
 800b750:	e7fd      	b.n	800b74e <main+0x15a>
 800b752:	bf00      	nop
 800b754:	20000310 	.word	0x20000310
 800b758:	200002ec 	.word	0x200002ec
 800b75c:	0800da08 	.word	0x0800da08
 800b760:	20000300 	.word	0x20000300
 800b764:	0800da2c 	.word	0x0800da2c
 800b768:	20000304 	.word	0x20000304
 800b76c:	2000030a 	.word	0x2000030a
 800b770:	2000030c 	.word	0x2000030c
 800b774:	0800da48 	.word	0x0800da48
 800b778:	0800da68 	.word	0x0800da68

0800b77c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800b77c:	b580      	push	{r7, lr}
 800b77e:	b094      	sub	sp, #80	@ 0x50
 800b780:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800b782:	f107 0320 	add.w	r3, r7, #32
 800b786:	2230      	movs	r2, #48	@ 0x30
 800b788:	2100      	movs	r1, #0
 800b78a:	4618      	mov	r0, r3
 800b78c:	f000 fca8 	bl	800c0e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800b790:	f107 030c 	add.w	r3, r7, #12
 800b794:	2200      	movs	r2, #0
 800b796:	601a      	str	r2, [r3, #0]
 800b798:	605a      	str	r2, [r3, #4]
 800b79a:	609a      	str	r2, [r3, #8]
 800b79c:	60da      	str	r2, [r3, #12]
 800b79e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	60bb      	str	r3, [r7, #8]
 800b7a4:	4b28      	ldr	r3, [pc, #160]	@ (800b848 <SystemClock_Config+0xcc>)
 800b7a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7a8:	4a27      	ldr	r2, [pc, #156]	@ (800b848 <SystemClock_Config+0xcc>)
 800b7aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b7ae:	6413      	str	r3, [r2, #64]	@ 0x40
 800b7b0:	4b25      	ldr	r3, [pc, #148]	@ (800b848 <SystemClock_Config+0xcc>)
 800b7b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b7b8:	60bb      	str	r3, [r7, #8]
 800b7ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800b7bc:	2300      	movs	r3, #0
 800b7be:	607b      	str	r3, [r7, #4]
 800b7c0:	4b22      	ldr	r3, [pc, #136]	@ (800b84c <SystemClock_Config+0xd0>)
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800b7c8:	4a20      	ldr	r2, [pc, #128]	@ (800b84c <SystemClock_Config+0xd0>)
 800b7ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b7ce:	6013      	str	r3, [r2, #0]
 800b7d0:	4b1e      	ldr	r3, [pc, #120]	@ (800b84c <SystemClock_Config+0xd0>)
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b7d8:	607b      	str	r3, [r7, #4]
 800b7da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800b7dc:	2301      	movs	r3, #1
 800b7de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800b7e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800b7e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b7e6:	2302      	movs	r3, #2
 800b7e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800b7ea:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800b7ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800b7f0:	2304      	movs	r3, #4
 800b7f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800b7f4:	2348      	movs	r3, #72	@ 0x48
 800b7f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800b7f8:	2302      	movs	r3, #2
 800b7fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800b7fc:	2303      	movs	r3, #3
 800b7fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b800:	f107 0320 	add.w	r3, r7, #32
 800b804:	4618      	mov	r0, r3
 800b806:	f7f8 f829 	bl	800385c <HAL_RCC_OscConfig>
 800b80a:	4603      	mov	r3, r0
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d001      	beq.n	800b814 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800b810:	f000 f830 	bl	800b874 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b814:	230f      	movs	r3, #15
 800b816:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800b818:	2302      	movs	r3, #2
 800b81a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800b81c:	2300      	movs	r3, #0
 800b81e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800b820:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b824:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800b826:	2300      	movs	r3, #0
 800b828:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800b82a:	f107 030c 	add.w	r3, r7, #12
 800b82e:	2102      	movs	r1, #2
 800b830:	4618      	mov	r0, r3
 800b832:	f7f8 fa8b 	bl	8003d4c <HAL_RCC_ClockConfig>
 800b836:	4603      	mov	r3, r0
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d001      	beq.n	800b840 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800b83c:	f000 f81a 	bl	800b874 <Error_Handler>
  }
}
 800b840:	bf00      	nop
 800b842:	3750      	adds	r7, #80	@ 0x50
 800b844:	46bd      	mov	sp, r7
 800b846:	bd80      	pop	{r7, pc}
 800b848:	40023800 	.word	0x40023800
 800b84c:	40007000 	.word	0x40007000

0800b850 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b082      	sub	sp, #8
 800b854:	af00      	add	r7, sp, #0
 800b856:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	4a04      	ldr	r2, [pc, #16]	@ (800b870 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800b85e:	4293      	cmp	r3, r2
 800b860:	d101      	bne.n	800b866 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800b862:	f7f5 f891 	bl	8000988 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800b866:	bf00      	nop
 800b868:	3708      	adds	r7, #8
 800b86a:	46bd      	mov	sp, r7
 800b86c:	bd80      	pop	{r7, pc}
 800b86e:	bf00      	nop
 800b870:	40001000 	.word	0x40001000

0800b874 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800b874:	b480      	push	{r7}
 800b876:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800b878:	b672      	cpsid	i
}
 800b87a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800b87c:	bf00      	nop
 800b87e:	e7fd      	b.n	800b87c <Error_Handler+0x8>

0800b880 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 800b880:	b580      	push	{r7, lr}
 800b882:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 800b884:	4b17      	ldr	r3, [pc, #92]	@ (800b8e4 <MX_SPI5_Init+0x64>)
 800b886:	4a18      	ldr	r2, [pc, #96]	@ (800b8e8 <MX_SPI5_Init+0x68>)
 800b888:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800b88a:	4b16      	ldr	r3, [pc, #88]	@ (800b8e4 <MX_SPI5_Init+0x64>)
 800b88c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800b890:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800b892:	4b14      	ldr	r3, [pc, #80]	@ (800b8e4 <MX_SPI5_Init+0x64>)
 800b894:	2200      	movs	r2, #0
 800b896:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800b898:	4b12      	ldr	r3, [pc, #72]	@ (800b8e4 <MX_SPI5_Init+0x64>)
 800b89a:	2200      	movs	r2, #0
 800b89c:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800b89e:	4b11      	ldr	r3, [pc, #68]	@ (800b8e4 <MX_SPI5_Init+0x64>)
 800b8a0:	2202      	movs	r2, #2
 800b8a2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 800b8a4:	4b0f      	ldr	r3, [pc, #60]	@ (800b8e4 <MX_SPI5_Init+0x64>)
 800b8a6:	2201      	movs	r2, #1
 800b8a8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800b8aa:	4b0e      	ldr	r3, [pc, #56]	@ (800b8e4 <MX_SPI5_Init+0x64>)
 800b8ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b8b0:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800b8b2:	4b0c      	ldr	r3, [pc, #48]	@ (800b8e4 <MX_SPI5_Init+0x64>)
 800b8b4:	2220      	movs	r2, #32
 800b8b6:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800b8b8:	4b0a      	ldr	r3, [pc, #40]	@ (800b8e4 <MX_SPI5_Init+0x64>)
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800b8be:	4b09      	ldr	r3, [pc, #36]	@ (800b8e4 <MX_SPI5_Init+0x64>)
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b8c4:	4b07      	ldr	r3, [pc, #28]	@ (800b8e4 <MX_SPI5_Init+0x64>)
 800b8c6:	2200      	movs	r2, #0
 800b8c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 800b8ca:	4b06      	ldr	r3, [pc, #24]	@ (800b8e4 <MX_SPI5_Init+0x64>)
 800b8cc:	220a      	movs	r2, #10
 800b8ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800b8d0:	4804      	ldr	r0, [pc, #16]	@ (800b8e4 <MX_SPI5_Init+0x64>)
 800b8d2:	f7f8 fe81 	bl	80045d8 <HAL_SPI_Init>
 800b8d6:	4603      	mov	r3, r0
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d001      	beq.n	800b8e0 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 800b8dc:	f7ff ffca 	bl	800b874 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800b8e0:	bf00      	nop
 800b8e2:	bd80      	pop	{r7, pc}
 800b8e4:	20000310 	.word	0x20000310
 800b8e8:	40015000 	.word	0x40015000

0800b8ec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b08a      	sub	sp, #40	@ 0x28
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b8f4:	f107 0314 	add.w	r3, r7, #20
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	601a      	str	r2, [r3, #0]
 800b8fc:	605a      	str	r2, [r3, #4]
 800b8fe:	609a      	str	r2, [r3, #8]
 800b900:	60da      	str	r2, [r3, #12]
 800b902:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	4a19      	ldr	r2, [pc, #100]	@ (800b970 <HAL_SPI_MspInit+0x84>)
 800b90a:	4293      	cmp	r3, r2
 800b90c:	d12c      	bne.n	800b968 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800b90e:	2300      	movs	r3, #0
 800b910:	613b      	str	r3, [r7, #16]
 800b912:	4b18      	ldr	r3, [pc, #96]	@ (800b974 <HAL_SPI_MspInit+0x88>)
 800b914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b916:	4a17      	ldr	r2, [pc, #92]	@ (800b974 <HAL_SPI_MspInit+0x88>)
 800b918:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b91c:	6453      	str	r3, [r2, #68]	@ 0x44
 800b91e:	4b15      	ldr	r3, [pc, #84]	@ (800b974 <HAL_SPI_MspInit+0x88>)
 800b920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b922:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b926:	613b      	str	r3, [r7, #16]
 800b928:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800b92a:	2300      	movs	r3, #0
 800b92c:	60fb      	str	r3, [r7, #12]
 800b92e:	4b11      	ldr	r3, [pc, #68]	@ (800b974 <HAL_SPI_MspInit+0x88>)
 800b930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b932:	4a10      	ldr	r2, [pc, #64]	@ (800b974 <HAL_SPI_MspInit+0x88>)
 800b934:	f043 0320 	orr.w	r3, r3, #32
 800b938:	6313      	str	r3, [r2, #48]	@ 0x30
 800b93a:	4b0e      	ldr	r3, [pc, #56]	@ (800b974 <HAL_SPI_MspInit+0x88>)
 800b93c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b93e:	f003 0320 	and.w	r3, r3, #32
 800b942:	60fb      	str	r3, [r7, #12]
 800b944:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 800b946:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800b94a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b94c:	2302      	movs	r3, #2
 800b94e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b950:	2300      	movs	r3, #0
 800b952:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b954:	2300      	movs	r3, #0
 800b956:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800b958:	2305      	movs	r3, #5
 800b95a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800b95c:	f107 0314 	add.w	r3, r7, #20
 800b960:	4619      	mov	r1, r3
 800b962:	4805      	ldr	r0, [pc, #20]	@ (800b978 <HAL_SPI_MspInit+0x8c>)
 800b964:	f7f5 fb3e 	bl	8000fe4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 800b968:	bf00      	nop
 800b96a:	3728      	adds	r7, #40	@ 0x28
 800b96c:	46bd      	mov	sp, r7
 800b96e:	bd80      	pop	{r7, pc}
 800b970:	40015000 	.word	0x40015000
 800b974:	40023800 	.word	0x40023800
 800b978:	40021400 	.word	0x40021400

0800b97c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800b97c:	b580      	push	{r7, lr}
 800b97e:	b082      	sub	sp, #8
 800b980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b982:	2300      	movs	r3, #0
 800b984:	607b      	str	r3, [r7, #4]
 800b986:	4b12      	ldr	r3, [pc, #72]	@ (800b9d0 <HAL_MspInit+0x54>)
 800b988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b98a:	4a11      	ldr	r2, [pc, #68]	@ (800b9d0 <HAL_MspInit+0x54>)
 800b98c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b990:	6453      	str	r3, [r2, #68]	@ 0x44
 800b992:	4b0f      	ldr	r3, [pc, #60]	@ (800b9d0 <HAL_MspInit+0x54>)
 800b994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b996:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b99a:	607b      	str	r3, [r7, #4]
 800b99c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800b99e:	2300      	movs	r3, #0
 800b9a0:	603b      	str	r3, [r7, #0]
 800b9a2:	4b0b      	ldr	r3, [pc, #44]	@ (800b9d0 <HAL_MspInit+0x54>)
 800b9a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9a6:	4a0a      	ldr	r2, [pc, #40]	@ (800b9d0 <HAL_MspInit+0x54>)
 800b9a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b9ac:	6413      	str	r3, [r2, #64]	@ 0x40
 800b9ae:	4b08      	ldr	r3, [pc, #32]	@ (800b9d0 <HAL_MspInit+0x54>)
 800b9b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b9b6:	603b      	str	r3, [r7, #0]
 800b9b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	210f      	movs	r1, #15
 800b9be:	f06f 0001 	mvn.w	r0, #1
 800b9c2:	f7f5 f8dd 	bl	8000b80 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800b9c6:	bf00      	nop
 800b9c8:	3708      	adds	r7, #8
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	bd80      	pop	{r7, pc}
 800b9ce:	bf00      	nop
 800b9d0:	40023800 	.word	0x40023800

0800b9d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	b08e      	sub	sp, #56	@ 0x38
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800b9dc:	2300      	movs	r3, #0
 800b9de:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	60fb      	str	r3, [r7, #12]
 800b9e8:	4b33      	ldr	r3, [pc, #204]	@ (800bab8 <HAL_InitTick+0xe4>)
 800b9ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9ec:	4a32      	ldr	r2, [pc, #200]	@ (800bab8 <HAL_InitTick+0xe4>)
 800b9ee:	f043 0310 	orr.w	r3, r3, #16
 800b9f2:	6413      	str	r3, [r2, #64]	@ 0x40
 800b9f4:	4b30      	ldr	r3, [pc, #192]	@ (800bab8 <HAL_InitTick+0xe4>)
 800b9f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9f8:	f003 0310 	and.w	r3, r3, #16
 800b9fc:	60fb      	str	r3, [r7, #12]
 800b9fe:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800ba00:	f107 0210 	add.w	r2, r7, #16
 800ba04:	f107 0314 	add.w	r3, r7, #20
 800ba08:	4611      	mov	r1, r2
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	f7f8 fbbe 	bl	800418c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800ba10:	6a3b      	ldr	r3, [r7, #32]
 800ba12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800ba14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d103      	bne.n	800ba22 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800ba1a:	f7f8 fb8f 	bl	800413c <HAL_RCC_GetPCLK1Freq>
 800ba1e:	6378      	str	r0, [r7, #52]	@ 0x34
 800ba20:	e004      	b.n	800ba2c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800ba22:	f7f8 fb8b 	bl	800413c <HAL_RCC_GetPCLK1Freq>
 800ba26:	4603      	mov	r3, r0
 800ba28:	005b      	lsls	r3, r3, #1
 800ba2a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800ba2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba2e:	4a23      	ldr	r2, [pc, #140]	@ (800babc <HAL_InitTick+0xe8>)
 800ba30:	fba2 2303 	umull	r2, r3, r2, r3
 800ba34:	0c9b      	lsrs	r3, r3, #18
 800ba36:	3b01      	subs	r3, #1
 800ba38:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800ba3a:	4b21      	ldr	r3, [pc, #132]	@ (800bac0 <HAL_InitTick+0xec>)
 800ba3c:	4a21      	ldr	r2, [pc, #132]	@ (800bac4 <HAL_InitTick+0xf0>)
 800ba3e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800ba40:	4b1f      	ldr	r3, [pc, #124]	@ (800bac0 <HAL_InitTick+0xec>)
 800ba42:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800ba46:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800ba48:	4a1d      	ldr	r2, [pc, #116]	@ (800bac0 <HAL_InitTick+0xec>)
 800ba4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba4c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800ba4e:	4b1c      	ldr	r3, [pc, #112]	@ (800bac0 <HAL_InitTick+0xec>)
 800ba50:	2200      	movs	r2, #0
 800ba52:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800ba54:	4b1a      	ldr	r3, [pc, #104]	@ (800bac0 <HAL_InitTick+0xec>)
 800ba56:	2200      	movs	r2, #0
 800ba58:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800ba5a:	4b19      	ldr	r3, [pc, #100]	@ (800bac0 <HAL_InitTick+0xec>)
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800ba60:	4817      	ldr	r0, [pc, #92]	@ (800bac0 <HAL_InitTick+0xec>)
 800ba62:	f7f9 fb8b 	bl	800517c <HAL_TIM_Base_Init>
 800ba66:	4603      	mov	r3, r0
 800ba68:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800ba6c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d11b      	bne.n	800baac <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800ba74:	4812      	ldr	r0, [pc, #72]	@ (800bac0 <HAL_InitTick+0xec>)
 800ba76:	f7f9 fbd1 	bl	800521c <HAL_TIM_Base_Start_IT>
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800ba80:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d111      	bne.n	800baac <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800ba88:	2036      	movs	r0, #54	@ 0x36
 800ba8a:	f7f5 f895 	bl	8000bb8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	2b0f      	cmp	r3, #15
 800ba92:	d808      	bhi.n	800baa6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800ba94:	2200      	movs	r2, #0
 800ba96:	6879      	ldr	r1, [r7, #4]
 800ba98:	2036      	movs	r0, #54	@ 0x36
 800ba9a:	f7f5 f871 	bl	8000b80 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800ba9e:	4a0a      	ldr	r2, [pc, #40]	@ (800bac8 <HAL_InitTick+0xf4>)
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	6013      	str	r3, [r2, #0]
 800baa4:	e002      	b.n	800baac <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800baa6:	2301      	movs	r3, #1
 800baa8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800baac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800bab0:	4618      	mov	r0, r3
 800bab2:	3738      	adds	r7, #56	@ 0x38
 800bab4:	46bd      	mov	sp, r7
 800bab6:	bd80      	pop	{r7, pc}
 800bab8:	40023800 	.word	0x40023800
 800babc:	431bde83 	.word	0x431bde83
 800bac0:	20000368 	.word	0x20000368
 800bac4:	40001000 	.word	0x40001000
 800bac8:	20000000 	.word	0x20000000

0800bacc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800bacc:	b480      	push	{r7}
 800bace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800bad0:	bf00      	nop
 800bad2:	e7fd      	b.n	800bad0 <NMI_Handler+0x4>

0800bad4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800bad4:	b480      	push	{r7}
 800bad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800bad8:	bf00      	nop
 800bada:	e7fd      	b.n	800bad8 <HardFault_Handler+0x4>

0800badc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800badc:	b480      	push	{r7}
 800bade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800bae0:	bf00      	nop
 800bae2:	e7fd      	b.n	800bae0 <MemManage_Handler+0x4>

0800bae4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800bae4:	b480      	push	{r7}
 800bae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800bae8:	bf00      	nop
 800baea:	e7fd      	b.n	800bae8 <BusFault_Handler+0x4>

0800baec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800baec:	b480      	push	{r7}
 800baee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800baf0:	bf00      	nop
 800baf2:	e7fd      	b.n	800baf0 <UsageFault_Handler+0x4>

0800baf4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800baf4:	b480      	push	{r7}
 800baf6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800baf8:	bf00      	nop
 800bafa:	46bd      	mov	sp, r7
 800bafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb00:	4770      	bx	lr
	...

0800bb04 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800bb08:	4802      	ldr	r0, [pc, #8]	@ (800bb14 <TIM6_DAC_IRQHandler+0x10>)
 800bb0a:	f7f9 fbf7 	bl	80052fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800bb0e:	bf00      	nop
 800bb10:	bd80      	pop	{r7, pc}
 800bb12:	bf00      	nop
 800bb14:	20000368 	.word	0x20000368

0800bb18 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 800bb18:	b580      	push	{r7, lr}
 800bb1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 800bb1c:	4802      	ldr	r0, [pc, #8]	@ (800bb28 <OTG_HS_IRQHandler+0x10>)
 800bb1e:	f7f5 fc26 	bl	800136e <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800bb22:	bf00      	nop
 800bb24:	bd80      	pop	{r7, pc}
 800bb26:	bf00      	nop
 800bb28:	20000444 	.word	0x20000444

0800bb2c <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 800bb30:	4802      	ldr	r0, [pc, #8]	@ (800bb3c <LTDC_IRQHandler+0x10>)
 800bb32:	f7f7 fc1f 	bl	8003374 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800bb36:	bf00      	nop
 800bb38:	bd80      	pop	{r7, pc}
 800bb3a:	bf00      	nop
 800bb3c:	20000244 	.word	0x20000244

0800bb40 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 800bb44:	4802      	ldr	r0, [pc, #8]	@ (800bb50 <DMA2D_IRQHandler+0x10>)
 800bb46:	f7f5 f8aa 	bl	8000c9e <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800bb4a:	bf00      	nop
 800bb4c:	bd80      	pop	{r7, pc}
 800bb4e:	bf00      	nop
 800bb50:	20000174 	.word	0x20000174

0800bb54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b086      	sub	sp, #24
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800bb5c:	4a14      	ldr	r2, [pc, #80]	@ (800bbb0 <_sbrk+0x5c>)
 800bb5e:	4b15      	ldr	r3, [pc, #84]	@ (800bbb4 <_sbrk+0x60>)
 800bb60:	1ad3      	subs	r3, r2, r3
 800bb62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800bb64:	697b      	ldr	r3, [r7, #20]
 800bb66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800bb68:	4b13      	ldr	r3, [pc, #76]	@ (800bbb8 <_sbrk+0x64>)
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d102      	bne.n	800bb76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800bb70:	4b11      	ldr	r3, [pc, #68]	@ (800bbb8 <_sbrk+0x64>)
 800bb72:	4a12      	ldr	r2, [pc, #72]	@ (800bbbc <_sbrk+0x68>)
 800bb74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800bb76:	4b10      	ldr	r3, [pc, #64]	@ (800bbb8 <_sbrk+0x64>)
 800bb78:	681a      	ldr	r2, [r3, #0]
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	4413      	add	r3, r2
 800bb7e:	693a      	ldr	r2, [r7, #16]
 800bb80:	429a      	cmp	r2, r3
 800bb82:	d207      	bcs.n	800bb94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800bb84:	f000 fac4 	bl	800c110 <__errno>
 800bb88:	4603      	mov	r3, r0
 800bb8a:	220c      	movs	r2, #12
 800bb8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800bb8e:	f04f 33ff 	mov.w	r3, #4294967295
 800bb92:	e009      	b.n	800bba8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800bb94:	4b08      	ldr	r3, [pc, #32]	@ (800bbb8 <_sbrk+0x64>)
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800bb9a:	4b07      	ldr	r3, [pc, #28]	@ (800bbb8 <_sbrk+0x64>)
 800bb9c:	681a      	ldr	r2, [r3, #0]
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	4413      	add	r3, r2
 800bba2:	4a05      	ldr	r2, [pc, #20]	@ (800bbb8 <_sbrk+0x64>)
 800bba4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800bba6:	68fb      	ldr	r3, [r7, #12]
}
 800bba8:	4618      	mov	r0, r3
 800bbaa:	3718      	adds	r7, #24
 800bbac:	46bd      	mov	sp, r7
 800bbae:	bd80      	pop	{r7, pc}
 800bbb0:	20030000 	.word	0x20030000
 800bbb4:	00000400 	.word	0x00000400
 800bbb8:	200003b0 	.word	0x200003b0
 800bbbc:	20000970 	.word	0x20000970

0800bbc0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800bbc0:	b480      	push	{r7}
 800bbc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800bbc4:	4b06      	ldr	r3, [pc, #24]	@ (800bbe0 <SystemInit+0x20>)
 800bbc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbca:	4a05      	ldr	r2, [pc, #20]	@ (800bbe0 <SystemInit+0x20>)
 800bbcc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bbd0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800bbd4:	bf00      	nop
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbdc:	4770      	bx	lr
 800bbde:	bf00      	nop
 800bbe0:	e000ed00 	.word	0xe000ed00

0800bbe4 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b086      	sub	sp, #24
 800bbe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800bbea:	f107 0308 	add.w	r3, r7, #8
 800bbee:	2200      	movs	r2, #0
 800bbf0:	601a      	str	r2, [r3, #0]
 800bbf2:	605a      	str	r2, [r3, #4]
 800bbf4:	609a      	str	r2, [r3, #8]
 800bbf6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800bbf8:	463b      	mov	r3, r7
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	601a      	str	r2, [r3, #0]
 800bbfe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800bc00:	4b1e      	ldr	r3, [pc, #120]	@ (800bc7c <MX_TIM1_Init+0x98>)
 800bc02:	4a1f      	ldr	r2, [pc, #124]	@ (800bc80 <MX_TIM1_Init+0x9c>)
 800bc04:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800bc06:	4b1d      	ldr	r3, [pc, #116]	@ (800bc7c <MX_TIM1_Init+0x98>)
 800bc08:	2200      	movs	r2, #0
 800bc0a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800bc0c:	4b1b      	ldr	r3, [pc, #108]	@ (800bc7c <MX_TIM1_Init+0x98>)
 800bc0e:	2200      	movs	r2, #0
 800bc10:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800bc12:	4b1a      	ldr	r3, [pc, #104]	@ (800bc7c <MX_TIM1_Init+0x98>)
 800bc14:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bc18:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800bc1a:	4b18      	ldr	r3, [pc, #96]	@ (800bc7c <MX_TIM1_Init+0x98>)
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800bc20:	4b16      	ldr	r3, [pc, #88]	@ (800bc7c <MX_TIM1_Init+0x98>)
 800bc22:	2200      	movs	r2, #0
 800bc24:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800bc26:	4b15      	ldr	r3, [pc, #84]	@ (800bc7c <MX_TIM1_Init+0x98>)
 800bc28:	2200      	movs	r2, #0
 800bc2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800bc2c:	4813      	ldr	r0, [pc, #76]	@ (800bc7c <MX_TIM1_Init+0x98>)
 800bc2e:	f7f9 faa5 	bl	800517c <HAL_TIM_Base_Init>
 800bc32:	4603      	mov	r3, r0
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d001      	beq.n	800bc3c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800bc38:	f7ff fe1c 	bl	800b874 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800bc3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bc40:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800bc42:	f107 0308 	add.w	r3, r7, #8
 800bc46:	4619      	mov	r1, r3
 800bc48:	480c      	ldr	r0, [pc, #48]	@ (800bc7c <MX_TIM1_Init+0x98>)
 800bc4a:	f7f9 fc47 	bl	80054dc <HAL_TIM_ConfigClockSource>
 800bc4e:	4603      	mov	r3, r0
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d001      	beq.n	800bc58 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800bc54:	f7ff fe0e 	bl	800b874 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800bc58:	2300      	movs	r3, #0
 800bc5a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800bc60:	463b      	mov	r3, r7
 800bc62:	4619      	mov	r1, r3
 800bc64:	4805      	ldr	r0, [pc, #20]	@ (800bc7c <MX_TIM1_Init+0x98>)
 800bc66:	f7f9 fe69 	bl	800593c <HAL_TIMEx_MasterConfigSynchronization>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d001      	beq.n	800bc74 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800bc70:	f7ff fe00 	bl	800b874 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800bc74:	bf00      	nop
 800bc76:	3718      	adds	r7, #24
 800bc78:	46bd      	mov	sp, r7
 800bc7a:	bd80      	pop	{r7, pc}
 800bc7c:	200003b4 	.word	0x200003b4
 800bc80:	40010000 	.word	0x40010000

0800bc84 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800bc84:	b480      	push	{r7}
 800bc86:	b085      	sub	sp, #20
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	4a0b      	ldr	r2, [pc, #44]	@ (800bcc0 <HAL_TIM_Base_MspInit+0x3c>)
 800bc92:	4293      	cmp	r3, r2
 800bc94:	d10d      	bne.n	800bcb2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800bc96:	2300      	movs	r3, #0
 800bc98:	60fb      	str	r3, [r7, #12]
 800bc9a:	4b0a      	ldr	r3, [pc, #40]	@ (800bcc4 <HAL_TIM_Base_MspInit+0x40>)
 800bc9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc9e:	4a09      	ldr	r2, [pc, #36]	@ (800bcc4 <HAL_TIM_Base_MspInit+0x40>)
 800bca0:	f043 0301 	orr.w	r3, r3, #1
 800bca4:	6453      	str	r3, [r2, #68]	@ 0x44
 800bca6:	4b07      	ldr	r3, [pc, #28]	@ (800bcc4 <HAL_TIM_Base_MspInit+0x40>)
 800bca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bcaa:	f003 0301 	and.w	r3, r3, #1
 800bcae:	60fb      	str	r3, [r7, #12]
 800bcb0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800bcb2:	bf00      	nop
 800bcb4:	3714      	adds	r7, #20
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcbc:	4770      	bx	lr
 800bcbe:	bf00      	nop
 800bcc0:	40010000 	.word	0x40010000
 800bcc4:	40023800 	.word	0x40023800

0800bcc8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800bccc:	4b11      	ldr	r3, [pc, #68]	@ (800bd14 <MX_USART1_UART_Init+0x4c>)
 800bcce:	4a12      	ldr	r2, [pc, #72]	@ (800bd18 <MX_USART1_UART_Init+0x50>)
 800bcd0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800bcd2:	4b10      	ldr	r3, [pc, #64]	@ (800bd14 <MX_USART1_UART_Init+0x4c>)
 800bcd4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800bcd8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800bcda:	4b0e      	ldr	r3, [pc, #56]	@ (800bd14 <MX_USART1_UART_Init+0x4c>)
 800bcdc:	2200      	movs	r2, #0
 800bcde:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800bce0:	4b0c      	ldr	r3, [pc, #48]	@ (800bd14 <MX_USART1_UART_Init+0x4c>)
 800bce2:	2200      	movs	r2, #0
 800bce4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800bce6:	4b0b      	ldr	r3, [pc, #44]	@ (800bd14 <MX_USART1_UART_Init+0x4c>)
 800bce8:	2200      	movs	r2, #0
 800bcea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800bcec:	4b09      	ldr	r3, [pc, #36]	@ (800bd14 <MX_USART1_UART_Init+0x4c>)
 800bcee:	220c      	movs	r2, #12
 800bcf0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800bcf2:	4b08      	ldr	r3, [pc, #32]	@ (800bd14 <MX_USART1_UART_Init+0x4c>)
 800bcf4:	2200      	movs	r2, #0
 800bcf6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800bcf8:	4b06      	ldr	r3, [pc, #24]	@ (800bd14 <MX_USART1_UART_Init+0x4c>)
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800bcfe:	4805      	ldr	r0, [pc, #20]	@ (800bd14 <MX_USART1_UART_Init+0x4c>)
 800bd00:	f7f9 feac 	bl	8005a5c <HAL_UART_Init>
 800bd04:	4603      	mov	r3, r0
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d001      	beq.n	800bd0e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800bd0a:	f7ff fdb3 	bl	800b874 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800bd0e:	bf00      	nop
 800bd10:	bd80      	pop	{r7, pc}
 800bd12:	bf00      	nop
 800bd14:	200003fc 	.word	0x200003fc
 800bd18:	40011000 	.word	0x40011000

0800bd1c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b08a      	sub	sp, #40	@ 0x28
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bd24:	f107 0314 	add.w	r3, r7, #20
 800bd28:	2200      	movs	r2, #0
 800bd2a:	601a      	str	r2, [r3, #0]
 800bd2c:	605a      	str	r2, [r3, #4]
 800bd2e:	609a      	str	r2, [r3, #8]
 800bd30:	60da      	str	r2, [r3, #12]
 800bd32:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	4a19      	ldr	r2, [pc, #100]	@ (800bda0 <HAL_UART_MspInit+0x84>)
 800bd3a:	4293      	cmp	r3, r2
 800bd3c:	d12c      	bne.n	800bd98 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800bd3e:	2300      	movs	r3, #0
 800bd40:	613b      	str	r3, [r7, #16]
 800bd42:	4b18      	ldr	r3, [pc, #96]	@ (800bda4 <HAL_UART_MspInit+0x88>)
 800bd44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd46:	4a17      	ldr	r2, [pc, #92]	@ (800bda4 <HAL_UART_MspInit+0x88>)
 800bd48:	f043 0310 	orr.w	r3, r3, #16
 800bd4c:	6453      	str	r3, [r2, #68]	@ 0x44
 800bd4e:	4b15      	ldr	r3, [pc, #84]	@ (800bda4 <HAL_UART_MspInit+0x88>)
 800bd50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd52:	f003 0310 	and.w	r3, r3, #16
 800bd56:	613b      	str	r3, [r7, #16]
 800bd58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	60fb      	str	r3, [r7, #12]
 800bd5e:	4b11      	ldr	r3, [pc, #68]	@ (800bda4 <HAL_UART_MspInit+0x88>)
 800bd60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd62:	4a10      	ldr	r2, [pc, #64]	@ (800bda4 <HAL_UART_MspInit+0x88>)
 800bd64:	f043 0301 	orr.w	r3, r3, #1
 800bd68:	6313      	str	r3, [r2, #48]	@ 0x30
 800bd6a:	4b0e      	ldr	r3, [pc, #56]	@ (800bda4 <HAL_UART_MspInit+0x88>)
 800bd6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd6e:	f003 0301 	and.w	r3, r3, #1
 800bd72:	60fb      	str	r3, [r7, #12]
 800bd74:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800bd76:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800bd7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bd7c:	2302      	movs	r3, #2
 800bd7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd80:	2300      	movs	r3, #0
 800bd82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bd84:	2303      	movs	r3, #3
 800bd86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800bd88:	2307      	movs	r3, #7
 800bd8a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bd8c:	f107 0314 	add.w	r3, r7, #20
 800bd90:	4619      	mov	r1, r3
 800bd92:	4805      	ldr	r0, [pc, #20]	@ (800bda8 <HAL_UART_MspInit+0x8c>)
 800bd94:	f7f5 f926 	bl	8000fe4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800bd98:	bf00      	nop
 800bd9a:	3728      	adds	r7, #40	@ 0x28
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	bd80      	pop	{r7, pc}
 800bda0:	40011000 	.word	0x40011000
 800bda4:	40023800 	.word	0x40023800
 800bda8:	40020000 	.word	0x40020000

0800bdac <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	b082      	sub	sp, #8
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bdba:	4618      	mov	r0, r3
 800bdbc:	f7fa fe3c 	bl	8006a38 <USBH_LL_IncTimer>
}
 800bdc0:	bf00      	nop
 800bdc2:	3708      	adds	r7, #8
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	bd80      	pop	{r7, pc}

0800bdc8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b082      	sub	sp, #8
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	f7fa fe7c 	bl	8006ad4 <USBH_LL_Connect>
}
 800bddc:	bf00      	nop
 800bdde:	3708      	adds	r7, #8
 800bde0:	46bd      	mov	sp, r7
 800bde2:	bd80      	pop	{r7, pc}

0800bde4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b082      	sub	sp, #8
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bdf2:	4618      	mov	r0, r3
 800bdf4:	f7fa fe89 	bl	8006b0a <USBH_LL_Disconnect>
}
 800bdf8:	bf00      	nop
 800bdfa:	3708      	adds	r7, #8
 800bdfc:	46bd      	mov	sp, r7
 800bdfe:	bd80      	pop	{r7, pc}

0800be00 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b082      	sub	sp, #8
 800be04:	af00      	add	r7, sp, #0
 800be06:	6078      	str	r0, [r7, #4]
 800be08:	460b      	mov	r3, r1
 800be0a:	70fb      	strb	r3, [r7, #3]
 800be0c:	4613      	mov	r3, r2
 800be0e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800be16:	4618      	mov	r0, r3
 800be18:	f7fa fec8 	bl	8006bac <USBH_LL_NotifyURBChange>
#endif
}
 800be1c:	bf00      	nop
 800be1e:	3708      	adds	r7, #8
 800be20:	46bd      	mov	sp, r7
 800be22:	bd80      	pop	{r7, pc}

0800be24 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800be24:	b580      	push	{r7, lr}
 800be26:	b082      	sub	sp, #8
 800be28:	af00      	add	r7, sp, #0
 800be2a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800be32:	4618      	mov	r0, r3
 800be34:	f7fa fe2a 	bl	8006a8c <USBH_LL_PortEnabled>
}
 800be38:	bf00      	nop
 800be3a:	3708      	adds	r7, #8
 800be3c:	46bd      	mov	sp, r7
 800be3e:	bd80      	pop	{r7, pc}

0800be40 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800be40:	b580      	push	{r7, lr}
 800be42:	b082      	sub	sp, #8
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800be4e:	4618      	mov	r0, r3
 800be50:	f7fa fe2e 	bl	8006ab0 <USBH_LL_PortDisabled>
}
 800be54:	bf00      	nop
 800be56:	3708      	adds	r7, #8
 800be58:	46bd      	mov	sp, r7
 800be5a:	bd80      	pop	{r7, pc}

0800be5c <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800be5c:	b580      	push	{r7, lr}
 800be5e:	b084      	sub	sp, #16
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be64:	2300      	movs	r3, #0
 800be66:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800be68:	2300      	movs	r3, #0
 800be6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800be72:	4618      	mov	r0, r3
 800be74:	f7f5 fb8b 	bl	800158e <HAL_HCD_Stop>
 800be78:	4603      	mov	r3, r0
 800be7a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800be7c:	7bfb      	ldrb	r3, [r7, #15]
 800be7e:	4618      	mov	r0, r3
 800be80:	f000 f808 	bl	800be94 <USBH_Get_USB_Status>
 800be84:	4603      	mov	r3, r0
 800be86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be88:	7bbb      	ldrb	r3, [r7, #14]
}
 800be8a:	4618      	mov	r0, r3
 800be8c:	3710      	adds	r7, #16
 800be8e:	46bd      	mov	sp, r7
 800be90:	bd80      	pop	{r7, pc}
	...

0800be94 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800be94:	b480      	push	{r7}
 800be96:	b085      	sub	sp, #20
 800be98:	af00      	add	r7, sp, #0
 800be9a:	4603      	mov	r3, r0
 800be9c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800be9e:	2300      	movs	r3, #0
 800bea0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bea2:	79fb      	ldrb	r3, [r7, #7]
 800bea4:	2b03      	cmp	r3, #3
 800bea6:	d817      	bhi.n	800bed8 <USBH_Get_USB_Status+0x44>
 800bea8:	a201      	add	r2, pc, #4	@ (adr r2, 800beb0 <USBH_Get_USB_Status+0x1c>)
 800beaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800beae:	bf00      	nop
 800beb0:	0800bec1 	.word	0x0800bec1
 800beb4:	0800bec7 	.word	0x0800bec7
 800beb8:	0800becd 	.word	0x0800becd
 800bebc:	0800bed3 	.word	0x0800bed3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800bec0:	2300      	movs	r3, #0
 800bec2:	73fb      	strb	r3, [r7, #15]
    break;
 800bec4:	e00b      	b.n	800bede <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800bec6:	2302      	movs	r3, #2
 800bec8:	73fb      	strb	r3, [r7, #15]
    break;
 800beca:	e008      	b.n	800bede <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800becc:	2301      	movs	r3, #1
 800bece:	73fb      	strb	r3, [r7, #15]
    break;
 800bed0:	e005      	b.n	800bede <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800bed2:	2302      	movs	r3, #2
 800bed4:	73fb      	strb	r3, [r7, #15]
    break;
 800bed6:	e002      	b.n	800bede <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800bed8:	2302      	movs	r3, #2
 800beda:	73fb      	strb	r3, [r7, #15]
    break;
 800bedc:	bf00      	nop
  }
  return usb_status;
 800bede:	7bfb      	ldrb	r3, [r7, #15]
}
 800bee0:	4618      	mov	r0, r3
 800bee2:	3714      	adds	r7, #20
 800bee4:	46bd      	mov	sp, r7
 800bee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beea:	4770      	bx	lr

0800beec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800beec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800bf24 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800bef0:	f7ff fe66 	bl	800bbc0 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800bef4:	480c      	ldr	r0, [pc, #48]	@ (800bf28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800bef6:	490d      	ldr	r1, [pc, #52]	@ (800bf2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800bef8:	4a0d      	ldr	r2, [pc, #52]	@ (800bf30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800befa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800befc:	e002      	b.n	800bf04 <LoopCopyDataInit>

0800befe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800befe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800bf00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800bf02:	3304      	adds	r3, #4

0800bf04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800bf04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800bf06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800bf08:	d3f9      	bcc.n	800befe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800bf0a:	4a0a      	ldr	r2, [pc, #40]	@ (800bf34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800bf0c:	4c0a      	ldr	r4, [pc, #40]	@ (800bf38 <LoopFillZerobss+0x22>)
  movs r3, #0
 800bf0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 800bf10:	e001      	b.n	800bf16 <LoopFillZerobss>

0800bf12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800bf12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800bf14:	3204      	adds	r2, #4

0800bf16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800bf16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800bf18:	d3fb      	bcc.n	800bf12 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800bf1a:	f000 f8ff 	bl	800c11c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800bf1e:	f7ff fb69 	bl	800b5f4 <main>
  bx  lr    
 800bf22:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800bf24:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800bf28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800bf2c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800bf30:	0800dae0 	.word	0x0800dae0
  ldr r2, =_sbss
 800bf34:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800bf38:	2000096c 	.word	0x2000096c

0800bf3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800bf3c:	e7fe      	b.n	800bf3c <ADC_IRQHandler>
	...

0800bf40 <sbrk_aligned>:
 800bf40:	b570      	push	{r4, r5, r6, lr}
 800bf42:	4e0f      	ldr	r6, [pc, #60]	@ (800bf80 <sbrk_aligned+0x40>)
 800bf44:	460c      	mov	r4, r1
 800bf46:	6831      	ldr	r1, [r6, #0]
 800bf48:	4605      	mov	r5, r0
 800bf4a:	b911      	cbnz	r1, 800bf52 <sbrk_aligned+0x12>
 800bf4c:	f000 f8d0 	bl	800c0f0 <_sbrk_r>
 800bf50:	6030      	str	r0, [r6, #0]
 800bf52:	4621      	mov	r1, r4
 800bf54:	4628      	mov	r0, r5
 800bf56:	f000 f8cb 	bl	800c0f0 <_sbrk_r>
 800bf5a:	1c43      	adds	r3, r0, #1
 800bf5c:	d103      	bne.n	800bf66 <sbrk_aligned+0x26>
 800bf5e:	f04f 34ff 	mov.w	r4, #4294967295
 800bf62:	4620      	mov	r0, r4
 800bf64:	bd70      	pop	{r4, r5, r6, pc}
 800bf66:	1cc4      	adds	r4, r0, #3
 800bf68:	f024 0403 	bic.w	r4, r4, #3
 800bf6c:	42a0      	cmp	r0, r4
 800bf6e:	d0f8      	beq.n	800bf62 <sbrk_aligned+0x22>
 800bf70:	1a21      	subs	r1, r4, r0
 800bf72:	4628      	mov	r0, r5
 800bf74:	f000 f8bc 	bl	800c0f0 <_sbrk_r>
 800bf78:	3001      	adds	r0, #1
 800bf7a:	d1f2      	bne.n	800bf62 <sbrk_aligned+0x22>
 800bf7c:	e7ef      	b.n	800bf5e <sbrk_aligned+0x1e>
 800bf7e:	bf00      	nop
 800bf80:	20000824 	.word	0x20000824

0800bf84 <_malloc_r>:
 800bf84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf88:	1ccd      	adds	r5, r1, #3
 800bf8a:	f025 0503 	bic.w	r5, r5, #3
 800bf8e:	3508      	adds	r5, #8
 800bf90:	2d0c      	cmp	r5, #12
 800bf92:	bf38      	it	cc
 800bf94:	250c      	movcc	r5, #12
 800bf96:	2d00      	cmp	r5, #0
 800bf98:	4606      	mov	r6, r0
 800bf9a:	db01      	blt.n	800bfa0 <_malloc_r+0x1c>
 800bf9c:	42a9      	cmp	r1, r5
 800bf9e:	d904      	bls.n	800bfaa <_malloc_r+0x26>
 800bfa0:	230c      	movs	r3, #12
 800bfa2:	6033      	str	r3, [r6, #0]
 800bfa4:	2000      	movs	r0, #0
 800bfa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bfaa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c080 <_malloc_r+0xfc>
 800bfae:	f000 f869 	bl	800c084 <__malloc_lock>
 800bfb2:	f8d8 3000 	ldr.w	r3, [r8]
 800bfb6:	461c      	mov	r4, r3
 800bfb8:	bb44      	cbnz	r4, 800c00c <_malloc_r+0x88>
 800bfba:	4629      	mov	r1, r5
 800bfbc:	4630      	mov	r0, r6
 800bfbe:	f7ff ffbf 	bl	800bf40 <sbrk_aligned>
 800bfc2:	1c43      	adds	r3, r0, #1
 800bfc4:	4604      	mov	r4, r0
 800bfc6:	d158      	bne.n	800c07a <_malloc_r+0xf6>
 800bfc8:	f8d8 4000 	ldr.w	r4, [r8]
 800bfcc:	4627      	mov	r7, r4
 800bfce:	2f00      	cmp	r7, #0
 800bfd0:	d143      	bne.n	800c05a <_malloc_r+0xd6>
 800bfd2:	2c00      	cmp	r4, #0
 800bfd4:	d04b      	beq.n	800c06e <_malloc_r+0xea>
 800bfd6:	6823      	ldr	r3, [r4, #0]
 800bfd8:	4639      	mov	r1, r7
 800bfda:	4630      	mov	r0, r6
 800bfdc:	eb04 0903 	add.w	r9, r4, r3
 800bfe0:	f000 f886 	bl	800c0f0 <_sbrk_r>
 800bfe4:	4581      	cmp	r9, r0
 800bfe6:	d142      	bne.n	800c06e <_malloc_r+0xea>
 800bfe8:	6821      	ldr	r1, [r4, #0]
 800bfea:	1a6d      	subs	r5, r5, r1
 800bfec:	4629      	mov	r1, r5
 800bfee:	4630      	mov	r0, r6
 800bff0:	f7ff ffa6 	bl	800bf40 <sbrk_aligned>
 800bff4:	3001      	adds	r0, #1
 800bff6:	d03a      	beq.n	800c06e <_malloc_r+0xea>
 800bff8:	6823      	ldr	r3, [r4, #0]
 800bffa:	442b      	add	r3, r5
 800bffc:	6023      	str	r3, [r4, #0]
 800bffe:	f8d8 3000 	ldr.w	r3, [r8]
 800c002:	685a      	ldr	r2, [r3, #4]
 800c004:	bb62      	cbnz	r2, 800c060 <_malloc_r+0xdc>
 800c006:	f8c8 7000 	str.w	r7, [r8]
 800c00a:	e00f      	b.n	800c02c <_malloc_r+0xa8>
 800c00c:	6822      	ldr	r2, [r4, #0]
 800c00e:	1b52      	subs	r2, r2, r5
 800c010:	d420      	bmi.n	800c054 <_malloc_r+0xd0>
 800c012:	2a0b      	cmp	r2, #11
 800c014:	d917      	bls.n	800c046 <_malloc_r+0xc2>
 800c016:	1961      	adds	r1, r4, r5
 800c018:	42a3      	cmp	r3, r4
 800c01a:	6025      	str	r5, [r4, #0]
 800c01c:	bf18      	it	ne
 800c01e:	6059      	strne	r1, [r3, #4]
 800c020:	6863      	ldr	r3, [r4, #4]
 800c022:	bf08      	it	eq
 800c024:	f8c8 1000 	streq.w	r1, [r8]
 800c028:	5162      	str	r2, [r4, r5]
 800c02a:	604b      	str	r3, [r1, #4]
 800c02c:	4630      	mov	r0, r6
 800c02e:	f000 f82f 	bl	800c090 <__malloc_unlock>
 800c032:	f104 000b 	add.w	r0, r4, #11
 800c036:	1d23      	adds	r3, r4, #4
 800c038:	f020 0007 	bic.w	r0, r0, #7
 800c03c:	1ac2      	subs	r2, r0, r3
 800c03e:	bf1c      	itt	ne
 800c040:	1a1b      	subne	r3, r3, r0
 800c042:	50a3      	strne	r3, [r4, r2]
 800c044:	e7af      	b.n	800bfa6 <_malloc_r+0x22>
 800c046:	6862      	ldr	r2, [r4, #4]
 800c048:	42a3      	cmp	r3, r4
 800c04a:	bf0c      	ite	eq
 800c04c:	f8c8 2000 	streq.w	r2, [r8]
 800c050:	605a      	strne	r2, [r3, #4]
 800c052:	e7eb      	b.n	800c02c <_malloc_r+0xa8>
 800c054:	4623      	mov	r3, r4
 800c056:	6864      	ldr	r4, [r4, #4]
 800c058:	e7ae      	b.n	800bfb8 <_malloc_r+0x34>
 800c05a:	463c      	mov	r4, r7
 800c05c:	687f      	ldr	r7, [r7, #4]
 800c05e:	e7b6      	b.n	800bfce <_malloc_r+0x4a>
 800c060:	461a      	mov	r2, r3
 800c062:	685b      	ldr	r3, [r3, #4]
 800c064:	42a3      	cmp	r3, r4
 800c066:	d1fb      	bne.n	800c060 <_malloc_r+0xdc>
 800c068:	2300      	movs	r3, #0
 800c06a:	6053      	str	r3, [r2, #4]
 800c06c:	e7de      	b.n	800c02c <_malloc_r+0xa8>
 800c06e:	230c      	movs	r3, #12
 800c070:	6033      	str	r3, [r6, #0]
 800c072:	4630      	mov	r0, r6
 800c074:	f000 f80c 	bl	800c090 <__malloc_unlock>
 800c078:	e794      	b.n	800bfa4 <_malloc_r+0x20>
 800c07a:	6005      	str	r5, [r0, #0]
 800c07c:	e7d6      	b.n	800c02c <_malloc_r+0xa8>
 800c07e:	bf00      	nop
 800c080:	20000828 	.word	0x20000828

0800c084 <__malloc_lock>:
 800c084:	4801      	ldr	r0, [pc, #4]	@ (800c08c <__malloc_lock+0x8>)
 800c086:	f000 b86d 	b.w	800c164 <__retarget_lock_acquire_recursive>
 800c08a:	bf00      	nop
 800c08c:	20000968 	.word	0x20000968

0800c090 <__malloc_unlock>:
 800c090:	4801      	ldr	r0, [pc, #4]	@ (800c098 <__malloc_unlock+0x8>)
 800c092:	f000 b868 	b.w	800c166 <__retarget_lock_release_recursive>
 800c096:	bf00      	nop
 800c098:	20000968 	.word	0x20000968

0800c09c <siprintf>:
 800c09c:	b40e      	push	{r1, r2, r3}
 800c09e:	b510      	push	{r4, lr}
 800c0a0:	b09d      	sub	sp, #116	@ 0x74
 800c0a2:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c0a4:	9002      	str	r0, [sp, #8]
 800c0a6:	9006      	str	r0, [sp, #24]
 800c0a8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c0ac:	480a      	ldr	r0, [pc, #40]	@ (800c0d8 <siprintf+0x3c>)
 800c0ae:	9107      	str	r1, [sp, #28]
 800c0b0:	9104      	str	r1, [sp, #16]
 800c0b2:	490a      	ldr	r1, [pc, #40]	@ (800c0dc <siprintf+0x40>)
 800c0b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0b8:	9105      	str	r1, [sp, #20]
 800c0ba:	2400      	movs	r4, #0
 800c0bc:	a902      	add	r1, sp, #8
 800c0be:	6800      	ldr	r0, [r0, #0]
 800c0c0:	9301      	str	r3, [sp, #4]
 800c0c2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c0c4:	f000 f904 	bl	800c2d0 <_svfiprintf_r>
 800c0c8:	9b02      	ldr	r3, [sp, #8]
 800c0ca:	701c      	strb	r4, [r3, #0]
 800c0cc:	b01d      	add	sp, #116	@ 0x74
 800c0ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c0d2:	b003      	add	sp, #12
 800c0d4:	4770      	bx	lr
 800c0d6:	bf00      	nop
 800c0d8:	20000010 	.word	0x20000010
 800c0dc:	ffff0208 	.word	0xffff0208

0800c0e0 <memset>:
 800c0e0:	4402      	add	r2, r0
 800c0e2:	4603      	mov	r3, r0
 800c0e4:	4293      	cmp	r3, r2
 800c0e6:	d100      	bne.n	800c0ea <memset+0xa>
 800c0e8:	4770      	bx	lr
 800c0ea:	f803 1b01 	strb.w	r1, [r3], #1
 800c0ee:	e7f9      	b.n	800c0e4 <memset+0x4>

0800c0f0 <_sbrk_r>:
 800c0f0:	b538      	push	{r3, r4, r5, lr}
 800c0f2:	4d06      	ldr	r5, [pc, #24]	@ (800c10c <_sbrk_r+0x1c>)
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	4604      	mov	r4, r0
 800c0f8:	4608      	mov	r0, r1
 800c0fa:	602b      	str	r3, [r5, #0]
 800c0fc:	f7ff fd2a 	bl	800bb54 <_sbrk>
 800c100:	1c43      	adds	r3, r0, #1
 800c102:	d102      	bne.n	800c10a <_sbrk_r+0x1a>
 800c104:	682b      	ldr	r3, [r5, #0]
 800c106:	b103      	cbz	r3, 800c10a <_sbrk_r+0x1a>
 800c108:	6023      	str	r3, [r4, #0]
 800c10a:	bd38      	pop	{r3, r4, r5, pc}
 800c10c:	20000964 	.word	0x20000964

0800c110 <__errno>:
 800c110:	4b01      	ldr	r3, [pc, #4]	@ (800c118 <__errno+0x8>)
 800c112:	6818      	ldr	r0, [r3, #0]
 800c114:	4770      	bx	lr
 800c116:	bf00      	nop
 800c118:	20000010 	.word	0x20000010

0800c11c <__libc_init_array>:
 800c11c:	b570      	push	{r4, r5, r6, lr}
 800c11e:	4d0d      	ldr	r5, [pc, #52]	@ (800c154 <__libc_init_array+0x38>)
 800c120:	4c0d      	ldr	r4, [pc, #52]	@ (800c158 <__libc_init_array+0x3c>)
 800c122:	1b64      	subs	r4, r4, r5
 800c124:	10a4      	asrs	r4, r4, #2
 800c126:	2600      	movs	r6, #0
 800c128:	42a6      	cmp	r6, r4
 800c12a:	d109      	bne.n	800c140 <__libc_init_array+0x24>
 800c12c:	4d0b      	ldr	r5, [pc, #44]	@ (800c15c <__libc_init_array+0x40>)
 800c12e:	4c0c      	ldr	r4, [pc, #48]	@ (800c160 <__libc_init_array+0x44>)
 800c130:	f000 fba6 	bl	800c880 <_init>
 800c134:	1b64      	subs	r4, r4, r5
 800c136:	10a4      	asrs	r4, r4, #2
 800c138:	2600      	movs	r6, #0
 800c13a:	42a6      	cmp	r6, r4
 800c13c:	d105      	bne.n	800c14a <__libc_init_array+0x2e>
 800c13e:	bd70      	pop	{r4, r5, r6, pc}
 800c140:	f855 3b04 	ldr.w	r3, [r5], #4
 800c144:	4798      	blx	r3
 800c146:	3601      	adds	r6, #1
 800c148:	e7ee      	b.n	800c128 <__libc_init_array+0xc>
 800c14a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c14e:	4798      	blx	r3
 800c150:	3601      	adds	r6, #1
 800c152:	e7f2      	b.n	800c13a <__libc_init_array+0x1e>
 800c154:	0800dad8 	.word	0x0800dad8
 800c158:	0800dad8 	.word	0x0800dad8
 800c15c:	0800dad8 	.word	0x0800dad8
 800c160:	0800dadc 	.word	0x0800dadc

0800c164 <__retarget_lock_acquire_recursive>:
 800c164:	4770      	bx	lr

0800c166 <__retarget_lock_release_recursive>:
 800c166:	4770      	bx	lr

0800c168 <memcpy>:
 800c168:	440a      	add	r2, r1
 800c16a:	4291      	cmp	r1, r2
 800c16c:	f100 33ff 	add.w	r3, r0, #4294967295
 800c170:	d100      	bne.n	800c174 <memcpy+0xc>
 800c172:	4770      	bx	lr
 800c174:	b510      	push	{r4, lr}
 800c176:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c17a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c17e:	4291      	cmp	r1, r2
 800c180:	d1f9      	bne.n	800c176 <memcpy+0xe>
 800c182:	bd10      	pop	{r4, pc}

0800c184 <_free_r>:
 800c184:	b538      	push	{r3, r4, r5, lr}
 800c186:	4605      	mov	r5, r0
 800c188:	2900      	cmp	r1, #0
 800c18a:	d041      	beq.n	800c210 <_free_r+0x8c>
 800c18c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c190:	1f0c      	subs	r4, r1, #4
 800c192:	2b00      	cmp	r3, #0
 800c194:	bfb8      	it	lt
 800c196:	18e4      	addlt	r4, r4, r3
 800c198:	f7ff ff74 	bl	800c084 <__malloc_lock>
 800c19c:	4a1d      	ldr	r2, [pc, #116]	@ (800c214 <_free_r+0x90>)
 800c19e:	6813      	ldr	r3, [r2, #0]
 800c1a0:	b933      	cbnz	r3, 800c1b0 <_free_r+0x2c>
 800c1a2:	6063      	str	r3, [r4, #4]
 800c1a4:	6014      	str	r4, [r2, #0]
 800c1a6:	4628      	mov	r0, r5
 800c1a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c1ac:	f7ff bf70 	b.w	800c090 <__malloc_unlock>
 800c1b0:	42a3      	cmp	r3, r4
 800c1b2:	d908      	bls.n	800c1c6 <_free_r+0x42>
 800c1b4:	6820      	ldr	r0, [r4, #0]
 800c1b6:	1821      	adds	r1, r4, r0
 800c1b8:	428b      	cmp	r3, r1
 800c1ba:	bf01      	itttt	eq
 800c1bc:	6819      	ldreq	r1, [r3, #0]
 800c1be:	685b      	ldreq	r3, [r3, #4]
 800c1c0:	1809      	addeq	r1, r1, r0
 800c1c2:	6021      	streq	r1, [r4, #0]
 800c1c4:	e7ed      	b.n	800c1a2 <_free_r+0x1e>
 800c1c6:	461a      	mov	r2, r3
 800c1c8:	685b      	ldr	r3, [r3, #4]
 800c1ca:	b10b      	cbz	r3, 800c1d0 <_free_r+0x4c>
 800c1cc:	42a3      	cmp	r3, r4
 800c1ce:	d9fa      	bls.n	800c1c6 <_free_r+0x42>
 800c1d0:	6811      	ldr	r1, [r2, #0]
 800c1d2:	1850      	adds	r0, r2, r1
 800c1d4:	42a0      	cmp	r0, r4
 800c1d6:	d10b      	bne.n	800c1f0 <_free_r+0x6c>
 800c1d8:	6820      	ldr	r0, [r4, #0]
 800c1da:	4401      	add	r1, r0
 800c1dc:	1850      	adds	r0, r2, r1
 800c1de:	4283      	cmp	r3, r0
 800c1e0:	6011      	str	r1, [r2, #0]
 800c1e2:	d1e0      	bne.n	800c1a6 <_free_r+0x22>
 800c1e4:	6818      	ldr	r0, [r3, #0]
 800c1e6:	685b      	ldr	r3, [r3, #4]
 800c1e8:	6053      	str	r3, [r2, #4]
 800c1ea:	4408      	add	r0, r1
 800c1ec:	6010      	str	r0, [r2, #0]
 800c1ee:	e7da      	b.n	800c1a6 <_free_r+0x22>
 800c1f0:	d902      	bls.n	800c1f8 <_free_r+0x74>
 800c1f2:	230c      	movs	r3, #12
 800c1f4:	602b      	str	r3, [r5, #0]
 800c1f6:	e7d6      	b.n	800c1a6 <_free_r+0x22>
 800c1f8:	6820      	ldr	r0, [r4, #0]
 800c1fa:	1821      	adds	r1, r4, r0
 800c1fc:	428b      	cmp	r3, r1
 800c1fe:	bf04      	itt	eq
 800c200:	6819      	ldreq	r1, [r3, #0]
 800c202:	685b      	ldreq	r3, [r3, #4]
 800c204:	6063      	str	r3, [r4, #4]
 800c206:	bf04      	itt	eq
 800c208:	1809      	addeq	r1, r1, r0
 800c20a:	6021      	streq	r1, [r4, #0]
 800c20c:	6054      	str	r4, [r2, #4]
 800c20e:	e7ca      	b.n	800c1a6 <_free_r+0x22>
 800c210:	bd38      	pop	{r3, r4, r5, pc}
 800c212:	bf00      	nop
 800c214:	20000828 	.word	0x20000828

0800c218 <__ssputs_r>:
 800c218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c21c:	688e      	ldr	r6, [r1, #8]
 800c21e:	461f      	mov	r7, r3
 800c220:	42be      	cmp	r6, r7
 800c222:	680b      	ldr	r3, [r1, #0]
 800c224:	4682      	mov	sl, r0
 800c226:	460c      	mov	r4, r1
 800c228:	4690      	mov	r8, r2
 800c22a:	d82d      	bhi.n	800c288 <__ssputs_r+0x70>
 800c22c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c230:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c234:	d026      	beq.n	800c284 <__ssputs_r+0x6c>
 800c236:	6965      	ldr	r5, [r4, #20]
 800c238:	6909      	ldr	r1, [r1, #16]
 800c23a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c23e:	eba3 0901 	sub.w	r9, r3, r1
 800c242:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c246:	1c7b      	adds	r3, r7, #1
 800c248:	444b      	add	r3, r9
 800c24a:	106d      	asrs	r5, r5, #1
 800c24c:	429d      	cmp	r5, r3
 800c24e:	bf38      	it	cc
 800c250:	461d      	movcc	r5, r3
 800c252:	0553      	lsls	r3, r2, #21
 800c254:	d527      	bpl.n	800c2a6 <__ssputs_r+0x8e>
 800c256:	4629      	mov	r1, r5
 800c258:	f7ff fe94 	bl	800bf84 <_malloc_r>
 800c25c:	4606      	mov	r6, r0
 800c25e:	b360      	cbz	r0, 800c2ba <__ssputs_r+0xa2>
 800c260:	6921      	ldr	r1, [r4, #16]
 800c262:	464a      	mov	r2, r9
 800c264:	f7ff ff80 	bl	800c168 <memcpy>
 800c268:	89a3      	ldrh	r3, [r4, #12]
 800c26a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c26e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c272:	81a3      	strh	r3, [r4, #12]
 800c274:	6126      	str	r6, [r4, #16]
 800c276:	6165      	str	r5, [r4, #20]
 800c278:	444e      	add	r6, r9
 800c27a:	eba5 0509 	sub.w	r5, r5, r9
 800c27e:	6026      	str	r6, [r4, #0]
 800c280:	60a5      	str	r5, [r4, #8]
 800c282:	463e      	mov	r6, r7
 800c284:	42be      	cmp	r6, r7
 800c286:	d900      	bls.n	800c28a <__ssputs_r+0x72>
 800c288:	463e      	mov	r6, r7
 800c28a:	6820      	ldr	r0, [r4, #0]
 800c28c:	4632      	mov	r2, r6
 800c28e:	4641      	mov	r1, r8
 800c290:	f000 faa6 	bl	800c7e0 <memmove>
 800c294:	68a3      	ldr	r3, [r4, #8]
 800c296:	1b9b      	subs	r3, r3, r6
 800c298:	60a3      	str	r3, [r4, #8]
 800c29a:	6823      	ldr	r3, [r4, #0]
 800c29c:	4433      	add	r3, r6
 800c29e:	6023      	str	r3, [r4, #0]
 800c2a0:	2000      	movs	r0, #0
 800c2a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2a6:	462a      	mov	r2, r5
 800c2a8:	f000 fab4 	bl	800c814 <_realloc_r>
 800c2ac:	4606      	mov	r6, r0
 800c2ae:	2800      	cmp	r0, #0
 800c2b0:	d1e0      	bne.n	800c274 <__ssputs_r+0x5c>
 800c2b2:	6921      	ldr	r1, [r4, #16]
 800c2b4:	4650      	mov	r0, sl
 800c2b6:	f7ff ff65 	bl	800c184 <_free_r>
 800c2ba:	230c      	movs	r3, #12
 800c2bc:	f8ca 3000 	str.w	r3, [sl]
 800c2c0:	89a3      	ldrh	r3, [r4, #12]
 800c2c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2c6:	81a3      	strh	r3, [r4, #12]
 800c2c8:	f04f 30ff 	mov.w	r0, #4294967295
 800c2cc:	e7e9      	b.n	800c2a2 <__ssputs_r+0x8a>
	...

0800c2d0 <_svfiprintf_r>:
 800c2d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2d4:	4698      	mov	r8, r3
 800c2d6:	898b      	ldrh	r3, [r1, #12]
 800c2d8:	061b      	lsls	r3, r3, #24
 800c2da:	b09d      	sub	sp, #116	@ 0x74
 800c2dc:	4607      	mov	r7, r0
 800c2de:	460d      	mov	r5, r1
 800c2e0:	4614      	mov	r4, r2
 800c2e2:	d510      	bpl.n	800c306 <_svfiprintf_r+0x36>
 800c2e4:	690b      	ldr	r3, [r1, #16]
 800c2e6:	b973      	cbnz	r3, 800c306 <_svfiprintf_r+0x36>
 800c2e8:	2140      	movs	r1, #64	@ 0x40
 800c2ea:	f7ff fe4b 	bl	800bf84 <_malloc_r>
 800c2ee:	6028      	str	r0, [r5, #0]
 800c2f0:	6128      	str	r0, [r5, #16]
 800c2f2:	b930      	cbnz	r0, 800c302 <_svfiprintf_r+0x32>
 800c2f4:	230c      	movs	r3, #12
 800c2f6:	603b      	str	r3, [r7, #0]
 800c2f8:	f04f 30ff 	mov.w	r0, #4294967295
 800c2fc:	b01d      	add	sp, #116	@ 0x74
 800c2fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c302:	2340      	movs	r3, #64	@ 0x40
 800c304:	616b      	str	r3, [r5, #20]
 800c306:	2300      	movs	r3, #0
 800c308:	9309      	str	r3, [sp, #36]	@ 0x24
 800c30a:	2320      	movs	r3, #32
 800c30c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c310:	f8cd 800c 	str.w	r8, [sp, #12]
 800c314:	2330      	movs	r3, #48	@ 0x30
 800c316:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c4b4 <_svfiprintf_r+0x1e4>
 800c31a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c31e:	f04f 0901 	mov.w	r9, #1
 800c322:	4623      	mov	r3, r4
 800c324:	469a      	mov	sl, r3
 800c326:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c32a:	b10a      	cbz	r2, 800c330 <_svfiprintf_r+0x60>
 800c32c:	2a25      	cmp	r2, #37	@ 0x25
 800c32e:	d1f9      	bne.n	800c324 <_svfiprintf_r+0x54>
 800c330:	ebba 0b04 	subs.w	fp, sl, r4
 800c334:	d00b      	beq.n	800c34e <_svfiprintf_r+0x7e>
 800c336:	465b      	mov	r3, fp
 800c338:	4622      	mov	r2, r4
 800c33a:	4629      	mov	r1, r5
 800c33c:	4638      	mov	r0, r7
 800c33e:	f7ff ff6b 	bl	800c218 <__ssputs_r>
 800c342:	3001      	adds	r0, #1
 800c344:	f000 80a7 	beq.w	800c496 <_svfiprintf_r+0x1c6>
 800c348:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c34a:	445a      	add	r2, fp
 800c34c:	9209      	str	r2, [sp, #36]	@ 0x24
 800c34e:	f89a 3000 	ldrb.w	r3, [sl]
 800c352:	2b00      	cmp	r3, #0
 800c354:	f000 809f 	beq.w	800c496 <_svfiprintf_r+0x1c6>
 800c358:	2300      	movs	r3, #0
 800c35a:	f04f 32ff 	mov.w	r2, #4294967295
 800c35e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c362:	f10a 0a01 	add.w	sl, sl, #1
 800c366:	9304      	str	r3, [sp, #16]
 800c368:	9307      	str	r3, [sp, #28]
 800c36a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c36e:	931a      	str	r3, [sp, #104]	@ 0x68
 800c370:	4654      	mov	r4, sl
 800c372:	2205      	movs	r2, #5
 800c374:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c378:	484e      	ldr	r0, [pc, #312]	@ (800c4b4 <_svfiprintf_r+0x1e4>)
 800c37a:	f7f3 ff41 	bl	8000200 <memchr>
 800c37e:	9a04      	ldr	r2, [sp, #16]
 800c380:	b9d8      	cbnz	r0, 800c3ba <_svfiprintf_r+0xea>
 800c382:	06d0      	lsls	r0, r2, #27
 800c384:	bf44      	itt	mi
 800c386:	2320      	movmi	r3, #32
 800c388:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c38c:	0711      	lsls	r1, r2, #28
 800c38e:	bf44      	itt	mi
 800c390:	232b      	movmi	r3, #43	@ 0x2b
 800c392:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c396:	f89a 3000 	ldrb.w	r3, [sl]
 800c39a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c39c:	d015      	beq.n	800c3ca <_svfiprintf_r+0xfa>
 800c39e:	9a07      	ldr	r2, [sp, #28]
 800c3a0:	4654      	mov	r4, sl
 800c3a2:	2000      	movs	r0, #0
 800c3a4:	f04f 0c0a 	mov.w	ip, #10
 800c3a8:	4621      	mov	r1, r4
 800c3aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c3ae:	3b30      	subs	r3, #48	@ 0x30
 800c3b0:	2b09      	cmp	r3, #9
 800c3b2:	d94b      	bls.n	800c44c <_svfiprintf_r+0x17c>
 800c3b4:	b1b0      	cbz	r0, 800c3e4 <_svfiprintf_r+0x114>
 800c3b6:	9207      	str	r2, [sp, #28]
 800c3b8:	e014      	b.n	800c3e4 <_svfiprintf_r+0x114>
 800c3ba:	eba0 0308 	sub.w	r3, r0, r8
 800c3be:	fa09 f303 	lsl.w	r3, r9, r3
 800c3c2:	4313      	orrs	r3, r2
 800c3c4:	9304      	str	r3, [sp, #16]
 800c3c6:	46a2      	mov	sl, r4
 800c3c8:	e7d2      	b.n	800c370 <_svfiprintf_r+0xa0>
 800c3ca:	9b03      	ldr	r3, [sp, #12]
 800c3cc:	1d19      	adds	r1, r3, #4
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	9103      	str	r1, [sp, #12]
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	bfbb      	ittet	lt
 800c3d6:	425b      	neglt	r3, r3
 800c3d8:	f042 0202 	orrlt.w	r2, r2, #2
 800c3dc:	9307      	strge	r3, [sp, #28]
 800c3de:	9307      	strlt	r3, [sp, #28]
 800c3e0:	bfb8      	it	lt
 800c3e2:	9204      	strlt	r2, [sp, #16]
 800c3e4:	7823      	ldrb	r3, [r4, #0]
 800c3e6:	2b2e      	cmp	r3, #46	@ 0x2e
 800c3e8:	d10a      	bne.n	800c400 <_svfiprintf_r+0x130>
 800c3ea:	7863      	ldrb	r3, [r4, #1]
 800c3ec:	2b2a      	cmp	r3, #42	@ 0x2a
 800c3ee:	d132      	bne.n	800c456 <_svfiprintf_r+0x186>
 800c3f0:	9b03      	ldr	r3, [sp, #12]
 800c3f2:	1d1a      	adds	r2, r3, #4
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	9203      	str	r2, [sp, #12]
 800c3f8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c3fc:	3402      	adds	r4, #2
 800c3fe:	9305      	str	r3, [sp, #20]
 800c400:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c4c4 <_svfiprintf_r+0x1f4>
 800c404:	7821      	ldrb	r1, [r4, #0]
 800c406:	2203      	movs	r2, #3
 800c408:	4650      	mov	r0, sl
 800c40a:	f7f3 fef9 	bl	8000200 <memchr>
 800c40e:	b138      	cbz	r0, 800c420 <_svfiprintf_r+0x150>
 800c410:	9b04      	ldr	r3, [sp, #16]
 800c412:	eba0 000a 	sub.w	r0, r0, sl
 800c416:	2240      	movs	r2, #64	@ 0x40
 800c418:	4082      	lsls	r2, r0
 800c41a:	4313      	orrs	r3, r2
 800c41c:	3401      	adds	r4, #1
 800c41e:	9304      	str	r3, [sp, #16]
 800c420:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c424:	4824      	ldr	r0, [pc, #144]	@ (800c4b8 <_svfiprintf_r+0x1e8>)
 800c426:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c42a:	2206      	movs	r2, #6
 800c42c:	f7f3 fee8 	bl	8000200 <memchr>
 800c430:	2800      	cmp	r0, #0
 800c432:	d036      	beq.n	800c4a2 <_svfiprintf_r+0x1d2>
 800c434:	4b21      	ldr	r3, [pc, #132]	@ (800c4bc <_svfiprintf_r+0x1ec>)
 800c436:	bb1b      	cbnz	r3, 800c480 <_svfiprintf_r+0x1b0>
 800c438:	9b03      	ldr	r3, [sp, #12]
 800c43a:	3307      	adds	r3, #7
 800c43c:	f023 0307 	bic.w	r3, r3, #7
 800c440:	3308      	adds	r3, #8
 800c442:	9303      	str	r3, [sp, #12]
 800c444:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c446:	4433      	add	r3, r6
 800c448:	9309      	str	r3, [sp, #36]	@ 0x24
 800c44a:	e76a      	b.n	800c322 <_svfiprintf_r+0x52>
 800c44c:	fb0c 3202 	mla	r2, ip, r2, r3
 800c450:	460c      	mov	r4, r1
 800c452:	2001      	movs	r0, #1
 800c454:	e7a8      	b.n	800c3a8 <_svfiprintf_r+0xd8>
 800c456:	2300      	movs	r3, #0
 800c458:	3401      	adds	r4, #1
 800c45a:	9305      	str	r3, [sp, #20]
 800c45c:	4619      	mov	r1, r3
 800c45e:	f04f 0c0a 	mov.w	ip, #10
 800c462:	4620      	mov	r0, r4
 800c464:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c468:	3a30      	subs	r2, #48	@ 0x30
 800c46a:	2a09      	cmp	r2, #9
 800c46c:	d903      	bls.n	800c476 <_svfiprintf_r+0x1a6>
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d0c6      	beq.n	800c400 <_svfiprintf_r+0x130>
 800c472:	9105      	str	r1, [sp, #20]
 800c474:	e7c4      	b.n	800c400 <_svfiprintf_r+0x130>
 800c476:	fb0c 2101 	mla	r1, ip, r1, r2
 800c47a:	4604      	mov	r4, r0
 800c47c:	2301      	movs	r3, #1
 800c47e:	e7f0      	b.n	800c462 <_svfiprintf_r+0x192>
 800c480:	ab03      	add	r3, sp, #12
 800c482:	9300      	str	r3, [sp, #0]
 800c484:	462a      	mov	r2, r5
 800c486:	4b0e      	ldr	r3, [pc, #56]	@ (800c4c0 <_svfiprintf_r+0x1f0>)
 800c488:	a904      	add	r1, sp, #16
 800c48a:	4638      	mov	r0, r7
 800c48c:	f3af 8000 	nop.w
 800c490:	1c42      	adds	r2, r0, #1
 800c492:	4606      	mov	r6, r0
 800c494:	d1d6      	bne.n	800c444 <_svfiprintf_r+0x174>
 800c496:	89ab      	ldrh	r3, [r5, #12]
 800c498:	065b      	lsls	r3, r3, #25
 800c49a:	f53f af2d 	bmi.w	800c2f8 <_svfiprintf_r+0x28>
 800c49e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c4a0:	e72c      	b.n	800c2fc <_svfiprintf_r+0x2c>
 800c4a2:	ab03      	add	r3, sp, #12
 800c4a4:	9300      	str	r3, [sp, #0]
 800c4a6:	462a      	mov	r2, r5
 800c4a8:	4b05      	ldr	r3, [pc, #20]	@ (800c4c0 <_svfiprintf_r+0x1f0>)
 800c4aa:	a904      	add	r1, sp, #16
 800c4ac:	4638      	mov	r0, r7
 800c4ae:	f000 f879 	bl	800c5a4 <_printf_i>
 800c4b2:	e7ed      	b.n	800c490 <_svfiprintf_r+0x1c0>
 800c4b4:	0800da9c 	.word	0x0800da9c
 800c4b8:	0800daa6 	.word	0x0800daa6
 800c4bc:	00000000 	.word	0x00000000
 800c4c0:	0800c219 	.word	0x0800c219
 800c4c4:	0800daa2 	.word	0x0800daa2

0800c4c8 <_printf_common>:
 800c4c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4cc:	4616      	mov	r6, r2
 800c4ce:	4698      	mov	r8, r3
 800c4d0:	688a      	ldr	r2, [r1, #8]
 800c4d2:	690b      	ldr	r3, [r1, #16]
 800c4d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c4d8:	4293      	cmp	r3, r2
 800c4da:	bfb8      	it	lt
 800c4dc:	4613      	movlt	r3, r2
 800c4de:	6033      	str	r3, [r6, #0]
 800c4e0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c4e4:	4607      	mov	r7, r0
 800c4e6:	460c      	mov	r4, r1
 800c4e8:	b10a      	cbz	r2, 800c4ee <_printf_common+0x26>
 800c4ea:	3301      	adds	r3, #1
 800c4ec:	6033      	str	r3, [r6, #0]
 800c4ee:	6823      	ldr	r3, [r4, #0]
 800c4f0:	0699      	lsls	r1, r3, #26
 800c4f2:	bf42      	ittt	mi
 800c4f4:	6833      	ldrmi	r3, [r6, #0]
 800c4f6:	3302      	addmi	r3, #2
 800c4f8:	6033      	strmi	r3, [r6, #0]
 800c4fa:	6825      	ldr	r5, [r4, #0]
 800c4fc:	f015 0506 	ands.w	r5, r5, #6
 800c500:	d106      	bne.n	800c510 <_printf_common+0x48>
 800c502:	f104 0a19 	add.w	sl, r4, #25
 800c506:	68e3      	ldr	r3, [r4, #12]
 800c508:	6832      	ldr	r2, [r6, #0]
 800c50a:	1a9b      	subs	r3, r3, r2
 800c50c:	42ab      	cmp	r3, r5
 800c50e:	dc26      	bgt.n	800c55e <_printf_common+0x96>
 800c510:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c514:	6822      	ldr	r2, [r4, #0]
 800c516:	3b00      	subs	r3, #0
 800c518:	bf18      	it	ne
 800c51a:	2301      	movne	r3, #1
 800c51c:	0692      	lsls	r2, r2, #26
 800c51e:	d42b      	bmi.n	800c578 <_printf_common+0xb0>
 800c520:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c524:	4641      	mov	r1, r8
 800c526:	4638      	mov	r0, r7
 800c528:	47c8      	blx	r9
 800c52a:	3001      	adds	r0, #1
 800c52c:	d01e      	beq.n	800c56c <_printf_common+0xa4>
 800c52e:	6823      	ldr	r3, [r4, #0]
 800c530:	6922      	ldr	r2, [r4, #16]
 800c532:	f003 0306 	and.w	r3, r3, #6
 800c536:	2b04      	cmp	r3, #4
 800c538:	bf02      	ittt	eq
 800c53a:	68e5      	ldreq	r5, [r4, #12]
 800c53c:	6833      	ldreq	r3, [r6, #0]
 800c53e:	1aed      	subeq	r5, r5, r3
 800c540:	68a3      	ldr	r3, [r4, #8]
 800c542:	bf0c      	ite	eq
 800c544:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c548:	2500      	movne	r5, #0
 800c54a:	4293      	cmp	r3, r2
 800c54c:	bfc4      	itt	gt
 800c54e:	1a9b      	subgt	r3, r3, r2
 800c550:	18ed      	addgt	r5, r5, r3
 800c552:	2600      	movs	r6, #0
 800c554:	341a      	adds	r4, #26
 800c556:	42b5      	cmp	r5, r6
 800c558:	d11a      	bne.n	800c590 <_printf_common+0xc8>
 800c55a:	2000      	movs	r0, #0
 800c55c:	e008      	b.n	800c570 <_printf_common+0xa8>
 800c55e:	2301      	movs	r3, #1
 800c560:	4652      	mov	r2, sl
 800c562:	4641      	mov	r1, r8
 800c564:	4638      	mov	r0, r7
 800c566:	47c8      	blx	r9
 800c568:	3001      	adds	r0, #1
 800c56a:	d103      	bne.n	800c574 <_printf_common+0xac>
 800c56c:	f04f 30ff 	mov.w	r0, #4294967295
 800c570:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c574:	3501      	adds	r5, #1
 800c576:	e7c6      	b.n	800c506 <_printf_common+0x3e>
 800c578:	18e1      	adds	r1, r4, r3
 800c57a:	1c5a      	adds	r2, r3, #1
 800c57c:	2030      	movs	r0, #48	@ 0x30
 800c57e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c582:	4422      	add	r2, r4
 800c584:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c588:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c58c:	3302      	adds	r3, #2
 800c58e:	e7c7      	b.n	800c520 <_printf_common+0x58>
 800c590:	2301      	movs	r3, #1
 800c592:	4622      	mov	r2, r4
 800c594:	4641      	mov	r1, r8
 800c596:	4638      	mov	r0, r7
 800c598:	47c8      	blx	r9
 800c59a:	3001      	adds	r0, #1
 800c59c:	d0e6      	beq.n	800c56c <_printf_common+0xa4>
 800c59e:	3601      	adds	r6, #1
 800c5a0:	e7d9      	b.n	800c556 <_printf_common+0x8e>
	...

0800c5a4 <_printf_i>:
 800c5a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c5a8:	7e0f      	ldrb	r7, [r1, #24]
 800c5aa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c5ac:	2f78      	cmp	r7, #120	@ 0x78
 800c5ae:	4691      	mov	r9, r2
 800c5b0:	4680      	mov	r8, r0
 800c5b2:	460c      	mov	r4, r1
 800c5b4:	469a      	mov	sl, r3
 800c5b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c5ba:	d807      	bhi.n	800c5cc <_printf_i+0x28>
 800c5bc:	2f62      	cmp	r7, #98	@ 0x62
 800c5be:	d80a      	bhi.n	800c5d6 <_printf_i+0x32>
 800c5c0:	2f00      	cmp	r7, #0
 800c5c2:	f000 80d1 	beq.w	800c768 <_printf_i+0x1c4>
 800c5c6:	2f58      	cmp	r7, #88	@ 0x58
 800c5c8:	f000 80b8 	beq.w	800c73c <_printf_i+0x198>
 800c5cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c5d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c5d4:	e03a      	b.n	800c64c <_printf_i+0xa8>
 800c5d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c5da:	2b15      	cmp	r3, #21
 800c5dc:	d8f6      	bhi.n	800c5cc <_printf_i+0x28>
 800c5de:	a101      	add	r1, pc, #4	@ (adr r1, 800c5e4 <_printf_i+0x40>)
 800c5e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c5e4:	0800c63d 	.word	0x0800c63d
 800c5e8:	0800c651 	.word	0x0800c651
 800c5ec:	0800c5cd 	.word	0x0800c5cd
 800c5f0:	0800c5cd 	.word	0x0800c5cd
 800c5f4:	0800c5cd 	.word	0x0800c5cd
 800c5f8:	0800c5cd 	.word	0x0800c5cd
 800c5fc:	0800c651 	.word	0x0800c651
 800c600:	0800c5cd 	.word	0x0800c5cd
 800c604:	0800c5cd 	.word	0x0800c5cd
 800c608:	0800c5cd 	.word	0x0800c5cd
 800c60c:	0800c5cd 	.word	0x0800c5cd
 800c610:	0800c74f 	.word	0x0800c74f
 800c614:	0800c67b 	.word	0x0800c67b
 800c618:	0800c709 	.word	0x0800c709
 800c61c:	0800c5cd 	.word	0x0800c5cd
 800c620:	0800c5cd 	.word	0x0800c5cd
 800c624:	0800c771 	.word	0x0800c771
 800c628:	0800c5cd 	.word	0x0800c5cd
 800c62c:	0800c67b 	.word	0x0800c67b
 800c630:	0800c5cd 	.word	0x0800c5cd
 800c634:	0800c5cd 	.word	0x0800c5cd
 800c638:	0800c711 	.word	0x0800c711
 800c63c:	6833      	ldr	r3, [r6, #0]
 800c63e:	1d1a      	adds	r2, r3, #4
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	6032      	str	r2, [r6, #0]
 800c644:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c648:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c64c:	2301      	movs	r3, #1
 800c64e:	e09c      	b.n	800c78a <_printf_i+0x1e6>
 800c650:	6833      	ldr	r3, [r6, #0]
 800c652:	6820      	ldr	r0, [r4, #0]
 800c654:	1d19      	adds	r1, r3, #4
 800c656:	6031      	str	r1, [r6, #0]
 800c658:	0606      	lsls	r6, r0, #24
 800c65a:	d501      	bpl.n	800c660 <_printf_i+0xbc>
 800c65c:	681d      	ldr	r5, [r3, #0]
 800c65e:	e003      	b.n	800c668 <_printf_i+0xc4>
 800c660:	0645      	lsls	r5, r0, #25
 800c662:	d5fb      	bpl.n	800c65c <_printf_i+0xb8>
 800c664:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c668:	2d00      	cmp	r5, #0
 800c66a:	da03      	bge.n	800c674 <_printf_i+0xd0>
 800c66c:	232d      	movs	r3, #45	@ 0x2d
 800c66e:	426d      	negs	r5, r5
 800c670:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c674:	4858      	ldr	r0, [pc, #352]	@ (800c7d8 <_printf_i+0x234>)
 800c676:	230a      	movs	r3, #10
 800c678:	e011      	b.n	800c69e <_printf_i+0xfa>
 800c67a:	6821      	ldr	r1, [r4, #0]
 800c67c:	6833      	ldr	r3, [r6, #0]
 800c67e:	0608      	lsls	r0, r1, #24
 800c680:	f853 5b04 	ldr.w	r5, [r3], #4
 800c684:	d402      	bmi.n	800c68c <_printf_i+0xe8>
 800c686:	0649      	lsls	r1, r1, #25
 800c688:	bf48      	it	mi
 800c68a:	b2ad      	uxthmi	r5, r5
 800c68c:	2f6f      	cmp	r7, #111	@ 0x6f
 800c68e:	4852      	ldr	r0, [pc, #328]	@ (800c7d8 <_printf_i+0x234>)
 800c690:	6033      	str	r3, [r6, #0]
 800c692:	bf14      	ite	ne
 800c694:	230a      	movne	r3, #10
 800c696:	2308      	moveq	r3, #8
 800c698:	2100      	movs	r1, #0
 800c69a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c69e:	6866      	ldr	r6, [r4, #4]
 800c6a0:	60a6      	str	r6, [r4, #8]
 800c6a2:	2e00      	cmp	r6, #0
 800c6a4:	db05      	blt.n	800c6b2 <_printf_i+0x10e>
 800c6a6:	6821      	ldr	r1, [r4, #0]
 800c6a8:	432e      	orrs	r6, r5
 800c6aa:	f021 0104 	bic.w	r1, r1, #4
 800c6ae:	6021      	str	r1, [r4, #0]
 800c6b0:	d04b      	beq.n	800c74a <_printf_i+0x1a6>
 800c6b2:	4616      	mov	r6, r2
 800c6b4:	fbb5 f1f3 	udiv	r1, r5, r3
 800c6b8:	fb03 5711 	mls	r7, r3, r1, r5
 800c6bc:	5dc7      	ldrb	r7, [r0, r7]
 800c6be:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c6c2:	462f      	mov	r7, r5
 800c6c4:	42bb      	cmp	r3, r7
 800c6c6:	460d      	mov	r5, r1
 800c6c8:	d9f4      	bls.n	800c6b4 <_printf_i+0x110>
 800c6ca:	2b08      	cmp	r3, #8
 800c6cc:	d10b      	bne.n	800c6e6 <_printf_i+0x142>
 800c6ce:	6823      	ldr	r3, [r4, #0]
 800c6d0:	07df      	lsls	r7, r3, #31
 800c6d2:	d508      	bpl.n	800c6e6 <_printf_i+0x142>
 800c6d4:	6923      	ldr	r3, [r4, #16]
 800c6d6:	6861      	ldr	r1, [r4, #4]
 800c6d8:	4299      	cmp	r1, r3
 800c6da:	bfde      	ittt	le
 800c6dc:	2330      	movle	r3, #48	@ 0x30
 800c6de:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c6e2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c6e6:	1b92      	subs	r2, r2, r6
 800c6e8:	6122      	str	r2, [r4, #16]
 800c6ea:	f8cd a000 	str.w	sl, [sp]
 800c6ee:	464b      	mov	r3, r9
 800c6f0:	aa03      	add	r2, sp, #12
 800c6f2:	4621      	mov	r1, r4
 800c6f4:	4640      	mov	r0, r8
 800c6f6:	f7ff fee7 	bl	800c4c8 <_printf_common>
 800c6fa:	3001      	adds	r0, #1
 800c6fc:	d14a      	bne.n	800c794 <_printf_i+0x1f0>
 800c6fe:	f04f 30ff 	mov.w	r0, #4294967295
 800c702:	b004      	add	sp, #16
 800c704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c708:	6823      	ldr	r3, [r4, #0]
 800c70a:	f043 0320 	orr.w	r3, r3, #32
 800c70e:	6023      	str	r3, [r4, #0]
 800c710:	4832      	ldr	r0, [pc, #200]	@ (800c7dc <_printf_i+0x238>)
 800c712:	2778      	movs	r7, #120	@ 0x78
 800c714:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c718:	6823      	ldr	r3, [r4, #0]
 800c71a:	6831      	ldr	r1, [r6, #0]
 800c71c:	061f      	lsls	r7, r3, #24
 800c71e:	f851 5b04 	ldr.w	r5, [r1], #4
 800c722:	d402      	bmi.n	800c72a <_printf_i+0x186>
 800c724:	065f      	lsls	r7, r3, #25
 800c726:	bf48      	it	mi
 800c728:	b2ad      	uxthmi	r5, r5
 800c72a:	6031      	str	r1, [r6, #0]
 800c72c:	07d9      	lsls	r1, r3, #31
 800c72e:	bf44      	itt	mi
 800c730:	f043 0320 	orrmi.w	r3, r3, #32
 800c734:	6023      	strmi	r3, [r4, #0]
 800c736:	b11d      	cbz	r5, 800c740 <_printf_i+0x19c>
 800c738:	2310      	movs	r3, #16
 800c73a:	e7ad      	b.n	800c698 <_printf_i+0xf4>
 800c73c:	4826      	ldr	r0, [pc, #152]	@ (800c7d8 <_printf_i+0x234>)
 800c73e:	e7e9      	b.n	800c714 <_printf_i+0x170>
 800c740:	6823      	ldr	r3, [r4, #0]
 800c742:	f023 0320 	bic.w	r3, r3, #32
 800c746:	6023      	str	r3, [r4, #0]
 800c748:	e7f6      	b.n	800c738 <_printf_i+0x194>
 800c74a:	4616      	mov	r6, r2
 800c74c:	e7bd      	b.n	800c6ca <_printf_i+0x126>
 800c74e:	6833      	ldr	r3, [r6, #0]
 800c750:	6825      	ldr	r5, [r4, #0]
 800c752:	6961      	ldr	r1, [r4, #20]
 800c754:	1d18      	adds	r0, r3, #4
 800c756:	6030      	str	r0, [r6, #0]
 800c758:	062e      	lsls	r6, r5, #24
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	d501      	bpl.n	800c762 <_printf_i+0x1be>
 800c75e:	6019      	str	r1, [r3, #0]
 800c760:	e002      	b.n	800c768 <_printf_i+0x1c4>
 800c762:	0668      	lsls	r0, r5, #25
 800c764:	d5fb      	bpl.n	800c75e <_printf_i+0x1ba>
 800c766:	8019      	strh	r1, [r3, #0]
 800c768:	2300      	movs	r3, #0
 800c76a:	6123      	str	r3, [r4, #16]
 800c76c:	4616      	mov	r6, r2
 800c76e:	e7bc      	b.n	800c6ea <_printf_i+0x146>
 800c770:	6833      	ldr	r3, [r6, #0]
 800c772:	1d1a      	adds	r2, r3, #4
 800c774:	6032      	str	r2, [r6, #0]
 800c776:	681e      	ldr	r6, [r3, #0]
 800c778:	6862      	ldr	r2, [r4, #4]
 800c77a:	2100      	movs	r1, #0
 800c77c:	4630      	mov	r0, r6
 800c77e:	f7f3 fd3f 	bl	8000200 <memchr>
 800c782:	b108      	cbz	r0, 800c788 <_printf_i+0x1e4>
 800c784:	1b80      	subs	r0, r0, r6
 800c786:	6060      	str	r0, [r4, #4]
 800c788:	6863      	ldr	r3, [r4, #4]
 800c78a:	6123      	str	r3, [r4, #16]
 800c78c:	2300      	movs	r3, #0
 800c78e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c792:	e7aa      	b.n	800c6ea <_printf_i+0x146>
 800c794:	6923      	ldr	r3, [r4, #16]
 800c796:	4632      	mov	r2, r6
 800c798:	4649      	mov	r1, r9
 800c79a:	4640      	mov	r0, r8
 800c79c:	47d0      	blx	sl
 800c79e:	3001      	adds	r0, #1
 800c7a0:	d0ad      	beq.n	800c6fe <_printf_i+0x15a>
 800c7a2:	6823      	ldr	r3, [r4, #0]
 800c7a4:	079b      	lsls	r3, r3, #30
 800c7a6:	d413      	bmi.n	800c7d0 <_printf_i+0x22c>
 800c7a8:	68e0      	ldr	r0, [r4, #12]
 800c7aa:	9b03      	ldr	r3, [sp, #12]
 800c7ac:	4298      	cmp	r0, r3
 800c7ae:	bfb8      	it	lt
 800c7b0:	4618      	movlt	r0, r3
 800c7b2:	e7a6      	b.n	800c702 <_printf_i+0x15e>
 800c7b4:	2301      	movs	r3, #1
 800c7b6:	4632      	mov	r2, r6
 800c7b8:	4649      	mov	r1, r9
 800c7ba:	4640      	mov	r0, r8
 800c7bc:	47d0      	blx	sl
 800c7be:	3001      	adds	r0, #1
 800c7c0:	d09d      	beq.n	800c6fe <_printf_i+0x15a>
 800c7c2:	3501      	adds	r5, #1
 800c7c4:	68e3      	ldr	r3, [r4, #12]
 800c7c6:	9903      	ldr	r1, [sp, #12]
 800c7c8:	1a5b      	subs	r3, r3, r1
 800c7ca:	42ab      	cmp	r3, r5
 800c7cc:	dcf2      	bgt.n	800c7b4 <_printf_i+0x210>
 800c7ce:	e7eb      	b.n	800c7a8 <_printf_i+0x204>
 800c7d0:	2500      	movs	r5, #0
 800c7d2:	f104 0619 	add.w	r6, r4, #25
 800c7d6:	e7f5      	b.n	800c7c4 <_printf_i+0x220>
 800c7d8:	0800daad 	.word	0x0800daad
 800c7dc:	0800dabe 	.word	0x0800dabe

0800c7e0 <memmove>:
 800c7e0:	4288      	cmp	r0, r1
 800c7e2:	b510      	push	{r4, lr}
 800c7e4:	eb01 0402 	add.w	r4, r1, r2
 800c7e8:	d902      	bls.n	800c7f0 <memmove+0x10>
 800c7ea:	4284      	cmp	r4, r0
 800c7ec:	4623      	mov	r3, r4
 800c7ee:	d807      	bhi.n	800c800 <memmove+0x20>
 800c7f0:	1e43      	subs	r3, r0, #1
 800c7f2:	42a1      	cmp	r1, r4
 800c7f4:	d008      	beq.n	800c808 <memmove+0x28>
 800c7f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c7fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c7fe:	e7f8      	b.n	800c7f2 <memmove+0x12>
 800c800:	4402      	add	r2, r0
 800c802:	4601      	mov	r1, r0
 800c804:	428a      	cmp	r2, r1
 800c806:	d100      	bne.n	800c80a <memmove+0x2a>
 800c808:	bd10      	pop	{r4, pc}
 800c80a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c80e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c812:	e7f7      	b.n	800c804 <memmove+0x24>

0800c814 <_realloc_r>:
 800c814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c818:	4607      	mov	r7, r0
 800c81a:	4614      	mov	r4, r2
 800c81c:	460d      	mov	r5, r1
 800c81e:	b921      	cbnz	r1, 800c82a <_realloc_r+0x16>
 800c820:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c824:	4611      	mov	r1, r2
 800c826:	f7ff bbad 	b.w	800bf84 <_malloc_r>
 800c82a:	b92a      	cbnz	r2, 800c838 <_realloc_r+0x24>
 800c82c:	f7ff fcaa 	bl	800c184 <_free_r>
 800c830:	4625      	mov	r5, r4
 800c832:	4628      	mov	r0, r5
 800c834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c838:	f000 f81a 	bl	800c870 <_malloc_usable_size_r>
 800c83c:	4284      	cmp	r4, r0
 800c83e:	4606      	mov	r6, r0
 800c840:	d802      	bhi.n	800c848 <_realloc_r+0x34>
 800c842:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c846:	d8f4      	bhi.n	800c832 <_realloc_r+0x1e>
 800c848:	4621      	mov	r1, r4
 800c84a:	4638      	mov	r0, r7
 800c84c:	f7ff fb9a 	bl	800bf84 <_malloc_r>
 800c850:	4680      	mov	r8, r0
 800c852:	b908      	cbnz	r0, 800c858 <_realloc_r+0x44>
 800c854:	4645      	mov	r5, r8
 800c856:	e7ec      	b.n	800c832 <_realloc_r+0x1e>
 800c858:	42b4      	cmp	r4, r6
 800c85a:	4622      	mov	r2, r4
 800c85c:	4629      	mov	r1, r5
 800c85e:	bf28      	it	cs
 800c860:	4632      	movcs	r2, r6
 800c862:	f7ff fc81 	bl	800c168 <memcpy>
 800c866:	4629      	mov	r1, r5
 800c868:	4638      	mov	r0, r7
 800c86a:	f7ff fc8b 	bl	800c184 <_free_r>
 800c86e:	e7f1      	b.n	800c854 <_realloc_r+0x40>

0800c870 <_malloc_usable_size_r>:
 800c870:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c874:	1f18      	subs	r0, r3, #4
 800c876:	2b00      	cmp	r3, #0
 800c878:	bfbc      	itt	lt
 800c87a:	580b      	ldrlt	r3, [r1, r0]
 800c87c:	18c0      	addlt	r0, r0, r3
 800c87e:	4770      	bx	lr

0800c880 <_init>:
 800c880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c882:	bf00      	nop
 800c884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c886:	bc08      	pop	{r3}
 800c888:	469e      	mov	lr, r3
 800c88a:	4770      	bx	lr

0800c88c <_fini>:
 800c88c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c88e:	bf00      	nop
 800c890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c892:	bc08      	pop	{r3}
 800c894:	469e      	mov	lr, r3
 800c896:	4770      	bx	lr
