<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Kernel Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a7936cebdaba9d77c4c3d3241f8b7c535"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8310b0c2b61cd745d3840d39d74e06b4"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a6b3e8756b09400c9e300eff4fb5e1b26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a6b3e8756b09400c9e300eff4fb5e1b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17227f6b4956d58497b25e4dc2cecf4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:a17227f6b4956d58497b25e4dc2cecf4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#a17227f6b4956d58497b25e4dc2cecf4a">More...</a><br /></td></tr>
<tr class="separator:a17227f6b4956d58497b25e4dc2cecf4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af616cdf32109478e7249715f3456b3e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:af616cdf32109478e7249715f3456b3e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#af616cdf32109478e7249715f3456b3e3">More...</a><br /></td></tr>
<tr class="separator:af616cdf32109478e7249715f3456b3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4382b5e4fb3192cbf28530e7b9f95a6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a4382b5e4fb3192cbf28530e7b9f95a6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#a4382b5e4fb3192cbf28530e7b9f95a6f">More...</a><br /></td></tr>
<tr class="separator:a4382b5e4fb3192cbf28530e7b9f95a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871f241e8508cc4464d4632c4d2212bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a871f241e8508cc4464d4632c4d2212bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#a871f241e8508cc4464d4632c4d2212bb">More...</a><br /></td></tr>
<tr class="separator:a871f241e8508cc4464d4632c4d2212bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fc3a92609932cff3dbd8332b64723df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a0fc3a92609932cff3dbd8332b64723df"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#a0fc3a92609932cff3dbd8332b64723df">More...</a><br /></td></tr>
<tr class="separator:a0fc3a92609932cff3dbd8332b64723df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488f17ad33306ecde28e36137b9463c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a488f17ad33306ecde28e36137b9463c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#a488f17ad33306ecde28e36137b9463c6">More...</a><br /></td></tr>
<tr class="separator:a488f17ad33306ecde28e36137b9463c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef6f0fca40b7e30f315978fbb445c40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:adef6f0fca40b7e30f315978fbb445c40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#adef6f0fca40b7e30f315978fbb445c40">More...</a><br /></td></tr>
<tr class="separator:adef6f0fca40b7e30f315978fbb445c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9117e0fbcbc3fcd2d94490aea183266c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a9117e0fbcbc3fcd2d94490aea183266c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#a9117e0fbcbc3fcd2d94490aea183266c">More...</a><br /></td></tr>
<tr class="separator:a9117e0fbcbc3fcd2d94490aea183266c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d41920d1bdbc215d9c702d9ebc0c48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:ad8d41920d1bdbc215d9c702d9ebc0c48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#ad8d41920d1bdbc215d9c702d9ebc0c48">More...</a><br /></td></tr>
<tr class="separator:ad8d41920d1bdbc215d9c702d9ebc0c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a623e63ceff83c6816d0010b180d67867"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a623e63ceff83c6816d0010b180d67867"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#a623e63ceff83c6816d0010b180d67867">More...</a><br /></td></tr>
<tr class="separator:a623e63ceff83c6816d0010b180d67867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26da0801eed2a4f30f16b8ebd6560a39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a26da0801eed2a4f30f16b8ebd6560a39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#a26da0801eed2a4f30f16b8ebd6560a39">More...</a><br /></td></tr>
<tr class="separator:a26da0801eed2a4f30f16b8ebd6560a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01da755f7bd634ad35f4bc784ea60c82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:a01da755f7bd634ad35f4bc784ea60c82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#a01da755f7bd634ad35f4bc784ea60c82">More...</a><br /></td></tr>
<tr class="separator:a01da755f7bd634ad35f4bc784ea60c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06d571251055b69ce5285b10053e249e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a06d571251055b69ce5285b10053e249e"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#a06d571251055b69ce5285b10053e249e">More...</a><br /></td></tr>
<tr class="separator:a06d571251055b69ce5285b10053e249e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addab48e32791ed0e6b30f3ebb1918b76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:addab48e32791ed0e6b30f3ebb1918b76"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#addab48e32791ed0e6b30f3ebb1918b76">More...</a><br /></td></tr>
<tr class="separator:addab48e32791ed0e6b30f3ebb1918b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbaab6538fd91dab88ea8581394580f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:adbaab6538fd91dab88ea8581394580f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#adbaab6538fd91dab88ea8581394580f2">More...</a><br /></td></tr>
<tr class="separator:adbaab6538fd91dab88ea8581394580f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d2782b6f69472d2bb0cfb60f96d977"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:a55d2782b6f69472d2bb0cfb60f96d977"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#a55d2782b6f69472d2bb0cfb60f96d977">More...</a><br /></td></tr>
<tr class="separator:a55d2782b6f69472d2bb0cfb60f96d977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca925d7d54a877b1927712ab1cd4f877"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:aca925d7d54a877b1927712ab1cd4f877"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#aca925d7d54a877b1927712ab1cd4f877">More...</a><br /></td></tr>
<tr class="separator:aca925d7d54a877b1927712ab1cd4f877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ff6a4d15ef176cdf06792556b39eec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a5ff6a4d15ef176cdf06792556b39eec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#a5ff6a4d15ef176cdf06792556b39eec1">More...</a><br /></td></tr>
<tr class="separator:a5ff6a4d15ef176cdf06792556b39eec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1024f336e0af45f639662ebd9f1477d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a1024f336e0af45f639662ebd9f1477d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#a1024f336e0af45f639662ebd9f1477d4">More...</a><br /></td></tr>
<tr class="separator:a1024f336e0af45f639662ebd9f1477d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1478170ef9d3512cc0a6fcbeb633be5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:af1478170ef9d3512cc0a6fcbeb633be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#af1478170ef9d3512cc0a6fcbeb633be5">More...</a><br /></td></tr>
<tr class="separator:af1478170ef9d3512cc0a6fcbeb633be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac929ac1437a795d4e0eb0a654a839b08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:ac929ac1437a795d4e0eb0a654a839b08"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../db/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d338.html#ac929ac1437a795d4e0eb0a654a839b08">More...</a><br /></td></tr>
<tr class="separator:ac929ac1437a795d4e0eb0a654a839b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8310b0c2b61cd745d3840d39d74e06b4"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8310b0c2b61cd745d3840d39d74e06b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a306606758084a272fd0426b2e3405328"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a306606758084a272fd0426b2e3405328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7936cebdaba9d77c4c3d3241f8b7c535"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7936cebdaba9d77c4c3d3241f8b7c535">EAX</a></td></tr>
<tr class="separator:a7936cebdaba9d77c4c3d3241f8b7c535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca23ce1678d5fd543fe213085c44f9b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a4d994171ad19c66e1532dcaf72a0e74c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afbe8a1193946fad741fb13660c8ef490"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:afbe8a1193946fad741fb13660c8ef490"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d331_1_1_0d361.html#afbe8a1193946fad741fb13660c8ef490">More...</a><br /></td></tr>
<tr class="separator:afbe8a1193946fad741fb13660c8ef490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b8ad2784adb14b1c89715bc39f53a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a70b8ad2784adb14b1c89715bc39f53a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/d10/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d331_1_1_0d361.html#a70b8ad2784adb14b1c89715bc39f53a3">More...</a><br /></td></tr>
<tr class="separator:a70b8ad2784adb14b1c89715bc39f53a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d994171ad19c66e1532dcaf72a0e74c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4d994171ad19c66e1532dcaf72a0e74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada701ef893d22da8ddeb26689d83b0ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ada701ef893d22da8ddeb26689d83b0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca23ce1678d5fd543fe213085c44f9b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0ca23ce1678d5fd543fe213085c44f9b">EBX</a></td></tr>
<tr class="separator:a0ca23ce1678d5fd543fe213085c44f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95756dc6a1b8492742f2b143a5947a7e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aad4e0dacf6761be660a99e2bd4e80065"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad55ee2f622fc708dab7da9690480b136"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:ad55ee2f622fc708dab7da9690480b136"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/dea/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d332_1_1_0d365.html#ad55ee2f622fc708dab7da9690480b136">More...</a><br /></td></tr>
<tr class="separator:ad55ee2f622fc708dab7da9690480b136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4e0dacf6761be660a99e2bd4e80065"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aad4e0dacf6761be660a99e2bd4e80065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80b242561bceb4a729c4c761db739d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ae80b242561bceb4a729c4c761db739d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95756dc6a1b8492742f2b143a5947a7e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a95756dc6a1b8492742f2b143a5947a7e">ECX</a></td></tr>
<tr class="separator:a95756dc6a1b8492742f2b143a5947a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc5cd3cb964a7e3624723e7df0f1d71"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a303b037996027c15a8cdf9206b631ad2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:af22588ff14d51fe1e7883d4e9e1528a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:af22588ff14d51fe1e7883d4e9e1528a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/db2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d334_1_1_0d369.html#af22588ff14d51fe1e7883d4e9e1528a4">More...</a><br /></td></tr>
<tr class="separator:af22588ff14d51fe1e7883d4e9e1528a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0d205dc562ccb2cf4f8560a49524d27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:aa0d205dc562ccb2cf4f8560a49524d27"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d8/db2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d334_1_1_0d369.html#aa0d205dc562ccb2cf4f8560a49524d27">More...</a><br /></td></tr>
<tr class="separator:aa0d205dc562ccb2cf4f8560a49524d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7c1dd31cbf0e967e7cec2604f30c93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:aef7c1dd31cbf0e967e7cec2604f30c93"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d8/db2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d334_1_1_0d369.html#aef7c1dd31cbf0e967e7cec2604f30c93">More...</a><br /></td></tr>
<tr class="separator:aef7c1dd31cbf0e967e7cec2604f30c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab298fb6aa4411c0b4f135e8f440e8af8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:ab298fb6aa4411c0b4f135e8f440e8af8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/db2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d334_1_1_0d369.html#ab298fb6aa4411c0b4f135e8f440e8af8">More...</a><br /></td></tr>
<tr class="separator:ab298fb6aa4411c0b4f135e8f440e8af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a441ec89840c70da1e2b67b9c213f3434"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a441ec89840c70da1e2b67b9c213f3434"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d8/db2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d334_1_1_0d369.html#a441ec89840c70da1e2b67b9c213f3434">More...</a><br /></td></tr>
<tr class="separator:a441ec89840c70da1e2b67b9c213f3434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a69eca504b345b7baa79dbc8f0e2c21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:a5a69eca504b345b7baa79dbc8f0e2c21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/db2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d334_1_1_0d369.html#a5a69eca504b345b7baa79dbc8f0e2c21">More...</a><br /></td></tr>
<tr class="separator:a5a69eca504b345b7baa79dbc8f0e2c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a303b037996027c15a8cdf9206b631ad2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a303b037996027c15a8cdf9206b631ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acefc30add15649579f17828d95ca8357"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:acefc30add15649579f17828d95ca8357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc5cd3cb964a7e3624723e7df0f1d71"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4fc5cd3cb964a7e3624723e7df0f1d71">EDX</a></td></tr>
<tr class="separator:a4fc5cd3cb964a7e3624723e7df0f1d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7936cebdaba9d77c4c3d3241f8b7c535">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0ca23ce1678d5fd543fe213085c44f9b">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a95756dc6a1b8492742f2b143a5947a7e">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4fc5cd3cb964a7e3624723e7df0f1d71">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="amb__64bit__map_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a0ca23ce1678d5fd543fe213085c44f9b"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0ca23ce1678d5fd543fe213085c44f9b">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@331 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a4fc5cd3cb964a7e3624723e7df0f1d71"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4fc5cd3cb964a7e3624723e7df0f1d71">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@334 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a7936cebdaba9d77c4c3d3241f8b7c535"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7936cebdaba9d77c4c3d3241f8b7c535">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@328 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a95756dc6a1b8492742f2b143a5947a7e"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a95756dc6a1b8492742f2b143a5947a7e">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@332 ECX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a7936cebdaba9d77c4c3d3241f8b7c535">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a0ca23ce1678d5fd543fe213085c44f9b">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a95756dc6a1b8492742f2b143a5947a7e">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4fc5cd3cb964a7e3624723e7df0f1d71">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a7936cebdaba9d77c4c3d3241f8b7c535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7936cebdaba9d77c4c3d3241f8b7c535">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a0ca23ce1678d5fd543fe213085c44f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca23ce1678d5fd543fe213085c44f9b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a95756dc6a1b8492742f2b143a5947a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95756dc6a1b8492742f2b143a5947a7e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a4fc5cd3cb964a7e3624723e7df0f1d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fc5cd3cb964a7e3624723e7df0f1d71">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
