Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Aug 25 00:20:15 2025
| Host         : LAPTOP-PPEH9OE5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file game_dynamics_control_sets_placed.rpt
| Design       : game_dynamics
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |           10 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |             124 |           33 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------------------------+------------------+----------------+--------------+
|  Clock Signal  | Enable Signal |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------+------------------------------------+------------------+----------------+--------------+
|  clk_game_BUFG |               | btn_IBUF[2]                        |                1 |              3 |         3.00 |
|  clk_game_BUFG |               |                                    |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG |               |                                    |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG |               | clk_div_8Hz/clk_reg                |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG |               | clk_div_4Hz/clk_reg_0              |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG |               | clk_div_6Hz/clk_reg                |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG |               | clk_div_2Hz/clk_reg_0              |                6 |             24 |         4.00 |
|  clk_game_BUFG |               | u_led_sequency/counter[31]_i_1_n_0 |                9 |             32 |         3.56 |
+----------------+---------------+------------------------------------+------------------+----------------+--------------+


