#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Oct 21 18:28:09 2019
# Process ID: 19520
# Current directory: D:/A fall 2019/eecs31l/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12492 D:\A fall 2019\eecs31l\project_2\project_2.xpr
# Log file: D:/A fall 2019/eecs31l/project_2/vivado.log
# Journal file: D:/A fall 2019/eecs31l/project_2\vivado.jou
#----------------------------------------------------------ststart_guopen_project {D:/A fall 2019/eecs31l/project_2/project_2.xpr}
Scanning sources...
FFinished scanning sourcesIIINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifieIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.opopen_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 767.371 ; gain = 64.23uupdate_compile_order -fileset sources_1

add_files -norecurse {{D:/A fall 2019/eecs31l/project_2/project_2.srcs/sources_1/new/mux41.vhd}}
WARNING: [filemgmt 56-12] File 'D:/A fall 2019/eecs31l/project_2/project_2.srcs/sources_1/new/mux41.vhd' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse {{D:/A fall 2019/eecs31l/project_2/project_2.srcs/sources_1/new/mux41.vhd}}
WARNING: [filemgmt 56-12] File 'D:/A fall 2019/eecs31l/project_2/project_2.srcs/sources_1/new/mux41.vhd' cannot be added to the project because it already exists in the project, skipping this file
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mux161' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mux161_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7a869bc48cfa4b4d8a4da91a754f8b6b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mux161_behav xil_defaultlib.tb_mux161 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 808.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mux161_behav -key {Behavioral:sim_1:Functional:tb_mux161} -tclbatch {tb_mux161.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_mux161.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mux161_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 821.449 ; gain = 13.047
set_property top tb_MUX41 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/A fall 2019/eecs31l/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MUX41' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/A fall 2019/eecs31l/project_2/project_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_MUX41_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/A fall 2019/eecs31l/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7a869bc48cfa4b4d8a4da91a754f8b6b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_MUX41_behav xil_defaultlib.tb_MUX41 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/A fall 2019/eecs31l/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MUX41_behav -key {Behavioral:sim_1:Functional:tb_MUX41} -tclbatch {tb_MUX41.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_MUX41.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MUX41_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 841.824 ; gain = 6.688
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 19:23:55 2019...
