<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_axi_fifo_mm_s_art2r_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_fifo_mm_s_art2r_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_fifo_mm_s_int1l_3_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_fifo_mm_s_int1l_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_fifo_mm_s_int1l_1_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_fifo_mm_s_int1l_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_fifo_mm_s_int1l_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_fifo_mm_s_int1l_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_fifo_mm_s_int1l_4_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_fifo_mm_s_int1l_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_fifo_mm_s_int1l_2_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_axi_fifo_mm_s_int1l_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axi_fifo_mm_s_art2r_0_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_int1l_3_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_int1l_1_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_int1l_0_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_int1l_4_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_int1l_2_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/alx/xil_proj/pdm_zynq_board/current/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_art2r_0_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_int1l_3_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_int1l_1_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_int1l_0_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_int1l_4_synth_1"/>
		<Parent Id="design_1_axi_fifo_mm_s_int1l_2_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
	</Run>
</Runs>

