Info (10281): Verilog HDL Declaration information at phase1.v(8): object "dataout" differs only in case from object "Dataout" in the same scope File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 1/phase1.v Line: 8
