
Lab05.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081f0  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000460  080083f0  080083f0  000183f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008850  08008850  00020224  2**0
                  CONTENTS
  4 .ARM          00000008  08008850  08008850  00018850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008858  08008858  00020224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008858  08008858  00018858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800885c  0800885c  0001885c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000224  20000000  08008860  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  20000224  08008a84  00020224  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004e4  08008a84  000204e4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020252  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000beee  00000000  00000000  00020295  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002009  00000000  00000000  0002c183  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000958  00000000  00000000  0002e190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000070d  00000000  00000000  0002eae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028656  00000000  00000000  0002f1f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d868  00000000  00000000  0005784b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f7f59  00000000  00000000  000650b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003770  00000000  00000000  0015d00c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  0016077c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000224 	.word	0x20000224
 800021c:	00000000 	.word	0x00000000
 8000220:	080083d8 	.word	0x080083d8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000228 	.word	0x20000228
 800023c:	080083d8 	.word	0x080083d8

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9a8 	b.w	80009d0 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9e08      	ldr	r6, [sp, #32]
 800070e:	460d      	mov	r5, r1
 8000710:	4604      	mov	r4, r0
 8000712:	460f      	mov	r7, r1
 8000714:	2b00      	cmp	r3, #0
 8000716:	d14a      	bne.n	80007ae <__udivmoddi4+0xa6>
 8000718:	428a      	cmp	r2, r1
 800071a:	4694      	mov	ip, r2
 800071c:	d965      	bls.n	80007ea <__udivmoddi4+0xe2>
 800071e:	fab2 f382 	clz	r3, r2
 8000722:	b143      	cbz	r3, 8000736 <__udivmoddi4+0x2e>
 8000724:	fa02 fc03 	lsl.w	ip, r2, r3
 8000728:	f1c3 0220 	rsb	r2, r3, #32
 800072c:	409f      	lsls	r7, r3
 800072e:	fa20 f202 	lsr.w	r2, r0, r2
 8000732:	4317      	orrs	r7, r2
 8000734:	409c      	lsls	r4, r3
 8000736:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800073a:	fa1f f58c 	uxth.w	r5, ip
 800073e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000742:	0c22      	lsrs	r2, r4, #16
 8000744:	fb0e 7711 	mls	r7, lr, r1, r7
 8000748:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800074c:	fb01 f005 	mul.w	r0, r1, r5
 8000750:	4290      	cmp	r0, r2
 8000752:	d90a      	bls.n	800076a <__udivmoddi4+0x62>
 8000754:	eb1c 0202 	adds.w	r2, ip, r2
 8000758:	f101 37ff 	add.w	r7, r1, #4294967295
 800075c:	f080 811c 	bcs.w	8000998 <__udivmoddi4+0x290>
 8000760:	4290      	cmp	r0, r2
 8000762:	f240 8119 	bls.w	8000998 <__udivmoddi4+0x290>
 8000766:	3902      	subs	r1, #2
 8000768:	4462      	add	r2, ip
 800076a:	1a12      	subs	r2, r2, r0
 800076c:	b2a4      	uxth	r4, r4
 800076e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000772:	fb0e 2210 	mls	r2, lr, r0, r2
 8000776:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800077a:	fb00 f505 	mul.w	r5, r0, r5
 800077e:	42a5      	cmp	r5, r4
 8000780:	d90a      	bls.n	8000798 <__udivmoddi4+0x90>
 8000782:	eb1c 0404 	adds.w	r4, ip, r4
 8000786:	f100 32ff 	add.w	r2, r0, #4294967295
 800078a:	f080 8107 	bcs.w	800099c <__udivmoddi4+0x294>
 800078e:	42a5      	cmp	r5, r4
 8000790:	f240 8104 	bls.w	800099c <__udivmoddi4+0x294>
 8000794:	4464      	add	r4, ip
 8000796:	3802      	subs	r0, #2
 8000798:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800079c:	1b64      	subs	r4, r4, r5
 800079e:	2100      	movs	r1, #0
 80007a0:	b11e      	cbz	r6, 80007aa <__udivmoddi4+0xa2>
 80007a2:	40dc      	lsrs	r4, r3
 80007a4:	2300      	movs	r3, #0
 80007a6:	e9c6 4300 	strd	r4, r3, [r6]
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d908      	bls.n	80007c4 <__udivmoddi4+0xbc>
 80007b2:	2e00      	cmp	r6, #0
 80007b4:	f000 80ed 	beq.w	8000992 <__udivmoddi4+0x28a>
 80007b8:	2100      	movs	r1, #0
 80007ba:	e9c6 0500 	strd	r0, r5, [r6]
 80007be:	4608      	mov	r0, r1
 80007c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007c4:	fab3 f183 	clz	r1, r3
 80007c8:	2900      	cmp	r1, #0
 80007ca:	d149      	bne.n	8000860 <__udivmoddi4+0x158>
 80007cc:	42ab      	cmp	r3, r5
 80007ce:	d302      	bcc.n	80007d6 <__udivmoddi4+0xce>
 80007d0:	4282      	cmp	r2, r0
 80007d2:	f200 80f8 	bhi.w	80009c6 <__udivmoddi4+0x2be>
 80007d6:	1a84      	subs	r4, r0, r2
 80007d8:	eb65 0203 	sbc.w	r2, r5, r3
 80007dc:	2001      	movs	r0, #1
 80007de:	4617      	mov	r7, r2
 80007e0:	2e00      	cmp	r6, #0
 80007e2:	d0e2      	beq.n	80007aa <__udivmoddi4+0xa2>
 80007e4:	e9c6 4700 	strd	r4, r7, [r6]
 80007e8:	e7df      	b.n	80007aa <__udivmoddi4+0xa2>
 80007ea:	b902      	cbnz	r2, 80007ee <__udivmoddi4+0xe6>
 80007ec:	deff      	udf	#255	; 0xff
 80007ee:	fab2 f382 	clz	r3, r2
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	f040 8090 	bne.w	8000918 <__udivmoddi4+0x210>
 80007f8:	1a8a      	subs	r2, r1, r2
 80007fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007fe:	fa1f fe8c 	uxth.w	lr, ip
 8000802:	2101      	movs	r1, #1
 8000804:	fbb2 f5f7 	udiv	r5, r2, r7
 8000808:	fb07 2015 	mls	r0, r7, r5, r2
 800080c:	0c22      	lsrs	r2, r4, #16
 800080e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000812:	fb0e f005 	mul.w	r0, lr, r5
 8000816:	4290      	cmp	r0, r2
 8000818:	d908      	bls.n	800082c <__udivmoddi4+0x124>
 800081a:	eb1c 0202 	adds.w	r2, ip, r2
 800081e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000822:	d202      	bcs.n	800082a <__udivmoddi4+0x122>
 8000824:	4290      	cmp	r0, r2
 8000826:	f200 80cb 	bhi.w	80009c0 <__udivmoddi4+0x2b8>
 800082a:	4645      	mov	r5, r8
 800082c:	1a12      	subs	r2, r2, r0
 800082e:	b2a4      	uxth	r4, r4
 8000830:	fbb2 f0f7 	udiv	r0, r2, r7
 8000834:	fb07 2210 	mls	r2, r7, r0, r2
 8000838:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800083c:	fb0e fe00 	mul.w	lr, lr, r0
 8000840:	45a6      	cmp	lr, r4
 8000842:	d908      	bls.n	8000856 <__udivmoddi4+0x14e>
 8000844:	eb1c 0404 	adds.w	r4, ip, r4
 8000848:	f100 32ff 	add.w	r2, r0, #4294967295
 800084c:	d202      	bcs.n	8000854 <__udivmoddi4+0x14c>
 800084e:	45a6      	cmp	lr, r4
 8000850:	f200 80bb 	bhi.w	80009ca <__udivmoddi4+0x2c2>
 8000854:	4610      	mov	r0, r2
 8000856:	eba4 040e 	sub.w	r4, r4, lr
 800085a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800085e:	e79f      	b.n	80007a0 <__udivmoddi4+0x98>
 8000860:	f1c1 0720 	rsb	r7, r1, #32
 8000864:	408b      	lsls	r3, r1
 8000866:	fa22 fc07 	lsr.w	ip, r2, r7
 800086a:	ea4c 0c03 	orr.w	ip, ip, r3
 800086e:	fa05 f401 	lsl.w	r4, r5, r1
 8000872:	fa20 f307 	lsr.w	r3, r0, r7
 8000876:	40fd      	lsrs	r5, r7
 8000878:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800087c:	4323      	orrs	r3, r4
 800087e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000882:	fa1f fe8c 	uxth.w	lr, ip
 8000886:	fb09 5518 	mls	r5, r9, r8, r5
 800088a:	0c1c      	lsrs	r4, r3, #16
 800088c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000890:	fb08 f50e 	mul.w	r5, r8, lr
 8000894:	42a5      	cmp	r5, r4
 8000896:	fa02 f201 	lsl.w	r2, r2, r1
 800089a:	fa00 f001 	lsl.w	r0, r0, r1
 800089e:	d90b      	bls.n	80008b8 <__udivmoddi4+0x1b0>
 80008a0:	eb1c 0404 	adds.w	r4, ip, r4
 80008a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80008a8:	f080 8088 	bcs.w	80009bc <__udivmoddi4+0x2b4>
 80008ac:	42a5      	cmp	r5, r4
 80008ae:	f240 8085 	bls.w	80009bc <__udivmoddi4+0x2b4>
 80008b2:	f1a8 0802 	sub.w	r8, r8, #2
 80008b6:	4464      	add	r4, ip
 80008b8:	1b64      	subs	r4, r4, r5
 80008ba:	b29d      	uxth	r5, r3
 80008bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80008c0:	fb09 4413 	mls	r4, r9, r3, r4
 80008c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80008c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80008cc:	45a6      	cmp	lr, r4
 80008ce:	d908      	bls.n	80008e2 <__udivmoddi4+0x1da>
 80008d0:	eb1c 0404 	adds.w	r4, ip, r4
 80008d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80008d8:	d26c      	bcs.n	80009b4 <__udivmoddi4+0x2ac>
 80008da:	45a6      	cmp	lr, r4
 80008dc:	d96a      	bls.n	80009b4 <__udivmoddi4+0x2ac>
 80008de:	3b02      	subs	r3, #2
 80008e0:	4464      	add	r4, ip
 80008e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008e6:	fba3 9502 	umull	r9, r5, r3, r2
 80008ea:	eba4 040e 	sub.w	r4, r4, lr
 80008ee:	42ac      	cmp	r4, r5
 80008f0:	46c8      	mov	r8, r9
 80008f2:	46ae      	mov	lr, r5
 80008f4:	d356      	bcc.n	80009a4 <__udivmoddi4+0x29c>
 80008f6:	d053      	beq.n	80009a0 <__udivmoddi4+0x298>
 80008f8:	b156      	cbz	r6, 8000910 <__udivmoddi4+0x208>
 80008fa:	ebb0 0208 	subs.w	r2, r0, r8
 80008fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000902:	fa04 f707 	lsl.w	r7, r4, r7
 8000906:	40ca      	lsrs	r2, r1
 8000908:	40cc      	lsrs	r4, r1
 800090a:	4317      	orrs	r7, r2
 800090c:	e9c6 7400 	strd	r7, r4, [r6]
 8000910:	4618      	mov	r0, r3
 8000912:	2100      	movs	r1, #0
 8000914:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000918:	f1c3 0120 	rsb	r1, r3, #32
 800091c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000920:	fa20 f201 	lsr.w	r2, r0, r1
 8000924:	fa25 f101 	lsr.w	r1, r5, r1
 8000928:	409d      	lsls	r5, r3
 800092a:	432a      	orrs	r2, r5
 800092c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000930:	fa1f fe8c 	uxth.w	lr, ip
 8000934:	fbb1 f0f7 	udiv	r0, r1, r7
 8000938:	fb07 1510 	mls	r5, r7, r0, r1
 800093c:	0c11      	lsrs	r1, r2, #16
 800093e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000942:	fb00 f50e 	mul.w	r5, r0, lr
 8000946:	428d      	cmp	r5, r1
 8000948:	fa04 f403 	lsl.w	r4, r4, r3
 800094c:	d908      	bls.n	8000960 <__udivmoddi4+0x258>
 800094e:	eb1c 0101 	adds.w	r1, ip, r1
 8000952:	f100 38ff 	add.w	r8, r0, #4294967295
 8000956:	d22f      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 8000958:	428d      	cmp	r5, r1
 800095a:	d92d      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800095c:	3802      	subs	r0, #2
 800095e:	4461      	add	r1, ip
 8000960:	1b49      	subs	r1, r1, r5
 8000962:	b292      	uxth	r2, r2
 8000964:	fbb1 f5f7 	udiv	r5, r1, r7
 8000968:	fb07 1115 	mls	r1, r7, r5, r1
 800096c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000970:	fb05 f10e 	mul.w	r1, r5, lr
 8000974:	4291      	cmp	r1, r2
 8000976:	d908      	bls.n	800098a <__udivmoddi4+0x282>
 8000978:	eb1c 0202 	adds.w	r2, ip, r2
 800097c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000980:	d216      	bcs.n	80009b0 <__udivmoddi4+0x2a8>
 8000982:	4291      	cmp	r1, r2
 8000984:	d914      	bls.n	80009b0 <__udivmoddi4+0x2a8>
 8000986:	3d02      	subs	r5, #2
 8000988:	4462      	add	r2, ip
 800098a:	1a52      	subs	r2, r2, r1
 800098c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000990:	e738      	b.n	8000804 <__udivmoddi4+0xfc>
 8000992:	4631      	mov	r1, r6
 8000994:	4630      	mov	r0, r6
 8000996:	e708      	b.n	80007aa <__udivmoddi4+0xa2>
 8000998:	4639      	mov	r1, r7
 800099a:	e6e6      	b.n	800076a <__udivmoddi4+0x62>
 800099c:	4610      	mov	r0, r2
 800099e:	e6fb      	b.n	8000798 <__udivmoddi4+0x90>
 80009a0:	4548      	cmp	r0, r9
 80009a2:	d2a9      	bcs.n	80008f8 <__udivmoddi4+0x1f0>
 80009a4:	ebb9 0802 	subs.w	r8, r9, r2
 80009a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80009ac:	3b01      	subs	r3, #1
 80009ae:	e7a3      	b.n	80008f8 <__udivmoddi4+0x1f0>
 80009b0:	4645      	mov	r5, r8
 80009b2:	e7ea      	b.n	800098a <__udivmoddi4+0x282>
 80009b4:	462b      	mov	r3, r5
 80009b6:	e794      	b.n	80008e2 <__udivmoddi4+0x1da>
 80009b8:	4640      	mov	r0, r8
 80009ba:	e7d1      	b.n	8000960 <__udivmoddi4+0x258>
 80009bc:	46d0      	mov	r8, sl
 80009be:	e77b      	b.n	80008b8 <__udivmoddi4+0x1b0>
 80009c0:	3d02      	subs	r5, #2
 80009c2:	4462      	add	r2, ip
 80009c4:	e732      	b.n	800082c <__udivmoddi4+0x124>
 80009c6:	4608      	mov	r0, r1
 80009c8:	e70a      	b.n	80007e0 <__udivmoddi4+0xd8>
 80009ca:	4464      	add	r4, ip
 80009cc:	3802      	subs	r0, #2
 80009ce:	e742      	b.n	8000856 <__udivmoddi4+0x14e>

080009d0 <__aeabi_idiv0>:
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop

080009d4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009da:	463b      	mov	r3, r7
 80009dc:	2200      	movs	r2, #0
 80009de:	601a      	str	r2, [r3, #0]
 80009e0:	605a      	str	r2, [r3, #4]
 80009e2:	609a      	str	r2, [r3, #8]
 80009e4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80009e6:	4b21      	ldr	r3, [pc, #132]	; (8000a6c <MX_ADC1_Init+0x98>)
 80009e8:	4a21      	ldr	r2, [pc, #132]	; (8000a70 <MX_ADC1_Init+0x9c>)
 80009ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80009ec:	4b1f      	ldr	r3, [pc, #124]	; (8000a6c <MX_ADC1_Init+0x98>)
 80009ee:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80009f2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009f4:	4b1d      	ldr	r3, [pc, #116]	; (8000a6c <MX_ADC1_Init+0x98>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009fa:	4b1c      	ldr	r3, [pc, #112]	; (8000a6c <MX_ADC1_Init+0x98>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000a00:	4b1a      	ldr	r3, [pc, #104]	; (8000a6c <MX_ADC1_Init+0x98>)
 8000a02:	2201      	movs	r2, #1
 8000a04:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a06:	4b19      	ldr	r3, [pc, #100]	; (8000a6c <MX_ADC1_Init+0x98>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a0e:	4b17      	ldr	r3, [pc, #92]	; (8000a6c <MX_ADC1_Init+0x98>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a14:	4b15      	ldr	r3, [pc, #84]	; (8000a6c <MX_ADC1_Init+0x98>)
 8000a16:	4a17      	ldr	r2, [pc, #92]	; (8000a74 <MX_ADC1_Init+0xa0>)
 8000a18:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a1a:	4b14      	ldr	r3, [pc, #80]	; (8000a6c <MX_ADC1_Init+0x98>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000a20:	4b12      	ldr	r3, [pc, #72]	; (8000a6c <MX_ADC1_Init+0x98>)
 8000a22:	2201      	movs	r2, #1
 8000a24:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a26:	4b11      	ldr	r3, [pc, #68]	; (8000a6c <MX_ADC1_Init+0x98>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000a2e:	4b0f      	ldr	r3, [pc, #60]	; (8000a6c <MX_ADC1_Init+0x98>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a34:	480d      	ldr	r0, [pc, #52]	; (8000a6c <MX_ADC1_Init+0x98>)
 8000a36:	f000 fcf3 	bl	8001420 <HAL_ADC_Init>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000a40:	f000 fa88 	bl	8000f54 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000a44:	230a      	movs	r3, #10
 8000a46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a50:	463b      	mov	r3, r7
 8000a52:	4619      	mov	r1, r3
 8000a54:	4805      	ldr	r0, [pc, #20]	; (8000a6c <MX_ADC1_Init+0x98>)
 8000a56:	f000 fe8d 	bl	8001774 <HAL_ADC_ConfigChannel>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000a60:	f000 fa78 	bl	8000f54 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a64:	bf00      	nop
 8000a66:	3710      	adds	r7, #16
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	20000240 	.word	0x20000240
 8000a70:	40012000 	.word	0x40012000
 8000a74:	0f000001 	.word	0x0f000001

08000a78 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08a      	sub	sp, #40	; 0x28
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a80:	f107 0314 	add.w	r3, r7, #20
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]
 8000a8c:	60da      	str	r2, [r3, #12]
 8000a8e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a15      	ldr	r2, [pc, #84]	; (8000aec <HAL_ADC_MspInit+0x74>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d123      	bne.n	8000ae2 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000a9a:	4b15      	ldr	r3, [pc, #84]	; (8000af0 <HAL_ADC_MspInit+0x78>)
 8000a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a9e:	4a14      	ldr	r2, [pc, #80]	; (8000af0 <HAL_ADC_MspInit+0x78>)
 8000aa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aa4:	6453      	str	r3, [r2, #68]	; 0x44
 8000aa6:	4b12      	ldr	r3, [pc, #72]	; (8000af0 <HAL_ADC_MspInit+0x78>)
 8000aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000aae:	613b      	str	r3, [r7, #16]
 8000ab0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab2:	4b0f      	ldr	r3, [pc, #60]	; (8000af0 <HAL_ADC_MspInit+0x78>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab6:	4a0e      	ldr	r2, [pc, #56]	; (8000af0 <HAL_ADC_MspInit+0x78>)
 8000ab8:	f043 0304 	orr.w	r3, r3, #4
 8000abc:	6313      	str	r3, [r2, #48]	; 0x30
 8000abe:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <HAL_ADC_MspInit+0x78>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac2:	f003 0304 	and.w	r3, r3, #4
 8000ac6:	60fb      	str	r3, [r7, #12]
 8000ac8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000aca:	2301      	movs	r3, #1
 8000acc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ace:	2303      	movs	r3, #3
 8000ad0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ad6:	f107 0314 	add.w	r3, r7, #20
 8000ada:	4619      	mov	r1, r3
 8000adc:	4805      	ldr	r0, [pc, #20]	; (8000af4 <HAL_ADC_MspInit+0x7c>)
 8000ade:	f001 f9fb 	bl	8001ed8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000ae2:	bf00      	nop
 8000ae4:	3728      	adds	r7, #40	; 0x28
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	40012000 	.word	0x40012000
 8000af0:	40023800 	.word	0x40023800
 8000af4:	40020800 	.word	0x40020800

08000af8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b088      	sub	sp, #32
 8000afc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000afe:	f107 030c 	add.w	r3, r7, #12
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	605a      	str	r2, [r3, #4]
 8000b08:	609a      	str	r2, [r3, #8]
 8000b0a:	60da      	str	r2, [r3, #12]
 8000b0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b0e:	4b17      	ldr	r3, [pc, #92]	; (8000b6c <MX_GPIO_Init+0x74>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b12:	4a16      	ldr	r2, [pc, #88]	; (8000b6c <MX_GPIO_Init+0x74>)
 8000b14:	f043 0304 	orr.w	r3, r3, #4
 8000b18:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1a:	4b14      	ldr	r3, [pc, #80]	; (8000b6c <MX_GPIO_Init+0x74>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1e:	f003 0304 	and.w	r3, r3, #4
 8000b22:	60bb      	str	r3, [r7, #8]
 8000b24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b26:	4b11      	ldr	r3, [pc, #68]	; (8000b6c <MX_GPIO_Init+0x74>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2a:	4a10      	ldr	r2, [pc, #64]	; (8000b6c <MX_GPIO_Init+0x74>)
 8000b2c:	f043 0308 	orr.w	r3, r3, #8
 8000b30:	6313      	str	r3, [r2, #48]	; 0x30
 8000b32:	4b0e      	ldr	r3, [pc, #56]	; (8000b6c <MX_GPIO_Init+0x74>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b36:	f003 0308 	and.w	r3, r3, #8
 8000b3a:	607b      	str	r3, [r7, #4]
 8000b3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	21f0      	movs	r1, #240	; 0xf0
 8000b42:	480b      	ldr	r0, [pc, #44]	; (8000b70 <MX_GPIO_Init+0x78>)
 8000b44:	f001 fb74 	bl	8002230 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b48:	23f0      	movs	r3, #240	; 0xf0
 8000b4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b50:	2300      	movs	r3, #0
 8000b52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b54:	2300      	movs	r3, #0
 8000b56:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b58:	f107 030c 	add.w	r3, r7, #12
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	4804      	ldr	r0, [pc, #16]	; (8000b70 <MX_GPIO_Init+0x78>)
 8000b60:	f001 f9ba 	bl	8001ed8 <HAL_GPIO_Init>

}
 8000b64:	bf00      	nop
 8000b66:	3720      	adds	r7, #32
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	40020c00 	.word	0x40020c00

08000b74 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000b78:	f000 fbd1 	bl	800131e <HAL_Init>

	/* MPU Configuration--------------------------------------------------------*/
	MPU_Config();
 8000b7c:	f000 f9be 	bl	8000efc <MPU_Config>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000b80:	f000 f8b4 	bl	8000cec <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000b84:	f7ff ffb8 	bl	8000af8 <MX_GPIO_Init>
	MX_ADC1_Init();
 8000b88:	f7ff ff24 	bl	80009d4 <MX_ADC1_Init>
	MX_USART3_UART_Init();
 8000b8c:	f000 fb0e 	bl	80011ac <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */

	HAL_ADC_Start(&hadc1);
 8000b90:	484e      	ldr	r0, [pc, #312]	; (8000ccc <main+0x158>)
 8000b92:	f000 fc89 	bl	80014a8 <HAL_ADC_Start>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		while (HAL_ADC_PollForConversion(&hadc1, 100) != HAL_OK) {
 8000b96:	bf00      	nop
 8000b98:	2164      	movs	r1, #100	; 0x64
 8000b9a:	484c      	ldr	r0, [pc, #304]	; (8000ccc <main+0x158>)
 8000b9c:	f000 fd52 	bl	8001644 <HAL_ADC_PollForConversion>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d1f8      	bne.n	8000b98 <main+0x24>
		}
		adc_val = HAL_ADC_GetValue(&hadc1);
 8000ba6:	4849      	ldr	r0, [pc, #292]	; (8000ccc <main+0x158>)
 8000ba8:	f000 fdd7 	bl	800175a <HAL_ADC_GetValue>
 8000bac:	4603      	mov	r3, r0
 8000bae:	4a48      	ldr	r2, [pc, #288]	; (8000cd0 <main+0x15c>)
 8000bb0:	6013      	str	r3, [r2, #0]
		while (__HAL_UART_GET_FLAG(&huart3,UART_FLAG_TC) == RESET) {
 8000bb2:	bf00      	nop
 8000bb4:	4b47      	ldr	r3, [pc, #284]	; (8000cd4 <main+0x160>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	69db      	ldr	r3, [r3, #28]
 8000bba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bbe:	2b40      	cmp	r3, #64	; 0x40
 8000bc0:	d1f8      	bne.n	8000bb4 <main+0x40>
		}
		displayHEX(adc_val);
 8000bc2:	4b43      	ldr	r3, [pc, #268]	; (8000cd0 <main+0x15c>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f000 f8fe 	bl	8000dc8 <displayHEX>
		HAL_Delay(400);
 8000bcc:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000bd0:	f000 fc02 	bl	80013d8 <HAL_Delay>
		adc_avg_8 = average_8(adc_val);
 8000bd4:	4b3e      	ldr	r3, [pc, #248]	; (8000cd0 <main+0x15c>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f000 f92f 	bl	8000e3c <average_8>
 8000bde:	4603      	mov	r3, r0
 8000be0:	4a3d      	ldr	r2, [pc, #244]	; (8000cd8 <main+0x164>)
 8000be2:	6013      	str	r3, [r2, #0]
		adc_avg_16 = average_16(adc_val);
 8000be4:	4b3a      	ldr	r3, [pc, #232]	; (8000cd0 <main+0x15c>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4618      	mov	r0, r3
 8000bea:	f000 f957 	bl	8000e9c <average_16>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	4a3a      	ldr	r2, [pc, #232]	; (8000cdc <main+0x168>)
 8000bf2:	6013      	str	r3, [r2, #0]

		if (adc_val < 820)
 8000bf4:	4b36      	ldr	r3, [pc, #216]	; (8000cd0 <main+0x15c>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	f5b3 7f4d 	cmp.w	r3, #820	; 0x334
 8000bfc:	d203      	bcs.n	8000c06 <main+0x92>
			ledState = 0;
 8000bfe:	4b38      	ldr	r3, [pc, #224]	; (8000ce0 <main+0x16c>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	e02e      	b.n	8000c64 <main+0xf0>
		else if (adc_val >= 820 && adc_val < 1640)
 8000c06:	4b32      	ldr	r3, [pc, #200]	; (8000cd0 <main+0x15c>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f5b3 7f4d 	cmp.w	r3, #820	; 0x334
 8000c0e:	d308      	bcc.n	8000c22 <main+0xae>
 8000c10:	4b2f      	ldr	r3, [pc, #188]	; (8000cd0 <main+0x15c>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f5b3 6fcd 	cmp.w	r3, #1640	; 0x668
 8000c18:	d203      	bcs.n	8000c22 <main+0xae>
			ledState = 1;
 8000c1a:	4b31      	ldr	r3, [pc, #196]	; (8000ce0 <main+0x16c>)
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	601a      	str	r2, [r3, #0]
 8000c20:	e020      	b.n	8000c64 <main+0xf0>
		else if (adc_val >= 1640 && adc_val < 2460)
 8000c22:	4b2b      	ldr	r3, [pc, #172]	; (8000cd0 <main+0x15c>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f5b3 6fcd 	cmp.w	r3, #1640	; 0x668
 8000c2a:	d309      	bcc.n	8000c40 <main+0xcc>
 8000c2c:	4b28      	ldr	r3, [pc, #160]	; (8000cd0 <main+0x15c>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f640 129b 	movw	r2, #2459	; 0x99b
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d803      	bhi.n	8000c40 <main+0xcc>
			ledState = 2;
 8000c38:	4b29      	ldr	r3, [pc, #164]	; (8000ce0 <main+0x16c>)
 8000c3a:	2202      	movs	r2, #2
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	e011      	b.n	8000c64 <main+0xf0>
		else if (adc_val >= 2460 && adc_val < 3280)
 8000c40:	4b23      	ldr	r3, [pc, #140]	; (8000cd0 <main+0x15c>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f640 129b 	movw	r2, #2459	; 0x99b
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d908      	bls.n	8000c5e <main+0xea>
 8000c4c:	4b20      	ldr	r3, [pc, #128]	; (8000cd0 <main+0x15c>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f5b3 6f4d 	cmp.w	r3, #3280	; 0xcd0
 8000c54:	d203      	bcs.n	8000c5e <main+0xea>
			ledState = 3;
 8000c56:	4b22      	ldr	r3, [pc, #136]	; (8000ce0 <main+0x16c>)
 8000c58:	2203      	movs	r2, #3
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	e002      	b.n	8000c64 <main+0xf0>
		else
			ledState = 4;
 8000c5e:	4b20      	ldr	r3, [pc, #128]	; (8000ce0 <main+0x16c>)
 8000c60:	2204      	movs	r2, #4
 8000c62:	601a      	str	r2, [r3, #0]

		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, state[ledState][0]);
 8000c64:	4b1e      	ldr	r3, [pc, #120]	; (8000ce0 <main+0x16c>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a1e      	ldr	r2, [pc, #120]	; (8000ce4 <main+0x170>)
 8000c6a:	011b      	lsls	r3, r3, #4
 8000c6c:	4413      	add	r3, r2
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	461a      	mov	r2, r3
 8000c74:	2110      	movs	r1, #16
 8000c76:	481c      	ldr	r0, [pc, #112]	; (8000ce8 <main+0x174>)
 8000c78:	f001 fada 	bl	8002230 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, state[ledState][1]);
 8000c7c:	4b18      	ldr	r3, [pc, #96]	; (8000ce0 <main+0x16c>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a18      	ldr	r2, [pc, #96]	; (8000ce4 <main+0x170>)
 8000c82:	011b      	lsls	r3, r3, #4
 8000c84:	4413      	add	r3, r2
 8000c86:	3304      	adds	r3, #4
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	b2db      	uxtb	r3, r3
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	2120      	movs	r1, #32
 8000c90:	4815      	ldr	r0, [pc, #84]	; (8000ce8 <main+0x174>)
 8000c92:	f001 facd 	bl	8002230 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, state[ledState][2]);
 8000c96:	4b12      	ldr	r3, [pc, #72]	; (8000ce0 <main+0x16c>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a12      	ldr	r2, [pc, #72]	; (8000ce4 <main+0x170>)
 8000c9c:	011b      	lsls	r3, r3, #4
 8000c9e:	4413      	add	r3, r2
 8000ca0:	3308      	adds	r3, #8
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	2140      	movs	r1, #64	; 0x40
 8000caa:	480f      	ldr	r0, [pc, #60]	; (8000ce8 <main+0x174>)
 8000cac:	f001 fac0 	bl	8002230 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, state[ledState][3]);
 8000cb0:	4b0b      	ldr	r3, [pc, #44]	; (8000ce0 <main+0x16c>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a0b      	ldr	r2, [pc, #44]	; (8000ce4 <main+0x170>)
 8000cb6:	011b      	lsls	r3, r3, #4
 8000cb8:	4413      	add	r3, r2
 8000cba:	330c      	adds	r3, #12
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	461a      	mov	r2, r3
 8000cc2:	2180      	movs	r1, #128	; 0x80
 8000cc4:	4808      	ldr	r0, [pc, #32]	; (8000ce8 <main+0x174>)
 8000cc6:	f001 fab3 	bl	8002230 <HAL_GPIO_WritePin>
		while (HAL_ADC_PollForConversion(&hadc1, 100) != HAL_OK) {
 8000cca:	e764      	b.n	8000b96 <main+0x22>
 8000ccc:	20000240 	.word	0x20000240
 8000cd0:	20000288 	.word	0x20000288
 8000cd4:	2000030c 	.word	0x2000030c
 8000cd8:	2000028c 	.word	0x2000028c
 8000cdc:	20000290 	.word	0x20000290
 8000ce0:	20000294 	.word	0x20000294
 8000ce4:	20000000 	.word	0x20000000
 8000ce8:	40020c00 	.word	0x40020c00

08000cec <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b094      	sub	sp, #80	; 0x50
 8000cf0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000cf2:	f107 031c 	add.w	r3, r7, #28
 8000cf6:	2234      	movs	r2, #52	; 0x34
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f003 fffd 	bl	8004cfa <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000d00:	f107 0308 	add.w	r3, r7, #8
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]
 8000d08:	605a      	str	r2, [r3, #4]
 8000d0a:	609a      	str	r2, [r3, #8]
 8000d0c:	60da      	str	r2, [r3, #12]
 8000d0e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000d10:	4b2b      	ldr	r3, [pc, #172]	; (8000dc0 <SystemClock_Config+0xd4>)
 8000d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d14:	4a2a      	ldr	r2, [pc, #168]	; (8000dc0 <SystemClock_Config+0xd4>)
 8000d16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d1a:	6413      	str	r3, [r2, #64]	; 0x40
 8000d1c:	4b28      	ldr	r3, [pc, #160]	; (8000dc0 <SystemClock_Config+0xd4>)
 8000d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d24:	607b      	str	r3, [r7, #4]
 8000d26:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d28:	4b26      	ldr	r3, [pc, #152]	; (8000dc4 <SystemClock_Config+0xd8>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a25      	ldr	r2, [pc, #148]	; (8000dc4 <SystemClock_Config+0xd8>)
 8000d2e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000d32:	6013      	str	r3, [r2, #0]
 8000d34:	4b23      	ldr	r3, [pc, #140]	; (8000dc4 <SystemClock_Config+0xd8>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000d3c:	603b      	str	r3, [r7, #0]
 8000d3e:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d40:	2302      	movs	r3, #2
 8000d42:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d44:	2301      	movs	r3, #1
 8000d46:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d48:	2310      	movs	r3, #16
 8000d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d4c:	2302      	movs	r3, #2
 8000d4e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d50:	2300      	movs	r3, #0
 8000d52:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 8;
 8000d54:	2308      	movs	r3, #8
 8000d56:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 216;
 8000d58:	23d8      	movs	r3, #216	; 0xd8
 8000d5a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8000d60:	2302      	movs	r3, #2
 8000d62:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 8000d64:	2302      	movs	r3, #2
 8000d66:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000d68:	f107 031c 	add.w	r3, r7, #28
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f001 fac9 	bl	8002304 <HAL_RCC_OscConfig>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <SystemClock_Config+0x90>
		Error_Handler();
 8000d78:	f000 f8ec 	bl	8000f54 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8000d7c:	f001 fa72 	bl	8002264 <HAL_PWREx_EnableOverDrive>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <SystemClock_Config+0x9e>
		Error_Handler();
 8000d86:	f000 f8e5 	bl	8000f54 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000d8a:	230f      	movs	r3, #15
 8000d8c:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d8e:	2302      	movs	r3, #2
 8000d90:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d92:	2300      	movs	r3, #0
 8000d94:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000d96:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000d9a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000da0:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK) {
 8000da2:	f107 0308 	add.w	r3, r7, #8
 8000da6:	2107      	movs	r1, #7
 8000da8:	4618      	mov	r0, r3
 8000daa:	f001 fd59 	bl	8002860 <HAL_RCC_ClockConfig>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <SystemClock_Config+0xcc>
		Error_Handler();
 8000db4:	f000 f8ce 	bl	8000f54 <Error_Handler>
	}
}
 8000db8:	bf00      	nop
 8000dba:	3750      	adds	r7, #80	; 0x50
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	40023800 	.word	0x40023800
 8000dc4:	40007000 	.word	0x40007000

08000dc8 <displayHEX>:

/* USER CODE BEGIN 4 */
void displayHEX(uint32_t n) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b09e      	sub	sp, #120	; 0x78
 8000dcc:	af02      	add	r7, sp, #8
 8000dce:	6078      	str	r0, [r7, #4]
	char str[100];
	sprintf(str, "ADC1_CH10 0x%08X Vin = %.2f V\n\r", n,
			(float) n / 4095 * 3.3);
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	ee07 3a90 	vmov	s15, r3
 8000dd6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000dda:	eddf 6a15 	vldr	s13, [pc, #84]	; 8000e30 <displayHEX+0x68>
 8000dde:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000de2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
	sprintf(str, "ADC1_CH10 0x%08X Vin = %.2f V\n\r", n,
 8000de6:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8000e28 <displayHEX+0x60>
 8000dea:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000dee:	f107 030c 	add.w	r3, r7, #12
 8000df2:	ed8d 7b00 	vstr	d7, [sp]
 8000df6:	687a      	ldr	r2, [r7, #4]
 8000df8:	490e      	ldr	r1, [pc, #56]	; (8000e34 <displayHEX+0x6c>)
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f003 ff1a 	bl	8004c34 <siprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*) str, strlen(str), 1000);
 8000e00:	f107 030c 	add.w	r3, r7, #12
 8000e04:	4618      	mov	r0, r3
 8000e06:	f7ff fa6b 	bl	80002e0 <strlen>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	b29a      	uxth	r2, r3
 8000e0e:	f107 010c 	add.w	r1, r7, #12
 8000e12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e16:	4808      	ldr	r0, [pc, #32]	; (8000e38 <displayHEX+0x70>)
 8000e18:	f002 fb7e 	bl	8003518 <HAL_UART_Transmit>
}
 8000e1c:	bf00      	nop
 8000e1e:	3770      	adds	r7, #112	; 0x70
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	f3af 8000 	nop.w
 8000e28:	66666666 	.word	0x66666666
 8000e2c:	400a6666 	.word	0x400a6666
 8000e30:	457ff000 	.word	0x457ff000
 8000e34:	080083f0 	.word	0x080083f0
 8000e38:	2000030c 	.word	0x2000030c

08000e3c <average_8>:

int average_8(int x) {
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
	static int samples[8];
	static int i = 0;
	static int total = 0;
	total += x - samples[i];
 8000e44:	4b12      	ldr	r3, [pc, #72]	; (8000e90 <average_8+0x54>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a12      	ldr	r2, [pc, #72]	; (8000e94 <average_8+0x58>)
 8000e4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e4e:	687a      	ldr	r2, [r7, #4]
 8000e50:	1ad2      	subs	r2, r2, r3
 8000e52:	4b11      	ldr	r3, [pc, #68]	; (8000e98 <average_8+0x5c>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4413      	add	r3, r2
 8000e58:	4a0f      	ldr	r2, [pc, #60]	; (8000e98 <average_8+0x5c>)
 8000e5a:	6013      	str	r3, [r2, #0]
	samples[i] = x;
 8000e5c:	4b0c      	ldr	r3, [pc, #48]	; (8000e90 <average_8+0x54>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	490c      	ldr	r1, [pc, #48]	; (8000e94 <average_8+0x58>)
 8000e62:	687a      	ldr	r2, [r7, #4]
 8000e64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	i = (i == 7 ? 0 : i + 1);
 8000e68:	4b09      	ldr	r3, [pc, #36]	; (8000e90 <average_8+0x54>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	2b07      	cmp	r3, #7
 8000e6e:	d003      	beq.n	8000e78 <average_8+0x3c>
 8000e70:	4b07      	ldr	r3, [pc, #28]	; (8000e90 <average_8+0x54>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	3301      	adds	r3, #1
 8000e76:	e000      	b.n	8000e7a <average_8+0x3e>
 8000e78:	2300      	movs	r3, #0
 8000e7a:	4a05      	ldr	r2, [pc, #20]	; (8000e90 <average_8+0x54>)
 8000e7c:	6013      	str	r3, [r2, #0]
	return total >> 3;
 8000e7e:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <average_8+0x5c>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	10db      	asrs	r3, r3, #3
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	370c      	adds	r7, #12
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr
 8000e90:	20000298 	.word	0x20000298
 8000e94:	2000029c 	.word	0x2000029c
 8000e98:	200002bc 	.word	0x200002bc

08000e9c <average_16>:

int average_16(int x) {
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
	static int samples[16];
	static int i = 0;
	static int total = 0;
	total += x - samples[i];
 8000ea4:	4b12      	ldr	r3, [pc, #72]	; (8000ef0 <average_16+0x54>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a12      	ldr	r2, [pc, #72]	; (8000ef4 <average_16+0x58>)
 8000eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eae:	687a      	ldr	r2, [r7, #4]
 8000eb0:	1ad2      	subs	r2, r2, r3
 8000eb2:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <average_16+0x5c>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4413      	add	r3, r2
 8000eb8:	4a0f      	ldr	r2, [pc, #60]	; (8000ef8 <average_16+0x5c>)
 8000eba:	6013      	str	r3, [r2, #0]
	samples[i] = x;
 8000ebc:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <average_16+0x54>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	490c      	ldr	r1, [pc, #48]	; (8000ef4 <average_16+0x58>)
 8000ec2:	687a      	ldr	r2, [r7, #4]
 8000ec4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	i = (i == 15 ? 0 : i + 1);
 8000ec8:	4b09      	ldr	r3, [pc, #36]	; (8000ef0 <average_16+0x54>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	2b0f      	cmp	r3, #15
 8000ece:	d003      	beq.n	8000ed8 <average_16+0x3c>
 8000ed0:	4b07      	ldr	r3, [pc, #28]	; (8000ef0 <average_16+0x54>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	e000      	b.n	8000eda <average_16+0x3e>
 8000ed8:	2300      	movs	r3, #0
 8000eda:	4a05      	ldr	r2, [pc, #20]	; (8000ef0 <average_16+0x54>)
 8000edc:	6013      	str	r3, [r2, #0]
	return total >> 4;
 8000ede:	4b06      	ldr	r3, [pc, #24]	; (8000ef8 <average_16+0x5c>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	111b      	asrs	r3, r3, #4
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	370c      	adds	r7, #12
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr
 8000ef0:	200002c0 	.word	0x200002c0
 8000ef4:	200002c4 	.word	0x200002c4
 8000ef8:	20000304 	.word	0x20000304

08000efc <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 8000f02:	463b      	mov	r3, r7
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 8000f0e:	f000 ff67 	bl	8001de0 <HAL_MPU_Disable>

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000f12:	2301      	movs	r3, #1
 8000f14:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000f16:	2300      	movs	r3, #0
 8000f18:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = 0x0;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000f1e:	231f      	movs	r3, #31
 8000f20:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.SubRegionDisable = 0x87;
 8000f22:	2387      	movs	r3, #135	; 0x87
 8000f24:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000f26:	2300      	movs	r3, #0
 8000f28:	72bb      	strb	r3, [r7, #10]
	MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000f32:	2301      	movs	r3, #1
 8000f34:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000f36:	2300      	movs	r3, #0
 8000f38:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	73fb      	strb	r3, [r7, #15]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f3e:	463b      	mov	r3, r7
 8000f40:	4618      	mov	r0, r3
 8000f42:	f000 ff85 	bl	8001e50 <HAL_MPU_ConfigRegion>
	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000f46:	2004      	movs	r0, #4
 8000f48:	f000 ff62 	bl	8001e10 <HAL_MPU_Enable>

}
 8000f4c:	bf00      	nop
 8000f4e:	3710      	adds	r7, #16
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f58:	b672      	cpsid	i
}
 8000f5a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000f5c:	e7fe      	b.n	8000f5c <Error_Handler+0x8>
	...

08000f60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000f66:	4b0f      	ldr	r3, [pc, #60]	; (8000fa4 <HAL_MspInit+0x44>)
 8000f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f6a:	4a0e      	ldr	r2, [pc, #56]	; (8000fa4 <HAL_MspInit+0x44>)
 8000f6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f70:	6413      	str	r3, [r2, #64]	; 0x40
 8000f72:	4b0c      	ldr	r3, [pc, #48]	; (8000fa4 <HAL_MspInit+0x44>)
 8000f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f7a:	607b      	str	r3, [r7, #4]
 8000f7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f7e:	4b09      	ldr	r3, [pc, #36]	; (8000fa4 <HAL_MspInit+0x44>)
 8000f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f82:	4a08      	ldr	r2, [pc, #32]	; (8000fa4 <HAL_MspInit+0x44>)
 8000f84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f88:	6453      	str	r3, [r2, #68]	; 0x44
 8000f8a:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <HAL_MspInit+0x44>)
 8000f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f92:	603b      	str	r3, [r7, #0]
 8000f94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f96:	bf00      	nop
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	40023800 	.word	0x40023800

08000fa8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fac:	e7fe      	b.n	8000fac <NMI_Handler+0x4>

08000fae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fb2:	e7fe      	b.n	8000fb2 <HardFault_Handler+0x4>

08000fb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fb8:	e7fe      	b.n	8000fb8 <MemManage_Handler+0x4>

08000fba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fba:	b480      	push	{r7}
 8000fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fbe:	e7fe      	b.n	8000fbe <BusFault_Handler+0x4>

08000fc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fc4:	e7fe      	b.n	8000fc4 <UsageFault_Handler+0x4>

08000fc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fca:	bf00      	nop
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr

08000fd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr

08000fe2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fe6:	bf00      	nop
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ff4:	f000 f9d0 	bl	8001398 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ff8:	bf00      	nop
 8000ffa:	bd80      	pop	{r7, pc}

08000ffc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  return 1;
 8001000:	2301      	movs	r3, #1
}
 8001002:	4618      	mov	r0, r3
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <_kill>:

int _kill(int pid, int sig)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001016:	f003 fec3 	bl	8004da0 <__errno>
 800101a:	4603      	mov	r3, r0
 800101c:	2216      	movs	r2, #22
 800101e:	601a      	str	r2, [r3, #0]
  return -1;
 8001020:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001024:	4618      	mov	r0, r3
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}

0800102c <_exit>:

void _exit (int status)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001034:	f04f 31ff 	mov.w	r1, #4294967295
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f7ff ffe7 	bl	800100c <_kill>
  while (1) {}    /* Make sure we hang here */
 800103e:	e7fe      	b.n	800103e <_exit+0x12>

08001040 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800104c:	2300      	movs	r3, #0
 800104e:	617b      	str	r3, [r7, #20]
 8001050:	e00a      	b.n	8001068 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001052:	f3af 8000 	nop.w
 8001056:	4601      	mov	r1, r0
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	1c5a      	adds	r2, r3, #1
 800105c:	60ba      	str	r2, [r7, #8]
 800105e:	b2ca      	uxtb	r2, r1
 8001060:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	3301      	adds	r3, #1
 8001066:	617b      	str	r3, [r7, #20]
 8001068:	697a      	ldr	r2, [r7, #20]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	429a      	cmp	r2, r3
 800106e:	dbf0      	blt.n	8001052 <_read+0x12>
  }

  return len;
 8001070:	687b      	ldr	r3, [r7, #4]
}
 8001072:	4618      	mov	r0, r3
 8001074:	3718      	adds	r7, #24
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}

0800107a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800107a:	b580      	push	{r7, lr}
 800107c:	b086      	sub	sp, #24
 800107e:	af00      	add	r7, sp, #0
 8001080:	60f8      	str	r0, [r7, #12]
 8001082:	60b9      	str	r1, [r7, #8]
 8001084:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001086:	2300      	movs	r3, #0
 8001088:	617b      	str	r3, [r7, #20]
 800108a:	e009      	b.n	80010a0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	1c5a      	adds	r2, r3, #1
 8001090:	60ba      	str	r2, [r7, #8]
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	4618      	mov	r0, r3
 8001096:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	3301      	adds	r3, #1
 800109e:	617b      	str	r3, [r7, #20]
 80010a0:	697a      	ldr	r2, [r7, #20]
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	dbf1      	blt.n	800108c <_write+0x12>
  }
  return len;
 80010a8:	687b      	ldr	r3, [r7, #4]
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3718      	adds	r7, #24
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <_close>:

int _close(int file)
{
 80010b2:	b480      	push	{r7}
 80010b4:	b083      	sub	sp, #12
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80010ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010be:	4618      	mov	r0, r3
 80010c0:	370c      	adds	r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr

080010ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010ca:	b480      	push	{r7}
 80010cc:	b083      	sub	sp, #12
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
 80010d2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010da:	605a      	str	r2, [r3, #4]
  return 0;
 80010dc:	2300      	movs	r3, #0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <_isatty>:

int _isatty(int file)
{
 80010ea:	b480      	push	{r7}
 80010ec:	b083      	sub	sp, #12
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010f2:	2301      	movs	r3, #1
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	370c      	adds	r7, #12
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr

08001100 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001100:	b480      	push	{r7}
 8001102:	b085      	sub	sp, #20
 8001104:	af00      	add	r7, sp, #0
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800110c:	2300      	movs	r3, #0
}
 800110e:	4618      	mov	r0, r3
 8001110:	3714      	adds	r7, #20
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
	...

0800111c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b086      	sub	sp, #24
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001124:	4a14      	ldr	r2, [pc, #80]	; (8001178 <_sbrk+0x5c>)
 8001126:	4b15      	ldr	r3, [pc, #84]	; (800117c <_sbrk+0x60>)
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001130:	4b13      	ldr	r3, [pc, #76]	; (8001180 <_sbrk+0x64>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d102      	bne.n	800113e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001138:	4b11      	ldr	r3, [pc, #68]	; (8001180 <_sbrk+0x64>)
 800113a:	4a12      	ldr	r2, [pc, #72]	; (8001184 <_sbrk+0x68>)
 800113c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800113e:	4b10      	ldr	r3, [pc, #64]	; (8001180 <_sbrk+0x64>)
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4413      	add	r3, r2
 8001146:	693a      	ldr	r2, [r7, #16]
 8001148:	429a      	cmp	r2, r3
 800114a:	d207      	bcs.n	800115c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800114c:	f003 fe28 	bl	8004da0 <__errno>
 8001150:	4603      	mov	r3, r0
 8001152:	220c      	movs	r2, #12
 8001154:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001156:	f04f 33ff 	mov.w	r3, #4294967295
 800115a:	e009      	b.n	8001170 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800115c:	4b08      	ldr	r3, [pc, #32]	; (8001180 <_sbrk+0x64>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001162:	4b07      	ldr	r3, [pc, #28]	; (8001180 <_sbrk+0x64>)
 8001164:	681a      	ldr	r2, [r3, #0]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4413      	add	r3, r2
 800116a:	4a05      	ldr	r2, [pc, #20]	; (8001180 <_sbrk+0x64>)
 800116c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800116e:	68fb      	ldr	r3, [r7, #12]
}
 8001170:	4618      	mov	r0, r3
 8001172:	3718      	adds	r7, #24
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20080000 	.word	0x20080000
 800117c:	00000400 	.word	0x00000400
 8001180:	20000308 	.word	0x20000308
 8001184:	200004e8 	.word	0x200004e8

08001188 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800118c:	4b06      	ldr	r3, [pc, #24]	; (80011a8 <SystemInit+0x20>)
 800118e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001192:	4a05      	ldr	r2, [pc, #20]	; (80011a8 <SystemInit+0x20>)
 8001194:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001198:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800119c:	bf00      	nop
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	e000ed00 	.word	0xe000ed00

080011ac <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80011b0:	4b14      	ldr	r3, [pc, #80]	; (8001204 <MX_USART3_UART_Init+0x58>)
 80011b2:	4a15      	ldr	r2, [pc, #84]	; (8001208 <MX_USART3_UART_Init+0x5c>)
 80011b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80011b6:	4b13      	ldr	r3, [pc, #76]	; (8001204 <MX_USART3_UART_Init+0x58>)
 80011b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011be:	4b11      	ldr	r3, [pc, #68]	; (8001204 <MX_USART3_UART_Init+0x58>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011c4:	4b0f      	ldr	r3, [pc, #60]	; (8001204 <MX_USART3_UART_Init+0x58>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011ca:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <MX_USART3_UART_Init+0x58>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80011d0:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <MX_USART3_UART_Init+0x58>)
 80011d2:	220c      	movs	r2, #12
 80011d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011d6:	4b0b      	ldr	r3, [pc, #44]	; (8001204 <MX_USART3_UART_Init+0x58>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80011dc:	4b09      	ldr	r3, [pc, #36]	; (8001204 <MX_USART3_UART_Init+0x58>)
 80011de:	2200      	movs	r2, #0
 80011e0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011e2:	4b08      	ldr	r3, [pc, #32]	; (8001204 <MX_USART3_UART_Init+0x58>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011e8:	4b06      	ldr	r3, [pc, #24]	; (8001204 <MX_USART3_UART_Init+0x58>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80011ee:	4805      	ldr	r0, [pc, #20]	; (8001204 <MX_USART3_UART_Init+0x58>)
 80011f0:	f002 f944 	bl	800347c <HAL_UART_Init>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80011fa:	f7ff feab 	bl	8000f54 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	2000030c 	.word	0x2000030c
 8001208:	40004800 	.word	0x40004800

0800120c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b0ae      	sub	sp, #184	; 0xb8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001214:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001224:	f107 0314 	add.w	r3, r7, #20
 8001228:	2290      	movs	r2, #144	; 0x90
 800122a:	2100      	movs	r1, #0
 800122c:	4618      	mov	r0, r3
 800122e:	f003 fd64 	bl	8004cfa <memset>
  if(uartHandle->Instance==USART3)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a22      	ldr	r2, [pc, #136]	; (80012c0 <HAL_UART_MspInit+0xb4>)
 8001238:	4293      	cmp	r3, r2
 800123a:	d13c      	bne.n	80012b6 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800123c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001240:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001242:	2300      	movs	r3, #0
 8001244:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001246:	f107 0314 	add.w	r3, r7, #20
 800124a:	4618      	mov	r0, r3
 800124c:	f001 fcee 	bl	8002c2c <HAL_RCCEx_PeriphCLKConfig>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001256:	f7ff fe7d 	bl	8000f54 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800125a:	4b1a      	ldr	r3, [pc, #104]	; (80012c4 <HAL_UART_MspInit+0xb8>)
 800125c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125e:	4a19      	ldr	r2, [pc, #100]	; (80012c4 <HAL_UART_MspInit+0xb8>)
 8001260:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001264:	6413      	str	r3, [r2, #64]	; 0x40
 8001266:	4b17      	ldr	r3, [pc, #92]	; (80012c4 <HAL_UART_MspInit+0xb8>)
 8001268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800126a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800126e:	613b      	str	r3, [r7, #16]
 8001270:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001272:	4b14      	ldr	r3, [pc, #80]	; (80012c4 <HAL_UART_MspInit+0xb8>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001276:	4a13      	ldr	r2, [pc, #76]	; (80012c4 <HAL_UART_MspInit+0xb8>)
 8001278:	f043 0308 	orr.w	r3, r3, #8
 800127c:	6313      	str	r3, [r2, #48]	; 0x30
 800127e:	4b11      	ldr	r3, [pc, #68]	; (80012c4 <HAL_UART_MspInit+0xb8>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001282:	f003 0308 	and.w	r3, r3, #8
 8001286:	60fb      	str	r3, [r7, #12]
 8001288:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800128a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800128e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001292:	2302      	movs	r3, #2
 8001294:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001298:	2300      	movs	r3, #0
 800129a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129e:	2303      	movs	r3, #3
 80012a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80012a4:	2307      	movs	r3, #7
 80012a6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012aa:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80012ae:	4619      	mov	r1, r3
 80012b0:	4805      	ldr	r0, [pc, #20]	; (80012c8 <HAL_UART_MspInit+0xbc>)
 80012b2:	f000 fe11 	bl	8001ed8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80012b6:	bf00      	nop
 80012b8:	37b8      	adds	r7, #184	; 0xb8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40004800 	.word	0x40004800
 80012c4:	40023800 	.word	0x40023800
 80012c8:	40020c00 	.word	0x40020c00

080012cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80012cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001304 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012d0:	480d      	ldr	r0, [pc, #52]	; (8001308 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80012d2:	490e      	ldr	r1, [pc, #56]	; (800130c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80012d4:	4a0e      	ldr	r2, [pc, #56]	; (8001310 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012d8:	e002      	b.n	80012e0 <LoopCopyDataInit>

080012da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012de:	3304      	adds	r3, #4

080012e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012e4:	d3f9      	bcc.n	80012da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012e6:	4a0b      	ldr	r2, [pc, #44]	; (8001314 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80012e8:	4c0b      	ldr	r4, [pc, #44]	; (8001318 <LoopFillZerobss+0x26>)
  movs r3, #0
 80012ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012ec:	e001      	b.n	80012f2 <LoopFillZerobss>

080012ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012f0:	3204      	adds	r2, #4

080012f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012f4:	d3fb      	bcc.n	80012ee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80012f6:	f7ff ff47 	bl	8001188 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012fa:	f003 fd57 	bl	8004dac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012fe:	f7ff fc39 	bl	8000b74 <main>
  bx  lr    
 8001302:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001304:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001308:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800130c:	20000224 	.word	0x20000224
  ldr r2, =_sidata
 8001310:	08008860 	.word	0x08008860
  ldr r2, =_sbss
 8001314:	20000224 	.word	0x20000224
  ldr r4, =_ebss
 8001318:	200004e4 	.word	0x200004e4

0800131c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800131c:	e7fe      	b.n	800131c <ADC_IRQHandler>

0800131e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001322:	2003      	movs	r0, #3
 8001324:	f000 fd28 	bl	8001d78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001328:	200f      	movs	r0, #15
 800132a:	f000 f805 	bl	8001338 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800132e:	f7ff fe17 	bl	8000f60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001332:	2300      	movs	r3, #0
}
 8001334:	4618      	mov	r0, r3
 8001336:	bd80      	pop	{r7, pc}

08001338 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001340:	4b12      	ldr	r3, [pc, #72]	; (800138c <HAL_InitTick+0x54>)
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	4b12      	ldr	r3, [pc, #72]	; (8001390 <HAL_InitTick+0x58>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	4619      	mov	r1, r3
 800134a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800134e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001352:	fbb2 f3f3 	udiv	r3, r2, r3
 8001356:	4618      	mov	r0, r3
 8001358:	f000 fd35 	bl	8001dc6 <HAL_SYSTICK_Config>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	e00e      	b.n	8001384 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2b0f      	cmp	r3, #15
 800136a:	d80a      	bhi.n	8001382 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800136c:	2200      	movs	r2, #0
 800136e:	6879      	ldr	r1, [r7, #4]
 8001370:	f04f 30ff 	mov.w	r0, #4294967295
 8001374:	f000 fd0b 	bl	8001d8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001378:	4a06      	ldr	r2, [pc, #24]	; (8001394 <HAL_InitTick+0x5c>)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800137e:	2300      	movs	r3, #0
 8001380:	e000      	b.n	8001384 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
}
 8001384:	4618      	mov	r0, r3
 8001386:	3708      	adds	r7, #8
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	20000050 	.word	0x20000050
 8001390:	20000058 	.word	0x20000058
 8001394:	20000054 	.word	0x20000054

08001398 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800139c:	4b06      	ldr	r3, [pc, #24]	; (80013b8 <HAL_IncTick+0x20>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	461a      	mov	r2, r3
 80013a2:	4b06      	ldr	r3, [pc, #24]	; (80013bc <HAL_IncTick+0x24>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4413      	add	r3, r2
 80013a8:	4a04      	ldr	r2, [pc, #16]	; (80013bc <HAL_IncTick+0x24>)
 80013aa:	6013      	str	r3, [r2, #0]
}
 80013ac:	bf00      	nop
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	20000058 	.word	0x20000058
 80013bc:	20000394 	.word	0x20000394

080013c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  return uwTick;
 80013c4:	4b03      	ldr	r3, [pc, #12]	; (80013d4 <HAL_GetTick+0x14>)
 80013c6:	681b      	ldr	r3, [r3, #0]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	20000394 	.word	0x20000394

080013d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013e0:	f7ff ffee 	bl	80013c0 <HAL_GetTick>
 80013e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013f0:	d005      	beq.n	80013fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013f2:	4b0a      	ldr	r3, [pc, #40]	; (800141c <HAL_Delay+0x44>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	461a      	mov	r2, r3
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	4413      	add	r3, r2
 80013fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013fe:	bf00      	nop
 8001400:	f7ff ffde 	bl	80013c0 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	68fa      	ldr	r2, [r7, #12]
 800140c:	429a      	cmp	r2, r3
 800140e:	d8f7      	bhi.n	8001400 <HAL_Delay+0x28>
  {
  }
}
 8001410:	bf00      	nop
 8001412:	bf00      	nop
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	20000058 	.word	0x20000058

08001420 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001428:	2300      	movs	r3, #0
 800142a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d101      	bne.n	8001436 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	e031      	b.n	800149a <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143a:	2b00      	cmp	r3, #0
 800143c:	d109      	bne.n	8001452 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	f7ff fb1a 	bl	8000a78 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2200      	movs	r2, #0
 8001448:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001456:	f003 0310 	and.w	r3, r3, #16
 800145a:	2b00      	cmp	r3, #0
 800145c:	d116      	bne.n	800148c <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001462:	4b10      	ldr	r3, [pc, #64]	; (80014a4 <HAL_ADC_Init+0x84>)
 8001464:	4013      	ands	r3, r2
 8001466:	f043 0202 	orr.w	r2, r3, #2
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f000 fad6 	bl	8001a20 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2200      	movs	r2, #0
 8001478:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800147e:	f023 0303 	bic.w	r3, r3, #3
 8001482:	f043 0201 	orr.w	r2, r3, #1
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	641a      	str	r2, [r3, #64]	; 0x40
 800148a:	e001      	b.n	8001490 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800148c:	2301      	movs	r3, #1
 800148e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2200      	movs	r2, #0
 8001494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001498:	7bfb      	ldrb	r3, [r7, #15]
}
 800149a:	4618      	mov	r0, r3
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	ffffeefd 	.word	0xffffeefd

080014a8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b085      	sub	sp, #20
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80014b0:	2300      	movs	r3, #0
 80014b2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	d101      	bne.n	80014c2 <HAL_ADC_Start+0x1a>
 80014be:	2302      	movs	r3, #2
 80014c0:	e0ad      	b.n	800161e <HAL_ADC_Start+0x176>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2201      	movs	r2, #1
 80014c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f003 0301 	and.w	r3, r3, #1
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d018      	beq.n	800150a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	689a      	ldr	r2, [r3, #8]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f042 0201 	orr.w	r2, r2, #1
 80014e6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80014e8:	4b50      	ldr	r3, [pc, #320]	; (800162c <HAL_ADC_Start+0x184>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a50      	ldr	r2, [pc, #320]	; (8001630 <HAL_ADC_Start+0x188>)
 80014ee:	fba2 2303 	umull	r2, r3, r2, r3
 80014f2:	0c9a      	lsrs	r2, r3, #18
 80014f4:	4613      	mov	r3, r2
 80014f6:	005b      	lsls	r3, r3, #1
 80014f8:	4413      	add	r3, r2
 80014fa:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80014fc:	e002      	b.n	8001504 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	3b01      	subs	r3, #1
 8001502:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d1f9      	bne.n	80014fe <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	f003 0301 	and.w	r3, r3, #1
 8001514:	2b01      	cmp	r3, #1
 8001516:	d175      	bne.n	8001604 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800151c:	4b45      	ldr	r3, [pc, #276]	; (8001634 <HAL_ADC_Start+0x18c>)
 800151e:	4013      	ands	r3, r2
 8001520:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001532:	2b00      	cmp	r3, #0
 8001534:	d007      	beq.n	8001546 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800153a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800153e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800154a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800154e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001552:	d106      	bne.n	8001562 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001558:	f023 0206 	bic.w	r2, r3, #6
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	645a      	str	r2, [r3, #68]	; 0x44
 8001560:	e002      	b.n	8001568 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2200      	movs	r2, #0
 8001566:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2200      	movs	r2, #0
 800156c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001578:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800157a:	4b2f      	ldr	r3, [pc, #188]	; (8001638 <HAL_ADC_Start+0x190>)
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	f003 031f 	and.w	r3, r3, #31
 8001582:	2b00      	cmp	r3, #0
 8001584:	d10f      	bne.n	80015a6 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001590:	2b00      	cmp	r3, #0
 8001592:	d143      	bne.n	800161c <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	689a      	ldr	r2, [r3, #8]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	e03a      	b.n	800161c <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a24      	ldr	r2, [pc, #144]	; (800163c <HAL_ADC_Start+0x194>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d10e      	bne.n	80015ce <HAL_ADC_Start+0x126>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d107      	bne.n	80015ce <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	689a      	ldr	r2, [r3, #8]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80015cc:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80015ce:	4b1a      	ldr	r3, [pc, #104]	; (8001638 <HAL_ADC_Start+0x190>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f003 0310 	and.w	r3, r3, #16
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d120      	bne.n	800161c <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a18      	ldr	r2, [pc, #96]	; (8001640 <HAL_ADC_Start+0x198>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d11b      	bne.n	800161c <HAL_ADC_Start+0x174>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d114      	bne.n	800161c <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	689a      	ldr	r2, [r3, #8]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001600:	609a      	str	r2, [r3, #8]
 8001602:	e00b      	b.n	800161c <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001608:	f043 0210 	orr.w	r2, r3, #16
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001614:	f043 0201 	orr.w	r2, r3, #1
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	3714      	adds	r7, #20
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	20000050 	.word	0x20000050
 8001630:	431bde83 	.word	0x431bde83
 8001634:	fffff8fe 	.word	0xfffff8fe
 8001638:	40012300 	.word	0x40012300
 800163c:	40012000 	.word	0x40012000
 8001640:	40012200 	.word	0x40012200

08001644 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800164e:	2300      	movs	r3, #0
 8001650:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800165c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001660:	d113      	bne.n	800168a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800166c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001670:	d10b      	bne.n	800168a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001676:	f043 0220 	orr.w	r2, r3, #32
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2200      	movs	r2, #0
 8001682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	e063      	b.n	8001752 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 800168a:	f7ff fe99 	bl	80013c0 <HAL_GetTick>
 800168e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001690:	e021      	b.n	80016d6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001698:	d01d      	beq.n	80016d6 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d007      	beq.n	80016b0 <HAL_ADC_PollForConversion+0x6c>
 80016a0:	f7ff fe8e 	bl	80013c0 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	683a      	ldr	r2, [r7, #0]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d212      	bcs.n	80016d6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	2b02      	cmp	r3, #2
 80016bc:	d00b      	beq.n	80016d6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c2:	f043 0204 	orr.w	r2, r3, #4
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2200      	movs	r2, #0
 80016ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80016d2:	2303      	movs	r3, #3
 80016d4:	e03d      	b.n	8001752 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 0302 	and.w	r3, r3, #2
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d1d6      	bne.n	8001692 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f06f 0212 	mvn.w	r2, #18
 80016ec:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001704:	2b00      	cmp	r3, #0
 8001706:	d123      	bne.n	8001750 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800170c:	2b00      	cmp	r3, #0
 800170e:	d11f      	bne.n	8001750 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001716:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800171a:	2b00      	cmp	r3, #0
 800171c:	d006      	beq.n	800172c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001728:	2b00      	cmp	r3, #0
 800172a:	d111      	bne.n	8001750 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001730:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d105      	bne.n	8001750 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001748:	f043 0201 	orr.w	r2, r3, #1
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001750:	2300      	movs	r3, #0
}
 8001752:	4618      	mov	r0, r3
 8001754:	3710      	adds	r7, #16
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800175a:	b480      	push	{r7}
 800175c:	b083      	sub	sp, #12
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001768:	4618      	mov	r0, r3
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr

08001774 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001774:	b480      	push	{r7}
 8001776:	b085      	sub	sp, #20
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800177e:	2300      	movs	r3, #0
 8001780:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001788:	2b01      	cmp	r3, #1
 800178a:	d101      	bne.n	8001790 <HAL_ADC_ConfigChannel+0x1c>
 800178c:	2302      	movs	r3, #2
 800178e:	e136      	b.n	80019fe <HAL_ADC_ConfigChannel+0x28a>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2201      	movs	r2, #1
 8001794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2b09      	cmp	r3, #9
 800179e:	d93a      	bls.n	8001816 <HAL_ADC_ConfigChannel+0xa2>
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80017a8:	d035      	beq.n	8001816 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	68d9      	ldr	r1, [r3, #12]
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	b29b      	uxth	r3, r3
 80017b6:	461a      	mov	r2, r3
 80017b8:	4613      	mov	r3, r2
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	4413      	add	r3, r2
 80017be:	3b1e      	subs	r3, #30
 80017c0:	2207      	movs	r2, #7
 80017c2:	fa02 f303 	lsl.w	r3, r2, r3
 80017c6:	43da      	mvns	r2, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	400a      	ands	r2, r1
 80017ce:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a8d      	ldr	r2, [pc, #564]	; (8001a0c <HAL_ADC_ConfigChannel+0x298>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d10a      	bne.n	80017f0 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	68d9      	ldr	r1, [r3, #12]
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	061a      	lsls	r2, r3, #24
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	430a      	orrs	r2, r1
 80017ec:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017ee:	e035      	b.n	800185c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	68d9      	ldr	r1, [r3, #12]
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	689a      	ldr	r2, [r3, #8]
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	b29b      	uxth	r3, r3
 8001800:	4618      	mov	r0, r3
 8001802:	4603      	mov	r3, r0
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	4403      	add	r3, r0
 8001808:	3b1e      	subs	r3, #30
 800180a:	409a      	lsls	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	430a      	orrs	r2, r1
 8001812:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001814:	e022      	b.n	800185c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	6919      	ldr	r1, [r3, #16]
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	b29b      	uxth	r3, r3
 8001822:	461a      	mov	r2, r3
 8001824:	4613      	mov	r3, r2
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	4413      	add	r3, r2
 800182a:	2207      	movs	r2, #7
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	43da      	mvns	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	400a      	ands	r2, r1
 8001838:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	6919      	ldr	r1, [r3, #16]
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	689a      	ldr	r2, [r3, #8]
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	b29b      	uxth	r3, r3
 800184a:	4618      	mov	r0, r3
 800184c:	4603      	mov	r3, r0
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	4403      	add	r3, r0
 8001852:	409a      	lsls	r2, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	430a      	orrs	r2, r1
 800185a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	2b06      	cmp	r3, #6
 8001862:	d824      	bhi.n	80018ae <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	685a      	ldr	r2, [r3, #4]
 800186e:	4613      	mov	r3, r2
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	4413      	add	r3, r2
 8001874:	3b05      	subs	r3, #5
 8001876:	221f      	movs	r2, #31
 8001878:	fa02 f303 	lsl.w	r3, r2, r3
 800187c:	43da      	mvns	r2, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	400a      	ands	r2, r1
 8001884:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	b29b      	uxth	r3, r3
 8001892:	4618      	mov	r0, r3
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	685a      	ldr	r2, [r3, #4]
 8001898:	4613      	mov	r3, r2
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	4413      	add	r3, r2
 800189e:	3b05      	subs	r3, #5
 80018a0:	fa00 f203 	lsl.w	r2, r0, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	430a      	orrs	r2, r1
 80018aa:	635a      	str	r2, [r3, #52]	; 0x34
 80018ac:	e04c      	b.n	8001948 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	2b0c      	cmp	r3, #12
 80018b4:	d824      	bhi.n	8001900 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	685a      	ldr	r2, [r3, #4]
 80018c0:	4613      	mov	r3, r2
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4413      	add	r3, r2
 80018c6:	3b23      	subs	r3, #35	; 0x23
 80018c8:	221f      	movs	r2, #31
 80018ca:	fa02 f303 	lsl.w	r3, r2, r3
 80018ce:	43da      	mvns	r2, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	400a      	ands	r2, r1
 80018d6:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	b29b      	uxth	r3, r3
 80018e4:	4618      	mov	r0, r3
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	685a      	ldr	r2, [r3, #4]
 80018ea:	4613      	mov	r3, r2
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	4413      	add	r3, r2
 80018f0:	3b23      	subs	r3, #35	; 0x23
 80018f2:	fa00 f203 	lsl.w	r2, r0, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	430a      	orrs	r2, r1
 80018fc:	631a      	str	r2, [r3, #48]	; 0x30
 80018fe:	e023      	b.n	8001948 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	685a      	ldr	r2, [r3, #4]
 800190a:	4613      	mov	r3, r2
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	4413      	add	r3, r2
 8001910:	3b41      	subs	r3, #65	; 0x41
 8001912:	221f      	movs	r2, #31
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	43da      	mvns	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	400a      	ands	r2, r1
 8001920:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	b29b      	uxth	r3, r3
 800192e:	4618      	mov	r0, r3
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685a      	ldr	r2, [r3, #4]
 8001934:	4613      	mov	r3, r2
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	4413      	add	r3, r2
 800193a:	3b41      	subs	r3, #65	; 0x41
 800193c:	fa00 f203 	lsl.w	r2, r0, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	430a      	orrs	r2, r1
 8001946:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a30      	ldr	r2, [pc, #192]	; (8001a10 <HAL_ADC_ConfigChannel+0x29c>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d10a      	bne.n	8001968 <HAL_ADC_ConfigChannel+0x1f4>
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800195a:	d105      	bne.n	8001968 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800195c:	4b2d      	ldr	r3, [pc, #180]	; (8001a14 <HAL_ADC_ConfigChannel+0x2a0>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	4a2c      	ldr	r2, [pc, #176]	; (8001a14 <HAL_ADC_ConfigChannel+0x2a0>)
 8001962:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001966:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a28      	ldr	r2, [pc, #160]	; (8001a10 <HAL_ADC_ConfigChannel+0x29c>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d10f      	bne.n	8001992 <HAL_ADC_ConfigChannel+0x21e>
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	2b12      	cmp	r3, #18
 8001978:	d10b      	bne.n	8001992 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800197a:	4b26      	ldr	r3, [pc, #152]	; (8001a14 <HAL_ADC_ConfigChannel+0x2a0>)
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	4a25      	ldr	r2, [pc, #148]	; (8001a14 <HAL_ADC_ConfigChannel+0x2a0>)
 8001980:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001984:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001986:	4b23      	ldr	r3, [pc, #140]	; (8001a14 <HAL_ADC_ConfigChannel+0x2a0>)
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	4a22      	ldr	r2, [pc, #136]	; (8001a14 <HAL_ADC_ConfigChannel+0x2a0>)
 800198c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001990:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a1e      	ldr	r2, [pc, #120]	; (8001a10 <HAL_ADC_ConfigChannel+0x29c>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d12b      	bne.n	80019f4 <HAL_ADC_ConfigChannel+0x280>
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a1a      	ldr	r2, [pc, #104]	; (8001a0c <HAL_ADC_ConfigChannel+0x298>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d003      	beq.n	80019ae <HAL_ADC_ConfigChannel+0x23a>
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2b11      	cmp	r3, #17
 80019ac:	d122      	bne.n	80019f4 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80019ae:	4b19      	ldr	r3, [pc, #100]	; (8001a14 <HAL_ADC_ConfigChannel+0x2a0>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	4a18      	ldr	r2, [pc, #96]	; (8001a14 <HAL_ADC_ConfigChannel+0x2a0>)
 80019b4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80019b8:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80019ba:	4b16      	ldr	r3, [pc, #88]	; (8001a14 <HAL_ADC_ConfigChannel+0x2a0>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	4a15      	ldr	r2, [pc, #84]	; (8001a14 <HAL_ADC_ConfigChannel+0x2a0>)
 80019c0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80019c4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a10      	ldr	r2, [pc, #64]	; (8001a0c <HAL_ADC_ConfigChannel+0x298>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d111      	bne.n	80019f4 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80019d0:	4b11      	ldr	r3, [pc, #68]	; (8001a18 <HAL_ADC_ConfigChannel+0x2a4>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a11      	ldr	r2, [pc, #68]	; (8001a1c <HAL_ADC_ConfigChannel+0x2a8>)
 80019d6:	fba2 2303 	umull	r2, r3, r2, r3
 80019da:	0c9a      	lsrs	r2, r3, #18
 80019dc:	4613      	mov	r3, r2
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	4413      	add	r3, r2
 80019e2:	005b      	lsls	r3, r3, #1
 80019e4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80019e6:	e002      	b.n	80019ee <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	3b01      	subs	r3, #1
 80019ec:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d1f9      	bne.n	80019e8 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2200      	movs	r2, #0
 80019f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80019fc:	2300      	movs	r3, #0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3714      	adds	r7, #20
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	10000012 	.word	0x10000012
 8001a10:	40012000 	.word	0x40012000
 8001a14:	40012300 	.word	0x40012300
 8001a18:	20000050 	.word	0x20000050
 8001a1c:	431bde83 	.word	0x431bde83

08001a20 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001a28:	4b78      	ldr	r3, [pc, #480]	; (8001c0c <ADC_Init+0x1ec>)
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	4a77      	ldr	r2, [pc, #476]	; (8001c0c <ADC_Init+0x1ec>)
 8001a2e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001a32:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001a34:	4b75      	ldr	r3, [pc, #468]	; (8001c0c <ADC_Init+0x1ec>)
 8001a36:	685a      	ldr	r2, [r3, #4]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	4973      	ldr	r1, [pc, #460]	; (8001c0c <ADC_Init+0x1ec>)
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	685a      	ldr	r2, [r3, #4]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a50:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	6859      	ldr	r1, [r3, #4]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	691b      	ldr	r3, [r3, #16]
 8001a5c:	021a      	lsls	r2, r3, #8
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	430a      	orrs	r2, r1
 8001a64:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	685a      	ldr	r2, [r3, #4]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001a74:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	6859      	ldr	r1, [r3, #4]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	689a      	ldr	r2, [r3, #8]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	430a      	orrs	r2, r1
 8001a86:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	689a      	ldr	r2, [r3, #8]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a96:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	6899      	ldr	r1, [r3, #8]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	68da      	ldr	r2, [r3, #12]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	430a      	orrs	r2, r1
 8001aa8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aae:	4a58      	ldr	r2, [pc, #352]	; (8001c10 <ADC_Init+0x1f0>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d022      	beq.n	8001afa <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	689a      	ldr	r2, [r3, #8]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001ac2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	6899      	ldr	r1, [r3, #8]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	430a      	orrs	r2, r1
 8001ad4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	689a      	ldr	r2, [r3, #8]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001ae4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	6899      	ldr	r1, [r3, #8]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	430a      	orrs	r2, r1
 8001af6:	609a      	str	r2, [r3, #8]
 8001af8:	e00f      	b.n	8001b1a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	689a      	ldr	r2, [r3, #8]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001b08:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	689a      	ldr	r2, [r3, #8]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001b18:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	689a      	ldr	r2, [r3, #8]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f022 0202 	bic.w	r2, r2, #2
 8001b28:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	6899      	ldr	r1, [r3, #8]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	699b      	ldr	r3, [r3, #24]
 8001b34:	005a      	lsls	r2, r3, #1
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	430a      	orrs	r2, r1
 8001b3c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d01b      	beq.n	8001b80 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	685a      	ldr	r2, [r3, #4]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b56:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	685a      	ldr	r2, [r3, #4]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001b66:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	6859      	ldr	r1, [r3, #4]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b72:	3b01      	subs	r3, #1
 8001b74:	035a      	lsls	r2, r3, #13
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	605a      	str	r2, [r3, #4]
 8001b7e:	e007      	b.n	8001b90 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	685a      	ldr	r2, [r3, #4]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b8e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001b9e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	3b01      	subs	r3, #1
 8001bac:	051a      	lsls	r2, r3, #20
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	430a      	orrs	r2, r1
 8001bb4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	689a      	ldr	r2, [r3, #8]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001bc4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	6899      	ldr	r1, [r3, #8]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001bd2:	025a      	lsls	r2, r3, #9
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	430a      	orrs	r2, r1
 8001bda:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	689a      	ldr	r2, [r3, #8]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	6899      	ldr	r1, [r3, #8]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	695b      	ldr	r3, [r3, #20]
 8001bf6:	029a      	lsls	r2, r3, #10
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	430a      	orrs	r2, r1
 8001bfe:	609a      	str	r2, [r3, #8]
}
 8001c00:	bf00      	nop
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr
 8001c0c:	40012300 	.word	0x40012300
 8001c10:	0f000001 	.word	0x0f000001

08001c14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	f003 0307 	and.w	r3, r3, #7
 8001c22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c24:	4b0b      	ldr	r3, [pc, #44]	; (8001c54 <__NVIC_SetPriorityGrouping+0x40>)
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c2a:	68ba      	ldr	r2, [r7, #8]
 8001c2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c30:	4013      	ands	r3, r2
 8001c32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001c3c:	4b06      	ldr	r3, [pc, #24]	; (8001c58 <__NVIC_SetPriorityGrouping+0x44>)
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c42:	4a04      	ldr	r2, [pc, #16]	; (8001c54 <__NVIC_SetPriorityGrouping+0x40>)
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	60d3      	str	r3, [r2, #12]
}
 8001c48:	bf00      	nop
 8001c4a:	3714      	adds	r7, #20
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr
 8001c54:	e000ed00 	.word	0xe000ed00
 8001c58:	05fa0000 	.word	0x05fa0000

08001c5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c60:	4b04      	ldr	r3, [pc, #16]	; (8001c74 <__NVIC_GetPriorityGrouping+0x18>)
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	0a1b      	lsrs	r3, r3, #8
 8001c66:	f003 0307 	and.w	r3, r3, #7
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr
 8001c74:	e000ed00 	.word	0xe000ed00

08001c78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	6039      	str	r1, [r7, #0]
 8001c82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	db0a      	blt.n	8001ca2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	b2da      	uxtb	r2, r3
 8001c90:	490c      	ldr	r1, [pc, #48]	; (8001cc4 <__NVIC_SetPriority+0x4c>)
 8001c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c96:	0112      	lsls	r2, r2, #4
 8001c98:	b2d2      	uxtb	r2, r2
 8001c9a:	440b      	add	r3, r1
 8001c9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ca0:	e00a      	b.n	8001cb8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	b2da      	uxtb	r2, r3
 8001ca6:	4908      	ldr	r1, [pc, #32]	; (8001cc8 <__NVIC_SetPriority+0x50>)
 8001ca8:	79fb      	ldrb	r3, [r7, #7]
 8001caa:	f003 030f 	and.w	r3, r3, #15
 8001cae:	3b04      	subs	r3, #4
 8001cb0:	0112      	lsls	r2, r2, #4
 8001cb2:	b2d2      	uxtb	r2, r2
 8001cb4:	440b      	add	r3, r1
 8001cb6:	761a      	strb	r2, [r3, #24]
}
 8001cb8:	bf00      	nop
 8001cba:	370c      	adds	r7, #12
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc2:	4770      	bx	lr
 8001cc4:	e000e100 	.word	0xe000e100
 8001cc8:	e000ed00 	.word	0xe000ed00

08001ccc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b089      	sub	sp, #36	; 0x24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	60f8      	str	r0, [r7, #12]
 8001cd4:	60b9      	str	r1, [r7, #8]
 8001cd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	f003 0307 	and.w	r3, r3, #7
 8001cde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	f1c3 0307 	rsb	r3, r3, #7
 8001ce6:	2b04      	cmp	r3, #4
 8001ce8:	bf28      	it	cs
 8001cea:	2304      	movcs	r3, #4
 8001cec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	3304      	adds	r3, #4
 8001cf2:	2b06      	cmp	r3, #6
 8001cf4:	d902      	bls.n	8001cfc <NVIC_EncodePriority+0x30>
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	3b03      	subs	r3, #3
 8001cfa:	e000      	b.n	8001cfe <NVIC_EncodePriority+0x32>
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d00:	f04f 32ff 	mov.w	r2, #4294967295
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	43da      	mvns	r2, r3
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	401a      	ands	r2, r3
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d14:	f04f 31ff 	mov.w	r1, #4294967295
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d1e:	43d9      	mvns	r1, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d24:	4313      	orrs	r3, r2
         );
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3724      	adds	r7, #36	; 0x24
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
	...

08001d34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3b01      	subs	r3, #1
 8001d40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d44:	d301      	bcc.n	8001d4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d46:	2301      	movs	r3, #1
 8001d48:	e00f      	b.n	8001d6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d4a:	4a0a      	ldr	r2, [pc, #40]	; (8001d74 <SysTick_Config+0x40>)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d52:	210f      	movs	r1, #15
 8001d54:	f04f 30ff 	mov.w	r0, #4294967295
 8001d58:	f7ff ff8e 	bl	8001c78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d5c:	4b05      	ldr	r3, [pc, #20]	; (8001d74 <SysTick_Config+0x40>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d62:	4b04      	ldr	r3, [pc, #16]	; (8001d74 <SysTick_Config+0x40>)
 8001d64:	2207      	movs	r2, #7
 8001d66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d68:	2300      	movs	r3, #0
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	e000e010 	.word	0xe000e010

08001d78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	f7ff ff47 	bl	8001c14 <__NVIC_SetPriorityGrouping>
}
 8001d86:	bf00      	nop
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b086      	sub	sp, #24
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	4603      	mov	r3, r0
 8001d96:	60b9      	str	r1, [r7, #8]
 8001d98:	607a      	str	r2, [r7, #4]
 8001d9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001da0:	f7ff ff5c 	bl	8001c5c <__NVIC_GetPriorityGrouping>
 8001da4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	68b9      	ldr	r1, [r7, #8]
 8001daa:	6978      	ldr	r0, [r7, #20]
 8001dac:	f7ff ff8e 	bl	8001ccc <NVIC_EncodePriority>
 8001db0:	4602      	mov	r2, r0
 8001db2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001db6:	4611      	mov	r1, r2
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff ff5d 	bl	8001c78 <__NVIC_SetPriority>
}
 8001dbe:	bf00      	nop
 8001dc0:	3718      	adds	r7, #24
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}

08001dc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	b082      	sub	sp, #8
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f7ff ffb0 	bl	8001d34 <SysTick_Config>
 8001dd4:	4603      	mov	r3, r0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3708      	adds	r7, #8
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
	...

08001de0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001de4:	f3bf 8f5f 	dmb	sy
}
 8001de8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001dea:	4b07      	ldr	r3, [pc, #28]	; (8001e08 <HAL_MPU_Disable+0x28>)
 8001dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dee:	4a06      	ldr	r2, [pc, #24]	; (8001e08 <HAL_MPU_Disable+0x28>)
 8001df0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001df4:	6253      	str	r3, [r2, #36]	; 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001df6:	4b05      	ldr	r3, [pc, #20]	; (8001e0c <HAL_MPU_Disable+0x2c>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	605a      	str	r2, [r3, #4]
}
 8001dfc:	bf00      	nop
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	e000ed00 	.word	0xe000ed00
 8001e0c:	e000ed90 	.word	0xe000ed90

08001e10 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001e18:	4a0b      	ldr	r2, [pc, #44]	; (8001e48 <HAL_MPU_Enable+0x38>)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f043 0301 	orr.w	r3, r3, #1
 8001e20:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001e22:	4b0a      	ldr	r3, [pc, #40]	; (8001e4c <HAL_MPU_Enable+0x3c>)
 8001e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e26:	4a09      	ldr	r2, [pc, #36]	; (8001e4c <HAL_MPU_Enable+0x3c>)
 8001e28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e2c:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001e2e:	f3bf 8f4f 	dsb	sy
}
 8001e32:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e34:	f3bf 8f6f 	isb	sy
}
 8001e38:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001e3a:	bf00      	nop
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	e000ed90 	.word	0xe000ed90
 8001e4c:	e000ed00 	.word	0xe000ed00

08001e50 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	785a      	ldrb	r2, [r3, #1]
 8001e5c:	4b1d      	ldr	r3, [pc, #116]	; (8001ed4 <HAL_MPU_ConfigRegion+0x84>)
 8001e5e:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != RESET)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d029      	beq.n	8001ebc <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
    
    MPU->RBAR = MPU_Init->BaseAddress;
 8001e68:	4a1a      	ldr	r2, [pc, #104]	; (8001ed4 <HAL_MPU_ConfigRegion+0x84>)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	7b1b      	ldrb	r3, [r3, #12]
 8001e74:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	7adb      	ldrb	r3, [r3, #11]
 8001e7a:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001e7c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	7a9b      	ldrb	r3, [r3, #10]
 8001e82:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001e84:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	7b5b      	ldrb	r3, [r3, #13]
 8001e8a:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001e8c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	7b9b      	ldrb	r3, [r3, #14]
 8001e92:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001e94:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	7bdb      	ldrb	r3, [r3, #15]
 8001e9a:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001e9c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	7a5b      	ldrb	r3, [r3, #9]
 8001ea2:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001ea4:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	7a1b      	ldrb	r3, [r3, #8]
 8001eaa:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001eac:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	7812      	ldrb	r2, [r2, #0]
 8001eb2:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001eb4:	4a07      	ldr	r2, [pc, #28]	; (8001ed4 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001eb6:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001eb8:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8001eba:	e005      	b.n	8001ec8 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8001ebc:	4b05      	ldr	r3, [pc, #20]	; (8001ed4 <HAL_MPU_ConfigRegion+0x84>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8001ec2:	4b04      	ldr	r3, [pc, #16]	; (8001ed4 <HAL_MPU_ConfigRegion+0x84>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	611a      	str	r2, [r3, #16]
}
 8001ec8:	bf00      	nop
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	e000ed90 	.word	0xe000ed90

08001ed8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b089      	sub	sp, #36	; 0x24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001eea:	2300      	movs	r3, #0
 8001eec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	61fb      	str	r3, [r7, #28]
 8001ef6:	e175      	b.n	80021e4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001ef8:	2201      	movs	r2, #1
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	fa02 f303 	lsl.w	r3, r2, r3
 8001f00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	697a      	ldr	r2, [r7, #20]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f0c:	693a      	ldr	r2, [r7, #16]
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	f040 8164 	bne.w	80021de <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f003 0303 	and.w	r3, r3, #3
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	d005      	beq.n	8001f2e <HAL_GPIO_Init+0x56>
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f003 0303 	and.w	r3, r3, #3
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d130      	bne.n	8001f90 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001f34:	69fb      	ldr	r3, [r7, #28]
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	2203      	movs	r2, #3
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	43db      	mvns	r3, r3
 8001f40:	69ba      	ldr	r2, [r7, #24]
 8001f42:	4013      	ands	r3, r2
 8001f44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	68da      	ldr	r2, [r3, #12]
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f52:	69ba      	ldr	r2, [r7, #24]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f64:	2201      	movs	r2, #1
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6c:	43db      	mvns	r3, r3
 8001f6e:	69ba      	ldr	r2, [r7, #24]
 8001f70:	4013      	ands	r3, r2
 8001f72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	091b      	lsrs	r3, r3, #4
 8001f7a:	f003 0201 	and.w	r2, r3, #1
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	fa02 f303 	lsl.w	r3, r2, r3
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	69ba      	ldr	r2, [r7, #24]
 8001f8e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f003 0303 	and.w	r3, r3, #3
 8001f98:	2b03      	cmp	r3, #3
 8001f9a:	d017      	beq.n	8001fcc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	2203      	movs	r2, #3
 8001fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fac:	43db      	mvns	r3, r3
 8001fae:	69ba      	ldr	r2, [r7, #24]
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	689a      	ldr	r2, [r3, #8]
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	69ba      	ldr	r2, [r7, #24]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	69ba      	ldr	r2, [r7, #24]
 8001fca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f003 0303 	and.w	r3, r3, #3
 8001fd4:	2b02      	cmp	r3, #2
 8001fd6:	d123      	bne.n	8002020 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	08da      	lsrs	r2, r3, #3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	3208      	adds	r2, #8
 8001fe0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	f003 0307 	and.w	r3, r3, #7
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	220f      	movs	r2, #15
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	69ba      	ldr	r2, [r7, #24]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	691a      	ldr	r2, [r3, #16]
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	fa02 f303 	lsl.w	r3, r2, r3
 800200c:	69ba      	ldr	r2, [r7, #24]
 800200e:	4313      	orrs	r3, r2
 8002010:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	08da      	lsrs	r2, r3, #3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	3208      	adds	r2, #8
 800201a:	69b9      	ldr	r1, [r7, #24]
 800201c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	2203      	movs	r2, #3
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	43db      	mvns	r3, r3
 8002032:	69ba      	ldr	r2, [r7, #24]
 8002034:	4013      	ands	r3, r2
 8002036:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f003 0203 	and.w	r2, r3, #3
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	005b      	lsls	r3, r3, #1
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	69ba      	ldr	r2, [r7, #24]
 800204a:	4313      	orrs	r3, r2
 800204c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	69ba      	ldr	r2, [r7, #24]
 8002052:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800205c:	2b00      	cmp	r3, #0
 800205e:	f000 80be 	beq.w	80021de <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002062:	4b66      	ldr	r3, [pc, #408]	; (80021fc <HAL_GPIO_Init+0x324>)
 8002064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002066:	4a65      	ldr	r2, [pc, #404]	; (80021fc <HAL_GPIO_Init+0x324>)
 8002068:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800206c:	6453      	str	r3, [r2, #68]	; 0x44
 800206e:	4b63      	ldr	r3, [pc, #396]	; (80021fc <HAL_GPIO_Init+0x324>)
 8002070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002072:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002076:	60fb      	str	r3, [r7, #12]
 8002078:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800207a:	4a61      	ldr	r2, [pc, #388]	; (8002200 <HAL_GPIO_Init+0x328>)
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	089b      	lsrs	r3, r3, #2
 8002080:	3302      	adds	r3, #2
 8002082:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002086:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	f003 0303 	and.w	r3, r3, #3
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	220f      	movs	r2, #15
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	43db      	mvns	r3, r3
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	4013      	ands	r3, r2
 800209c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a58      	ldr	r2, [pc, #352]	; (8002204 <HAL_GPIO_Init+0x32c>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d037      	beq.n	8002116 <HAL_GPIO_Init+0x23e>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	4a57      	ldr	r2, [pc, #348]	; (8002208 <HAL_GPIO_Init+0x330>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d031      	beq.n	8002112 <HAL_GPIO_Init+0x23a>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a56      	ldr	r2, [pc, #344]	; (800220c <HAL_GPIO_Init+0x334>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d02b      	beq.n	800210e <HAL_GPIO_Init+0x236>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a55      	ldr	r2, [pc, #340]	; (8002210 <HAL_GPIO_Init+0x338>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d025      	beq.n	800210a <HAL_GPIO_Init+0x232>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a54      	ldr	r2, [pc, #336]	; (8002214 <HAL_GPIO_Init+0x33c>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d01f      	beq.n	8002106 <HAL_GPIO_Init+0x22e>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a53      	ldr	r2, [pc, #332]	; (8002218 <HAL_GPIO_Init+0x340>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d019      	beq.n	8002102 <HAL_GPIO_Init+0x22a>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4a52      	ldr	r2, [pc, #328]	; (800221c <HAL_GPIO_Init+0x344>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d013      	beq.n	80020fe <HAL_GPIO_Init+0x226>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a51      	ldr	r2, [pc, #324]	; (8002220 <HAL_GPIO_Init+0x348>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d00d      	beq.n	80020fa <HAL_GPIO_Init+0x222>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a50      	ldr	r2, [pc, #320]	; (8002224 <HAL_GPIO_Init+0x34c>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d007      	beq.n	80020f6 <HAL_GPIO_Init+0x21e>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4a4f      	ldr	r2, [pc, #316]	; (8002228 <HAL_GPIO_Init+0x350>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d101      	bne.n	80020f2 <HAL_GPIO_Init+0x21a>
 80020ee:	2309      	movs	r3, #9
 80020f0:	e012      	b.n	8002118 <HAL_GPIO_Init+0x240>
 80020f2:	230a      	movs	r3, #10
 80020f4:	e010      	b.n	8002118 <HAL_GPIO_Init+0x240>
 80020f6:	2308      	movs	r3, #8
 80020f8:	e00e      	b.n	8002118 <HAL_GPIO_Init+0x240>
 80020fa:	2307      	movs	r3, #7
 80020fc:	e00c      	b.n	8002118 <HAL_GPIO_Init+0x240>
 80020fe:	2306      	movs	r3, #6
 8002100:	e00a      	b.n	8002118 <HAL_GPIO_Init+0x240>
 8002102:	2305      	movs	r3, #5
 8002104:	e008      	b.n	8002118 <HAL_GPIO_Init+0x240>
 8002106:	2304      	movs	r3, #4
 8002108:	e006      	b.n	8002118 <HAL_GPIO_Init+0x240>
 800210a:	2303      	movs	r3, #3
 800210c:	e004      	b.n	8002118 <HAL_GPIO_Init+0x240>
 800210e:	2302      	movs	r3, #2
 8002110:	e002      	b.n	8002118 <HAL_GPIO_Init+0x240>
 8002112:	2301      	movs	r3, #1
 8002114:	e000      	b.n	8002118 <HAL_GPIO_Init+0x240>
 8002116:	2300      	movs	r3, #0
 8002118:	69fa      	ldr	r2, [r7, #28]
 800211a:	f002 0203 	and.w	r2, r2, #3
 800211e:	0092      	lsls	r2, r2, #2
 8002120:	4093      	lsls	r3, r2
 8002122:	69ba      	ldr	r2, [r7, #24]
 8002124:	4313      	orrs	r3, r2
 8002126:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002128:	4935      	ldr	r1, [pc, #212]	; (8002200 <HAL_GPIO_Init+0x328>)
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	089b      	lsrs	r3, r3, #2
 800212e:	3302      	adds	r3, #2
 8002130:	69ba      	ldr	r2, [r7, #24]
 8002132:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002136:	4b3d      	ldr	r3, [pc, #244]	; (800222c <HAL_GPIO_Init+0x354>)
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	43db      	mvns	r3, r3
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	4013      	ands	r3, r2
 8002144:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d003      	beq.n	800215a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002152:	69ba      	ldr	r2, [r7, #24]
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	4313      	orrs	r3, r2
 8002158:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800215a:	4a34      	ldr	r2, [pc, #208]	; (800222c <HAL_GPIO_Init+0x354>)
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002160:	4b32      	ldr	r3, [pc, #200]	; (800222c <HAL_GPIO_Init+0x354>)
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	43db      	mvns	r3, r3
 800216a:	69ba      	ldr	r2, [r7, #24]
 800216c:	4013      	ands	r3, r2
 800216e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d003      	beq.n	8002184 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	4313      	orrs	r3, r2
 8002182:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002184:	4a29      	ldr	r2, [pc, #164]	; (800222c <HAL_GPIO_Init+0x354>)
 8002186:	69bb      	ldr	r3, [r7, #24]
 8002188:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800218a:	4b28      	ldr	r3, [pc, #160]	; (800222c <HAL_GPIO_Init+0x354>)
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	43db      	mvns	r3, r3
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	4013      	ands	r3, r2
 8002198:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d003      	beq.n	80021ae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80021a6:	69ba      	ldr	r2, [r7, #24]
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021ae:	4a1f      	ldr	r2, [pc, #124]	; (800222c <HAL_GPIO_Init+0x354>)
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021b4:	4b1d      	ldr	r3, [pc, #116]	; (800222c <HAL_GPIO_Init+0x354>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	43db      	mvns	r3, r3
 80021be:	69ba      	ldr	r2, [r7, #24]
 80021c0:	4013      	ands	r3, r2
 80021c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d003      	beq.n	80021d8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021d8:	4a14      	ldr	r2, [pc, #80]	; (800222c <HAL_GPIO_Init+0x354>)
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	3301      	adds	r3, #1
 80021e2:	61fb      	str	r3, [r7, #28]
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	2b0f      	cmp	r3, #15
 80021e8:	f67f ae86 	bls.w	8001ef8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80021ec:	bf00      	nop
 80021ee:	bf00      	nop
 80021f0:	3724      	adds	r7, #36	; 0x24
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	40023800 	.word	0x40023800
 8002200:	40013800 	.word	0x40013800
 8002204:	40020000 	.word	0x40020000
 8002208:	40020400 	.word	0x40020400
 800220c:	40020800 	.word	0x40020800
 8002210:	40020c00 	.word	0x40020c00
 8002214:	40021000 	.word	0x40021000
 8002218:	40021400 	.word	0x40021400
 800221c:	40021800 	.word	0x40021800
 8002220:	40021c00 	.word	0x40021c00
 8002224:	40022000 	.word	0x40022000
 8002228:	40022400 	.word	0x40022400
 800222c:	40013c00 	.word	0x40013c00

08002230 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	460b      	mov	r3, r1
 800223a:	807b      	strh	r3, [r7, #2]
 800223c:	4613      	mov	r3, r2
 800223e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002240:	787b      	ldrb	r3, [r7, #1]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d003      	beq.n	800224e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002246:	887a      	ldrh	r2, [r7, #2]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800224c:	e003      	b.n	8002256 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800224e:	887b      	ldrh	r3, [r7, #2]
 8002250:	041a      	lsls	r2, r3, #16
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	619a      	str	r2, [r3, #24]
}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
	...

08002264 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800226a:	2300      	movs	r3, #0
 800226c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800226e:	4b23      	ldr	r3, [pc, #140]	; (80022fc <HAL_PWREx_EnableOverDrive+0x98>)
 8002270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002272:	4a22      	ldr	r2, [pc, #136]	; (80022fc <HAL_PWREx_EnableOverDrive+0x98>)
 8002274:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002278:	6413      	str	r3, [r2, #64]	; 0x40
 800227a:	4b20      	ldr	r3, [pc, #128]	; (80022fc <HAL_PWREx_EnableOverDrive+0x98>)
 800227c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002282:	603b      	str	r3, [r7, #0]
 8002284:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002286:	4b1e      	ldr	r3, [pc, #120]	; (8002300 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a1d      	ldr	r2, [pc, #116]	; (8002300 <HAL_PWREx_EnableOverDrive+0x9c>)
 800228c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002290:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002292:	f7ff f895 	bl	80013c0 <HAL_GetTick>
 8002296:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002298:	e009      	b.n	80022ae <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800229a:	f7ff f891 	bl	80013c0 <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022a8:	d901      	bls.n	80022ae <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80022aa:	2303      	movs	r3, #3
 80022ac:	e022      	b.n	80022f4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80022ae:	4b14      	ldr	r3, [pc, #80]	; (8002300 <HAL_PWREx_EnableOverDrive+0x9c>)
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022ba:	d1ee      	bne.n	800229a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80022bc:	4b10      	ldr	r3, [pc, #64]	; (8002300 <HAL_PWREx_EnableOverDrive+0x9c>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a0f      	ldr	r2, [pc, #60]	; (8002300 <HAL_PWREx_EnableOverDrive+0x9c>)
 80022c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022c6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022c8:	f7ff f87a 	bl	80013c0 <HAL_GetTick>
 80022cc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80022ce:	e009      	b.n	80022e4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80022d0:	f7ff f876 	bl	80013c0 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022de:	d901      	bls.n	80022e4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e007      	b.n	80022f4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80022e4:	4b06      	ldr	r3, [pc, #24]	; (8002300 <HAL_PWREx_EnableOverDrive+0x9c>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80022f0:	d1ee      	bne.n	80022d0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3708      	adds	r7, #8
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	40023800 	.word	0x40023800
 8002300:	40007000 	.word	0x40007000

08002304 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b086      	sub	sp, #24
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800230c:	2300      	movs	r3, #0
 800230e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d101      	bne.n	800231a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e29b      	b.n	8002852 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0301 	and.w	r3, r3, #1
 8002322:	2b00      	cmp	r3, #0
 8002324:	f000 8087 	beq.w	8002436 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002328:	4b96      	ldr	r3, [pc, #600]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	f003 030c 	and.w	r3, r3, #12
 8002330:	2b04      	cmp	r3, #4
 8002332:	d00c      	beq.n	800234e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002334:	4b93      	ldr	r3, [pc, #588]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	f003 030c 	and.w	r3, r3, #12
 800233c:	2b08      	cmp	r3, #8
 800233e:	d112      	bne.n	8002366 <HAL_RCC_OscConfig+0x62>
 8002340:	4b90      	ldr	r3, [pc, #576]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002348:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800234c:	d10b      	bne.n	8002366 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800234e:	4b8d      	ldr	r3, [pc, #564]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d06c      	beq.n	8002434 <HAL_RCC_OscConfig+0x130>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d168      	bne.n	8002434 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e275      	b.n	8002852 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800236e:	d106      	bne.n	800237e <HAL_RCC_OscConfig+0x7a>
 8002370:	4b84      	ldr	r3, [pc, #528]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a83      	ldr	r2, [pc, #524]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002376:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800237a:	6013      	str	r3, [r2, #0]
 800237c:	e02e      	b.n	80023dc <HAL_RCC_OscConfig+0xd8>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d10c      	bne.n	80023a0 <HAL_RCC_OscConfig+0x9c>
 8002386:	4b7f      	ldr	r3, [pc, #508]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a7e      	ldr	r2, [pc, #504]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 800238c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002390:	6013      	str	r3, [r2, #0]
 8002392:	4b7c      	ldr	r3, [pc, #496]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a7b      	ldr	r2, [pc, #492]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002398:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800239c:	6013      	str	r3, [r2, #0]
 800239e:	e01d      	b.n	80023dc <HAL_RCC_OscConfig+0xd8>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80023a8:	d10c      	bne.n	80023c4 <HAL_RCC_OscConfig+0xc0>
 80023aa:	4b76      	ldr	r3, [pc, #472]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a75      	ldr	r2, [pc, #468]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 80023b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023b4:	6013      	str	r3, [r2, #0]
 80023b6:	4b73      	ldr	r3, [pc, #460]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a72      	ldr	r2, [pc, #456]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 80023bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023c0:	6013      	str	r3, [r2, #0]
 80023c2:	e00b      	b.n	80023dc <HAL_RCC_OscConfig+0xd8>
 80023c4:	4b6f      	ldr	r3, [pc, #444]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a6e      	ldr	r2, [pc, #440]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 80023ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023ce:	6013      	str	r3, [r2, #0]
 80023d0:	4b6c      	ldr	r3, [pc, #432]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a6b      	ldr	r2, [pc, #428]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 80023d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d013      	beq.n	800240c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e4:	f7fe ffec 	bl	80013c0 <HAL_GetTick>
 80023e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ea:	e008      	b.n	80023fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023ec:	f7fe ffe8 	bl	80013c0 <HAL_GetTick>
 80023f0:	4602      	mov	r2, r0
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	2b64      	cmp	r3, #100	; 0x64
 80023f8:	d901      	bls.n	80023fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e229      	b.n	8002852 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023fe:	4b61      	ldr	r3, [pc, #388]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d0f0      	beq.n	80023ec <HAL_RCC_OscConfig+0xe8>
 800240a:	e014      	b.n	8002436 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800240c:	f7fe ffd8 	bl	80013c0 <HAL_GetTick>
 8002410:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002412:	e008      	b.n	8002426 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002414:	f7fe ffd4 	bl	80013c0 <HAL_GetTick>
 8002418:	4602      	mov	r2, r0
 800241a:	693b      	ldr	r3, [r7, #16]
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	2b64      	cmp	r3, #100	; 0x64
 8002420:	d901      	bls.n	8002426 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002422:	2303      	movs	r3, #3
 8002424:	e215      	b.n	8002852 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002426:	4b57      	ldr	r3, [pc, #348]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d1f0      	bne.n	8002414 <HAL_RCC_OscConfig+0x110>
 8002432:	e000      	b.n	8002436 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002434:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	2b00      	cmp	r3, #0
 8002440:	d069      	beq.n	8002516 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002442:	4b50      	ldr	r3, [pc, #320]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f003 030c 	and.w	r3, r3, #12
 800244a:	2b00      	cmp	r3, #0
 800244c:	d00b      	beq.n	8002466 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800244e:	4b4d      	ldr	r3, [pc, #308]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	f003 030c 	and.w	r3, r3, #12
 8002456:	2b08      	cmp	r3, #8
 8002458:	d11c      	bne.n	8002494 <HAL_RCC_OscConfig+0x190>
 800245a:	4b4a      	ldr	r3, [pc, #296]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d116      	bne.n	8002494 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002466:	4b47      	ldr	r3, [pc, #284]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d005      	beq.n	800247e <HAL_RCC_OscConfig+0x17a>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	2b01      	cmp	r3, #1
 8002478:	d001      	beq.n	800247e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e1e9      	b.n	8002852 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800247e:	4b41      	ldr	r3, [pc, #260]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	691b      	ldr	r3, [r3, #16]
 800248a:	00db      	lsls	r3, r3, #3
 800248c:	493d      	ldr	r1, [pc, #244]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 800248e:	4313      	orrs	r3, r2
 8002490:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002492:	e040      	b.n	8002516 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d023      	beq.n	80024e4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800249c:	4b39      	ldr	r3, [pc, #228]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a38      	ldr	r2, [pc, #224]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 80024a2:	f043 0301 	orr.w	r3, r3, #1
 80024a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a8:	f7fe ff8a 	bl	80013c0 <HAL_GetTick>
 80024ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ae:	e008      	b.n	80024c2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024b0:	f7fe ff86 	bl	80013c0 <HAL_GetTick>
 80024b4:	4602      	mov	r2, r0
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e1c7      	b.n	8002852 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024c2:	4b30      	ldr	r3, [pc, #192]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d0f0      	beq.n	80024b0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024ce:	4b2d      	ldr	r3, [pc, #180]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	691b      	ldr	r3, [r3, #16]
 80024da:	00db      	lsls	r3, r3, #3
 80024dc:	4929      	ldr	r1, [pc, #164]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 80024de:	4313      	orrs	r3, r2
 80024e0:	600b      	str	r3, [r1, #0]
 80024e2:	e018      	b.n	8002516 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024e4:	4b27      	ldr	r3, [pc, #156]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a26      	ldr	r2, [pc, #152]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 80024ea:	f023 0301 	bic.w	r3, r3, #1
 80024ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f0:	f7fe ff66 	bl	80013c0 <HAL_GetTick>
 80024f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024f6:	e008      	b.n	800250a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024f8:	f7fe ff62 	bl	80013c0 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b02      	cmp	r3, #2
 8002504:	d901      	bls.n	800250a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e1a3      	b.n	8002852 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800250a:	4b1e      	ldr	r3, [pc, #120]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1f0      	bne.n	80024f8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0308 	and.w	r3, r3, #8
 800251e:	2b00      	cmp	r3, #0
 8002520:	d038      	beq.n	8002594 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	695b      	ldr	r3, [r3, #20]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d019      	beq.n	800255e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800252a:	4b16      	ldr	r3, [pc, #88]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 800252c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800252e:	4a15      	ldr	r2, [pc, #84]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002530:	f043 0301 	orr.w	r3, r3, #1
 8002534:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002536:	f7fe ff43 	bl	80013c0 <HAL_GetTick>
 800253a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800253c:	e008      	b.n	8002550 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800253e:	f7fe ff3f 	bl	80013c0 <HAL_GetTick>
 8002542:	4602      	mov	r2, r0
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	2b02      	cmp	r3, #2
 800254a:	d901      	bls.n	8002550 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e180      	b.n	8002852 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002550:	4b0c      	ldr	r3, [pc, #48]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002552:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002554:	f003 0302 	and.w	r3, r3, #2
 8002558:	2b00      	cmp	r3, #0
 800255a:	d0f0      	beq.n	800253e <HAL_RCC_OscConfig+0x23a>
 800255c:	e01a      	b.n	8002594 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800255e:	4b09      	ldr	r3, [pc, #36]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002560:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002562:	4a08      	ldr	r2, [pc, #32]	; (8002584 <HAL_RCC_OscConfig+0x280>)
 8002564:	f023 0301 	bic.w	r3, r3, #1
 8002568:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800256a:	f7fe ff29 	bl	80013c0 <HAL_GetTick>
 800256e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002570:	e00a      	b.n	8002588 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002572:	f7fe ff25 	bl	80013c0 <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	2b02      	cmp	r3, #2
 800257e:	d903      	bls.n	8002588 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e166      	b.n	8002852 <HAL_RCC_OscConfig+0x54e>
 8002584:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002588:	4b92      	ldr	r3, [pc, #584]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 800258a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800258c:	f003 0302 	and.w	r3, r3, #2
 8002590:	2b00      	cmp	r3, #0
 8002592:	d1ee      	bne.n	8002572 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0304 	and.w	r3, r3, #4
 800259c:	2b00      	cmp	r3, #0
 800259e:	f000 80a4 	beq.w	80026ea <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025a2:	4b8c      	ldr	r3, [pc, #560]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 80025a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d10d      	bne.n	80025ca <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80025ae:	4b89      	ldr	r3, [pc, #548]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 80025b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b2:	4a88      	ldr	r2, [pc, #544]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 80025b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025b8:	6413      	str	r3, [r2, #64]	; 0x40
 80025ba:	4b86      	ldr	r3, [pc, #536]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 80025bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025c2:	60bb      	str	r3, [r7, #8]
 80025c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025c6:	2301      	movs	r3, #1
 80025c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025ca:	4b83      	ldr	r3, [pc, #524]	; (80027d8 <HAL_RCC_OscConfig+0x4d4>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d118      	bne.n	8002608 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80025d6:	4b80      	ldr	r3, [pc, #512]	; (80027d8 <HAL_RCC_OscConfig+0x4d4>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a7f      	ldr	r2, [pc, #508]	; (80027d8 <HAL_RCC_OscConfig+0x4d4>)
 80025dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025e2:	f7fe feed 	bl	80013c0 <HAL_GetTick>
 80025e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025e8:	e008      	b.n	80025fc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025ea:	f7fe fee9 	bl	80013c0 <HAL_GetTick>
 80025ee:	4602      	mov	r2, r0
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	2b64      	cmp	r3, #100	; 0x64
 80025f6:	d901      	bls.n	80025fc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80025f8:	2303      	movs	r3, #3
 80025fa:	e12a      	b.n	8002852 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025fc:	4b76      	ldr	r3, [pc, #472]	; (80027d8 <HAL_RCC_OscConfig+0x4d4>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002604:	2b00      	cmp	r3, #0
 8002606:	d0f0      	beq.n	80025ea <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	2b01      	cmp	r3, #1
 800260e:	d106      	bne.n	800261e <HAL_RCC_OscConfig+0x31a>
 8002610:	4b70      	ldr	r3, [pc, #448]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 8002612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002614:	4a6f      	ldr	r2, [pc, #444]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 8002616:	f043 0301 	orr.w	r3, r3, #1
 800261a:	6713      	str	r3, [r2, #112]	; 0x70
 800261c:	e02d      	b.n	800267a <HAL_RCC_OscConfig+0x376>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d10c      	bne.n	8002640 <HAL_RCC_OscConfig+0x33c>
 8002626:	4b6b      	ldr	r3, [pc, #428]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 8002628:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800262a:	4a6a      	ldr	r2, [pc, #424]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 800262c:	f023 0301 	bic.w	r3, r3, #1
 8002630:	6713      	str	r3, [r2, #112]	; 0x70
 8002632:	4b68      	ldr	r3, [pc, #416]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 8002634:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002636:	4a67      	ldr	r2, [pc, #412]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 8002638:	f023 0304 	bic.w	r3, r3, #4
 800263c:	6713      	str	r3, [r2, #112]	; 0x70
 800263e:	e01c      	b.n	800267a <HAL_RCC_OscConfig+0x376>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	2b05      	cmp	r3, #5
 8002646:	d10c      	bne.n	8002662 <HAL_RCC_OscConfig+0x35e>
 8002648:	4b62      	ldr	r3, [pc, #392]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 800264a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800264c:	4a61      	ldr	r2, [pc, #388]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 800264e:	f043 0304 	orr.w	r3, r3, #4
 8002652:	6713      	str	r3, [r2, #112]	; 0x70
 8002654:	4b5f      	ldr	r3, [pc, #380]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 8002656:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002658:	4a5e      	ldr	r2, [pc, #376]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 800265a:	f043 0301 	orr.w	r3, r3, #1
 800265e:	6713      	str	r3, [r2, #112]	; 0x70
 8002660:	e00b      	b.n	800267a <HAL_RCC_OscConfig+0x376>
 8002662:	4b5c      	ldr	r3, [pc, #368]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 8002664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002666:	4a5b      	ldr	r2, [pc, #364]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 8002668:	f023 0301 	bic.w	r3, r3, #1
 800266c:	6713      	str	r3, [r2, #112]	; 0x70
 800266e:	4b59      	ldr	r3, [pc, #356]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 8002670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002672:	4a58      	ldr	r2, [pc, #352]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 8002674:	f023 0304 	bic.w	r3, r3, #4
 8002678:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d015      	beq.n	80026ae <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002682:	f7fe fe9d 	bl	80013c0 <HAL_GetTick>
 8002686:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002688:	e00a      	b.n	80026a0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800268a:	f7fe fe99 	bl	80013c0 <HAL_GetTick>
 800268e:	4602      	mov	r2, r0
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	f241 3288 	movw	r2, #5000	; 0x1388
 8002698:	4293      	cmp	r3, r2
 800269a:	d901      	bls.n	80026a0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e0d8      	b.n	8002852 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026a0:	4b4c      	ldr	r3, [pc, #304]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 80026a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026a4:	f003 0302 	and.w	r3, r3, #2
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d0ee      	beq.n	800268a <HAL_RCC_OscConfig+0x386>
 80026ac:	e014      	b.n	80026d8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ae:	f7fe fe87 	bl	80013c0 <HAL_GetTick>
 80026b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026b4:	e00a      	b.n	80026cc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026b6:	f7fe fe83 	bl	80013c0 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d901      	bls.n	80026cc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e0c2      	b.n	8002852 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026cc:	4b41      	ldr	r3, [pc, #260]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 80026ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026d0:	f003 0302 	and.w	r3, r3, #2
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d1ee      	bne.n	80026b6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80026d8:	7dfb      	ldrb	r3, [r7, #23]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d105      	bne.n	80026ea <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026de:	4b3d      	ldr	r3, [pc, #244]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 80026e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e2:	4a3c      	ldr	r2, [pc, #240]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 80026e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026e8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	699b      	ldr	r3, [r3, #24]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	f000 80ae 	beq.w	8002850 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026f4:	4b37      	ldr	r3, [pc, #220]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f003 030c 	and.w	r3, r3, #12
 80026fc:	2b08      	cmp	r3, #8
 80026fe:	d06d      	beq.n	80027dc <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	699b      	ldr	r3, [r3, #24]
 8002704:	2b02      	cmp	r3, #2
 8002706:	d14b      	bne.n	80027a0 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002708:	4b32      	ldr	r3, [pc, #200]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a31      	ldr	r2, [pc, #196]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 800270e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002712:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002714:	f7fe fe54 	bl	80013c0 <HAL_GetTick>
 8002718:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800271a:	e008      	b.n	800272e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800271c:	f7fe fe50 	bl	80013c0 <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	2b02      	cmp	r3, #2
 8002728:	d901      	bls.n	800272e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800272a:	2303      	movs	r3, #3
 800272c:	e091      	b.n	8002852 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800272e:	4b29      	ldr	r3, [pc, #164]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d1f0      	bne.n	800271c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	69da      	ldr	r2, [r3, #28]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a1b      	ldr	r3, [r3, #32]
 8002742:	431a      	orrs	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002748:	019b      	lsls	r3, r3, #6
 800274a:	431a      	orrs	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002750:	085b      	lsrs	r3, r3, #1
 8002752:	3b01      	subs	r3, #1
 8002754:	041b      	lsls	r3, r3, #16
 8002756:	431a      	orrs	r2, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800275c:	061b      	lsls	r3, r3, #24
 800275e:	431a      	orrs	r2, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002764:	071b      	lsls	r3, r3, #28
 8002766:	491b      	ldr	r1, [pc, #108]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 8002768:	4313      	orrs	r3, r2
 800276a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800276c:	4b19      	ldr	r3, [pc, #100]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a18      	ldr	r2, [pc, #96]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 8002772:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002776:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002778:	f7fe fe22 	bl	80013c0 <HAL_GetTick>
 800277c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800277e:	e008      	b.n	8002792 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002780:	f7fe fe1e 	bl	80013c0 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	2b02      	cmp	r3, #2
 800278c:	d901      	bls.n	8002792 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e05f      	b.n	8002852 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002792:	4b10      	ldr	r3, [pc, #64]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d0f0      	beq.n	8002780 <HAL_RCC_OscConfig+0x47c>
 800279e:	e057      	b.n	8002850 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027a0:	4b0c      	ldr	r3, [pc, #48]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a0b      	ldr	r2, [pc, #44]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 80027a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80027aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ac:	f7fe fe08 	bl	80013c0 <HAL_GetTick>
 80027b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027b2:	e008      	b.n	80027c6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027b4:	f7fe fe04 	bl	80013c0 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e045      	b.n	8002852 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027c6:	4b03      	ldr	r3, [pc, #12]	; (80027d4 <HAL_RCC_OscConfig+0x4d0>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d1f0      	bne.n	80027b4 <HAL_RCC_OscConfig+0x4b0>
 80027d2:	e03d      	b.n	8002850 <HAL_RCC_OscConfig+0x54c>
 80027d4:	40023800 	.word	0x40023800
 80027d8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80027dc:	4b1f      	ldr	r3, [pc, #124]	; (800285c <HAL_RCC_OscConfig+0x558>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	699b      	ldr	r3, [r3, #24]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d030      	beq.n	800284c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d129      	bne.n	800284c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002802:	429a      	cmp	r2, r3
 8002804:	d122      	bne.n	800284c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002806:	68fa      	ldr	r2, [r7, #12]
 8002808:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800280c:	4013      	ands	r3, r2
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002812:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002814:	4293      	cmp	r3, r2
 8002816:	d119      	bne.n	800284c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002822:	085b      	lsrs	r3, r3, #1
 8002824:	3b01      	subs	r3, #1
 8002826:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002828:	429a      	cmp	r2, r3
 800282a:	d10f      	bne.n	800284c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002836:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002838:	429a      	cmp	r2, r3
 800283a:	d107      	bne.n	800284c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002846:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002848:	429a      	cmp	r2, r3
 800284a:	d001      	beq.n	8002850 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e000      	b.n	8002852 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3718      	adds	r7, #24
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	40023800 	.word	0x40023800

08002860 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b084      	sub	sp, #16
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800286a:	2300      	movs	r3, #0
 800286c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d101      	bne.n	8002878 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e0d0      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002878:	4b6a      	ldr	r3, [pc, #424]	; (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 030f 	and.w	r3, r3, #15
 8002880:	683a      	ldr	r2, [r7, #0]
 8002882:	429a      	cmp	r2, r3
 8002884:	d910      	bls.n	80028a8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002886:	4b67      	ldr	r3, [pc, #412]	; (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f023 020f 	bic.w	r2, r3, #15
 800288e:	4965      	ldr	r1, [pc, #404]	; (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	4313      	orrs	r3, r2
 8002894:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002896:	4b63      	ldr	r3, [pc, #396]	; (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 030f 	and.w	r3, r3, #15
 800289e:	683a      	ldr	r2, [r7, #0]
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d001      	beq.n	80028a8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e0b8      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0302 	and.w	r3, r3, #2
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d020      	beq.n	80028f6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0304 	and.w	r3, r3, #4
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d005      	beq.n	80028cc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028c0:	4b59      	ldr	r3, [pc, #356]	; (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	4a58      	ldr	r2, [pc, #352]	; (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 80028c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80028ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0308 	and.w	r3, r3, #8
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d005      	beq.n	80028e4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028d8:	4b53      	ldr	r3, [pc, #332]	; (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	4a52      	ldr	r2, [pc, #328]	; (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 80028de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80028e2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028e4:	4b50      	ldr	r3, [pc, #320]	; (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	494d      	ldr	r1, [pc, #308]	; (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0301 	and.w	r3, r3, #1
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d040      	beq.n	8002984 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d107      	bne.n	800291a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800290a:	4b47      	ldr	r3, [pc, #284]	; (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d115      	bne.n	8002942 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e07f      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	2b02      	cmp	r3, #2
 8002920:	d107      	bne.n	8002932 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002922:	4b41      	ldr	r3, [pc, #260]	; (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d109      	bne.n	8002942 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e073      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002932:	4b3d      	ldr	r3, [pc, #244]	; (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0302 	and.w	r3, r3, #2
 800293a:	2b00      	cmp	r3, #0
 800293c:	d101      	bne.n	8002942 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e06b      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002942:	4b39      	ldr	r3, [pc, #228]	; (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f023 0203 	bic.w	r2, r3, #3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	4936      	ldr	r1, [pc, #216]	; (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 8002950:	4313      	orrs	r3, r2
 8002952:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002954:	f7fe fd34 	bl	80013c0 <HAL_GetTick>
 8002958:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800295a:	e00a      	b.n	8002972 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800295c:	f7fe fd30 	bl	80013c0 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	f241 3288 	movw	r2, #5000	; 0x1388
 800296a:	4293      	cmp	r3, r2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e053      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002972:	4b2d      	ldr	r3, [pc, #180]	; (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f003 020c 	and.w	r2, r3, #12
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	429a      	cmp	r2, r3
 8002982:	d1eb      	bne.n	800295c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002984:	4b27      	ldr	r3, [pc, #156]	; (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f003 030f 	and.w	r3, r3, #15
 800298c:	683a      	ldr	r2, [r7, #0]
 800298e:	429a      	cmp	r2, r3
 8002990:	d210      	bcs.n	80029b4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002992:	4b24      	ldr	r3, [pc, #144]	; (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f023 020f 	bic.w	r2, r3, #15
 800299a:	4922      	ldr	r1, [pc, #136]	; (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	4313      	orrs	r3, r2
 80029a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029a2:	4b20      	ldr	r3, [pc, #128]	; (8002a24 <HAL_RCC_ClockConfig+0x1c4>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 030f 	and.w	r3, r3, #15
 80029aa:	683a      	ldr	r2, [r7, #0]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d001      	beq.n	80029b4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e032      	b.n	8002a1a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0304 	and.w	r3, r3, #4
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d008      	beq.n	80029d2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029c0:	4b19      	ldr	r3, [pc, #100]	; (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	4916      	ldr	r1, [pc, #88]	; (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 80029ce:	4313      	orrs	r3, r2
 80029d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0308 	and.w	r3, r3, #8
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d009      	beq.n	80029f2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80029de:	4b12      	ldr	r3, [pc, #72]	; (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	691b      	ldr	r3, [r3, #16]
 80029ea:	00db      	lsls	r3, r3, #3
 80029ec:	490e      	ldr	r1, [pc, #56]	; (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 80029ee:	4313      	orrs	r3, r2
 80029f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029f2:	f000 f821 	bl	8002a38 <HAL_RCC_GetSysClockFreq>
 80029f6:	4602      	mov	r2, r0
 80029f8:	4b0b      	ldr	r3, [pc, #44]	; (8002a28 <HAL_RCC_ClockConfig+0x1c8>)
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	091b      	lsrs	r3, r3, #4
 80029fe:	f003 030f 	and.w	r3, r3, #15
 8002a02:	490a      	ldr	r1, [pc, #40]	; (8002a2c <HAL_RCC_ClockConfig+0x1cc>)
 8002a04:	5ccb      	ldrb	r3, [r1, r3]
 8002a06:	fa22 f303 	lsr.w	r3, r2, r3
 8002a0a:	4a09      	ldr	r2, [pc, #36]	; (8002a30 <HAL_RCC_ClockConfig+0x1d0>)
 8002a0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a0e:	4b09      	ldr	r3, [pc, #36]	; (8002a34 <HAL_RCC_ClockConfig+0x1d4>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fe fc90 	bl	8001338 <HAL_InitTick>

  return HAL_OK;
 8002a18:	2300      	movs	r3, #0
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3710      	adds	r7, #16
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	40023c00 	.word	0x40023c00
 8002a28:	40023800 	.word	0x40023800
 8002a2c:	08008410 	.word	0x08008410
 8002a30:	20000050 	.word	0x20000050
 8002a34:	20000054 	.word	0x20000054

08002a38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a3c:	b090      	sub	sp, #64	; 0x40
 8002a3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002a40:	2300      	movs	r3, #0
 8002a42:	637b      	str	r3, [r7, #52]	; 0x34
 8002a44:	2300      	movs	r3, #0
 8002a46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a48:	2300      	movs	r3, #0
 8002a4a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a50:	4b59      	ldr	r3, [pc, #356]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f003 030c 	and.w	r3, r3, #12
 8002a58:	2b08      	cmp	r3, #8
 8002a5a:	d00d      	beq.n	8002a78 <HAL_RCC_GetSysClockFreq+0x40>
 8002a5c:	2b08      	cmp	r3, #8
 8002a5e:	f200 80a1 	bhi.w	8002ba4 <HAL_RCC_GetSysClockFreq+0x16c>
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d002      	beq.n	8002a6c <HAL_RCC_GetSysClockFreq+0x34>
 8002a66:	2b04      	cmp	r3, #4
 8002a68:	d003      	beq.n	8002a72 <HAL_RCC_GetSysClockFreq+0x3a>
 8002a6a:	e09b      	b.n	8002ba4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a6c:	4b53      	ldr	r3, [pc, #332]	; (8002bbc <HAL_RCC_GetSysClockFreq+0x184>)
 8002a6e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002a70:	e09b      	b.n	8002baa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a72:	4b53      	ldr	r3, [pc, #332]	; (8002bc0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002a74:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002a76:	e098      	b.n	8002baa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a78:	4b4f      	ldr	r3, [pc, #316]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a80:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002a82:	4b4d      	ldr	r3, [pc, #308]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d028      	beq.n	8002ae0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a8e:	4b4a      	ldr	r3, [pc, #296]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	099b      	lsrs	r3, r3, #6
 8002a94:	2200      	movs	r2, #0
 8002a96:	623b      	str	r3, [r7, #32]
 8002a98:	627a      	str	r2, [r7, #36]	; 0x24
 8002a9a:	6a3b      	ldr	r3, [r7, #32]
 8002a9c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	4b47      	ldr	r3, [pc, #284]	; (8002bc0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002aa4:	fb03 f201 	mul.w	r2, r3, r1
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	fb00 f303 	mul.w	r3, r0, r3
 8002aae:	4413      	add	r3, r2
 8002ab0:	4a43      	ldr	r2, [pc, #268]	; (8002bc0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002ab2:	fba0 1202 	umull	r1, r2, r0, r2
 8002ab6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002ab8:	460a      	mov	r2, r1
 8002aba:	62ba      	str	r2, [r7, #40]	; 0x28
 8002abc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002abe:	4413      	add	r3, r2
 8002ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	61bb      	str	r3, [r7, #24]
 8002ac8:	61fa      	str	r2, [r7, #28]
 8002aca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ace:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002ad2:	f7fd fdc9 	bl	8000668 <__aeabi_uldivmod>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	460b      	mov	r3, r1
 8002ada:	4613      	mov	r3, r2
 8002adc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ade:	e053      	b.n	8002b88 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ae0:	4b35      	ldr	r3, [pc, #212]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	099b      	lsrs	r3, r3, #6
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	613b      	str	r3, [r7, #16]
 8002aea:	617a      	str	r2, [r7, #20]
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002af2:	f04f 0b00 	mov.w	fp, #0
 8002af6:	4652      	mov	r2, sl
 8002af8:	465b      	mov	r3, fp
 8002afa:	f04f 0000 	mov.w	r0, #0
 8002afe:	f04f 0100 	mov.w	r1, #0
 8002b02:	0159      	lsls	r1, r3, #5
 8002b04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b08:	0150      	lsls	r0, r2, #5
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	ebb2 080a 	subs.w	r8, r2, sl
 8002b12:	eb63 090b 	sbc.w	r9, r3, fp
 8002b16:	f04f 0200 	mov.w	r2, #0
 8002b1a:	f04f 0300 	mov.w	r3, #0
 8002b1e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002b22:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002b26:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002b2a:	ebb2 0408 	subs.w	r4, r2, r8
 8002b2e:	eb63 0509 	sbc.w	r5, r3, r9
 8002b32:	f04f 0200 	mov.w	r2, #0
 8002b36:	f04f 0300 	mov.w	r3, #0
 8002b3a:	00eb      	lsls	r3, r5, #3
 8002b3c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b40:	00e2      	lsls	r2, r4, #3
 8002b42:	4614      	mov	r4, r2
 8002b44:	461d      	mov	r5, r3
 8002b46:	eb14 030a 	adds.w	r3, r4, sl
 8002b4a:	603b      	str	r3, [r7, #0]
 8002b4c:	eb45 030b 	adc.w	r3, r5, fp
 8002b50:	607b      	str	r3, [r7, #4]
 8002b52:	f04f 0200 	mov.w	r2, #0
 8002b56:	f04f 0300 	mov.w	r3, #0
 8002b5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002b5e:	4629      	mov	r1, r5
 8002b60:	028b      	lsls	r3, r1, #10
 8002b62:	4621      	mov	r1, r4
 8002b64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002b68:	4621      	mov	r1, r4
 8002b6a:	028a      	lsls	r2, r1, #10
 8002b6c:	4610      	mov	r0, r2
 8002b6e:	4619      	mov	r1, r3
 8002b70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b72:	2200      	movs	r2, #0
 8002b74:	60bb      	str	r3, [r7, #8]
 8002b76:	60fa      	str	r2, [r7, #12]
 8002b78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b7c:	f7fd fd74 	bl	8000668 <__aeabi_uldivmod>
 8002b80:	4602      	mov	r2, r0
 8002b82:	460b      	mov	r3, r1
 8002b84:	4613      	mov	r3, r2
 8002b86:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002b88:	4b0b      	ldr	r3, [pc, #44]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	0c1b      	lsrs	r3, r3, #16
 8002b8e:	f003 0303 	and.w	r3, r3, #3
 8002b92:	3301      	adds	r3, #1
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8002b98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ba0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002ba2:	e002      	b.n	8002baa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ba4:	4b05      	ldr	r3, [pc, #20]	; (8002bbc <HAL_RCC_GetSysClockFreq+0x184>)
 8002ba6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002ba8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3740      	adds	r7, #64	; 0x40
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002bb6:	bf00      	nop
 8002bb8:	40023800 	.word	0x40023800
 8002bbc:	00f42400 	.word	0x00f42400
 8002bc0:	017d7840 	.word	0x017d7840

08002bc4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bc8:	4b03      	ldr	r3, [pc, #12]	; (8002bd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002bca:	681b      	ldr	r3, [r3, #0]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	20000050 	.word	0x20000050

08002bdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002be0:	f7ff fff0 	bl	8002bc4 <HAL_RCC_GetHCLKFreq>
 8002be4:	4602      	mov	r2, r0
 8002be6:	4b05      	ldr	r3, [pc, #20]	; (8002bfc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	0a9b      	lsrs	r3, r3, #10
 8002bec:	f003 0307 	and.w	r3, r3, #7
 8002bf0:	4903      	ldr	r1, [pc, #12]	; (8002c00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bf2:	5ccb      	ldrb	r3, [r1, r3]
 8002bf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	40023800 	.word	0x40023800
 8002c00:	08008420 	.word	0x08008420

08002c04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c08:	f7ff ffdc 	bl	8002bc4 <HAL_RCC_GetHCLKFreq>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	4b05      	ldr	r3, [pc, #20]	; (8002c24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	0b5b      	lsrs	r3, r3, #13
 8002c14:	f003 0307 	and.w	r3, r3, #7
 8002c18:	4903      	ldr	r1, [pc, #12]	; (8002c28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c1a:	5ccb      	ldrb	r3, [r1, r3]
 8002c1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	40023800 	.word	0x40023800
 8002c28:	08008420 	.word	0x08008420

08002c2c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b088      	sub	sp, #32
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002c34:	2300      	movs	r3, #0
 8002c36:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002c40:	2300      	movs	r3, #0
 8002c42:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002c44:	2300      	movs	r3, #0
 8002c46:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d012      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002c54:	4b69      	ldr	r3, [pc, #420]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	4a68      	ldr	r2, [pc, #416]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c5a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002c5e:	6093      	str	r3, [r2, #8]
 8002c60:	4b66      	ldr	r3, [pc, #408]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c62:	689a      	ldr	r2, [r3, #8]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c68:	4964      	ldr	r1, [pc, #400]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d101      	bne.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002c76:	2301      	movs	r3, #1
 8002c78:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d017      	beq.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c86:	4b5d      	ldr	r3, [pc, #372]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c8c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c94:	4959      	ldr	r1, [pc, #356]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ca0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ca4:	d101      	bne.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d101      	bne.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d017      	beq.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002cc2:	4b4e      	ldr	r3, [pc, #312]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002cc8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd0:	494a      	ldr	r1, [pc, #296]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cdc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ce0:	d101      	bne.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d101      	bne.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d001      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0320 	and.w	r3, r3, #32
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	f000 808b 	beq.w	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d10:	4b3a      	ldr	r3, [pc, #232]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d14:	4a39      	ldr	r2, [pc, #228]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d1a:	6413      	str	r3, [r2, #64]	; 0x40
 8002d1c:	4b37      	ldr	r3, [pc, #220]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d24:	60bb      	str	r3, [r7, #8]
 8002d26:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002d28:	4b35      	ldr	r3, [pc, #212]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a34      	ldr	r2, [pc, #208]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002d2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d34:	f7fe fb44 	bl	80013c0 <HAL_GetTick>
 8002d38:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002d3a:	e008      	b.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d3c:	f7fe fb40 	bl	80013c0 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	2b64      	cmp	r3, #100	; 0x64
 8002d48:	d901      	bls.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e38f      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002d4e:	4b2c      	ldr	r3, [pc, #176]	; (8002e00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d0f0      	beq.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d5a:	4b28      	ldr	r3, [pc, #160]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d62:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d035      	beq.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d72:	693a      	ldr	r2, [r7, #16]
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d02e      	beq.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d78:	4b20      	ldr	r3, [pc, #128]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d80:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d82:	4b1e      	ldr	r3, [pc, #120]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d86:	4a1d      	ldr	r2, [pc, #116]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d8c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d8e:	4b1b      	ldr	r3, [pc, #108]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d92:	4a1a      	ldr	r2, [pc, #104]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d98:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002d9a:	4a18      	ldr	r2, [pc, #96]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002da0:	4b16      	ldr	r3, [pc, #88]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002da2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002da4:	f003 0301 	and.w	r3, r3, #1
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d114      	bne.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dac:	f7fe fb08 	bl	80013c0 <HAL_GetTick>
 8002db0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002db2:	e00a      	b.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002db4:	f7fe fb04 	bl	80013c0 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d901      	bls.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e351      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dca:	4b0c      	ldr	r3, [pc, #48]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002dcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d0ee      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dde:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002de2:	d111      	bne.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002de4:	4b05      	ldr	r3, [pc, #20]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002df0:	4b04      	ldr	r3, [pc, #16]	; (8002e04 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002df2:	400b      	ands	r3, r1
 8002df4:	4901      	ldr	r1, [pc, #4]	; (8002dfc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002df6:	4313      	orrs	r3, r2
 8002df8:	608b      	str	r3, [r1, #8]
 8002dfa:	e00b      	b.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002dfc:	40023800 	.word	0x40023800
 8002e00:	40007000 	.word	0x40007000
 8002e04:	0ffffcff 	.word	0x0ffffcff
 8002e08:	4bac      	ldr	r3, [pc, #688]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	4aab      	ldr	r2, [pc, #684]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e0e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002e12:	6093      	str	r3, [r2, #8]
 8002e14:	4ba9      	ldr	r3, [pc, #676]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e16:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e20:	49a6      	ldr	r1, [pc, #664]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e22:	4313      	orrs	r3, r2
 8002e24:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 0310 	and.w	r3, r3, #16
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d010      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002e32:	4ba2      	ldr	r3, [pc, #648]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e38:	4aa0      	ldr	r2, [pc, #640]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e3e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002e42:	4b9e      	ldr	r3, [pc, #632]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e44:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e4c:	499b      	ldr	r1, [pc, #620]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d00a      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e60:	4b96      	ldr	r3, [pc, #600]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e66:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e6e:	4993      	ldr	r1, [pc, #588]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00a      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002e82:	4b8e      	ldr	r3, [pc, #568]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e88:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e90:	498a      	ldr	r1, [pc, #552]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e92:	4313      	orrs	r3, r2
 8002e94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d00a      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ea4:	4b85      	ldr	r3, [pc, #532]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eaa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002eb2:	4982      	ldr	r1, [pc, #520]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d00a      	beq.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002ec6:	4b7d      	ldr	r3, [pc, #500]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ecc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ed4:	4979      	ldr	r1, [pc, #484]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d00a      	beq.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002ee8:	4b74      	ldr	r3, [pc, #464]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eee:	f023 0203 	bic.w	r2, r3, #3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ef6:	4971      	ldr	r1, [pc, #452]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00a      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f0a:	4b6c      	ldr	r3, [pc, #432]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f10:	f023 020c 	bic.w	r2, r3, #12
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f18:	4968      	ldr	r1, [pc, #416]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d00a      	beq.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002f2c:	4b63      	ldr	r3, [pc, #396]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f32:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f3a:	4960      	ldr	r1, [pc, #384]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d00a      	beq.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002f4e:	4b5b      	ldr	r3, [pc, #364]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f54:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f5c:	4957      	ldr	r1, [pc, #348]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00a      	beq.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002f70:	4b52      	ldr	r3, [pc, #328]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f76:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f7e:	494f      	ldr	r1, [pc, #316]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f80:	4313      	orrs	r3, r2
 8002f82:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d00a      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002f92:	4b4a      	ldr	r3, [pc, #296]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f98:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fa0:	4946      	ldr	r1, [pc, #280]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00a      	beq.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002fb4:	4b41      	ldr	r3, [pc, #260]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fba:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fc2:	493e      	ldr	r1, [pc, #248]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d00a      	beq.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002fd6:	4b39      	ldr	r3, [pc, #228]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fdc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fe4:	4935      	ldr	r1, [pc, #212]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d00a      	beq.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002ff8:	4b30      	ldr	r3, [pc, #192]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ffe:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003006:	492d      	ldr	r1, [pc, #180]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003008:	4313      	orrs	r3, r2
 800300a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d011      	beq.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800301a:	4b28      	ldr	r3, [pc, #160]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800301c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003020:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003028:	4924      	ldr	r1, [pc, #144]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800302a:	4313      	orrs	r3, r2
 800302c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003034:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003038:	d101      	bne.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800303a:	2301      	movs	r3, #1
 800303c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0308 	and.w	r3, r3, #8
 8003046:	2b00      	cmp	r3, #0
 8003048:	d001      	beq.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800304a:	2301      	movs	r3, #1
 800304c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d00a      	beq.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800305a:	4b18      	ldr	r3, [pc, #96]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800305c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003060:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003068:	4914      	ldr	r1, [pc, #80]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800306a:	4313      	orrs	r3, r2
 800306c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d00b      	beq.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800307c:	4b0f      	ldr	r3, [pc, #60]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800307e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003082:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800308c:	490b      	ldr	r1, [pc, #44]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800308e:	4313      	orrs	r3, r2
 8003090:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d00f      	beq.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80030a0:	4b06      	ldr	r3, [pc, #24]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030a6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030b0:	4902      	ldr	r1, [pc, #8]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80030b8:	e002      	b.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80030ba:	bf00      	nop
 80030bc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d00b      	beq.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80030cc:	4b8a      	ldr	r3, [pc, #552]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030d2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030dc:	4986      	ldr	r1, [pc, #536]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d00b      	beq.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80030f0:	4b81      	ldr	r3, [pc, #516]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030f6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003100:	497d      	ldr	r1, [pc, #500]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003102:	4313      	orrs	r3, r2
 8003104:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	2b01      	cmp	r3, #1
 800310c:	d006      	beq.n	800311c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003116:	2b00      	cmp	r3, #0
 8003118:	f000 80d6 	beq.w	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800311c:	4b76      	ldr	r3, [pc, #472]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a75      	ldr	r2, [pc, #468]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003122:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003126:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003128:	f7fe f94a 	bl	80013c0 <HAL_GetTick>
 800312c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800312e:	e008      	b.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003130:	f7fe f946 	bl	80013c0 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b64      	cmp	r3, #100	; 0x64
 800313c:	d901      	bls.n	8003142 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e195      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003142:	4b6d      	ldr	r3, [pc, #436]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1f0      	bne.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0301 	and.w	r3, r3, #1
 8003156:	2b00      	cmp	r3, #0
 8003158:	d021      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x572>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800315e:	2b00      	cmp	r3, #0
 8003160:	d11d      	bne.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003162:	4b65      	ldr	r3, [pc, #404]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003164:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003168:	0c1b      	lsrs	r3, r3, #16
 800316a:	f003 0303 	and.w	r3, r3, #3
 800316e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003170:	4b61      	ldr	r3, [pc, #388]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003172:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003176:	0e1b      	lsrs	r3, r3, #24
 8003178:	f003 030f 	and.w	r3, r3, #15
 800317c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	019a      	lsls	r2, r3, #6
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	041b      	lsls	r3, r3, #16
 8003188:	431a      	orrs	r2, r3
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	061b      	lsls	r3, r3, #24
 800318e:	431a      	orrs	r2, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	071b      	lsls	r3, r3, #28
 8003196:	4958      	ldr	r1, [pc, #352]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003198:	4313      	orrs	r3, r2
 800319a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d004      	beq.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80031b2:	d00a      	beq.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d02e      	beq.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031c8:	d129      	bne.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80031ca:	4b4b      	ldr	r3, [pc, #300]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80031d0:	0c1b      	lsrs	r3, r3, #16
 80031d2:	f003 0303 	and.w	r3, r3, #3
 80031d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80031d8:	4b47      	ldr	r3, [pc, #284]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80031de:	0f1b      	lsrs	r3, r3, #28
 80031e0:	f003 0307 	and.w	r3, r3, #7
 80031e4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	019a      	lsls	r2, r3, #6
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	041b      	lsls	r3, r3, #16
 80031f0:	431a      	orrs	r2, r3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	061b      	lsls	r3, r3, #24
 80031f8:	431a      	orrs	r2, r3
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	071b      	lsls	r3, r3, #28
 80031fe:	493e      	ldr	r1, [pc, #248]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003200:	4313      	orrs	r3, r2
 8003202:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003206:	4b3c      	ldr	r3, [pc, #240]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003208:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800320c:	f023 021f 	bic.w	r2, r3, #31
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003214:	3b01      	subs	r3, #1
 8003216:	4938      	ldr	r1, [pc, #224]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003218:	4313      	orrs	r3, r2
 800321a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d01d      	beq.n	8003266 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800322a:	4b33      	ldr	r3, [pc, #204]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800322c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003230:	0e1b      	lsrs	r3, r3, #24
 8003232:	f003 030f 	and.w	r3, r3, #15
 8003236:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003238:	4b2f      	ldr	r3, [pc, #188]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800323a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800323e:	0f1b      	lsrs	r3, r3, #28
 8003240:	f003 0307 	and.w	r3, r3, #7
 8003244:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	019a      	lsls	r2, r3, #6
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	691b      	ldr	r3, [r3, #16]
 8003250:	041b      	lsls	r3, r3, #16
 8003252:	431a      	orrs	r2, r3
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	061b      	lsls	r3, r3, #24
 8003258:	431a      	orrs	r2, r3
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	071b      	lsls	r3, r3, #28
 800325e:	4926      	ldr	r1, [pc, #152]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003260:	4313      	orrs	r3, r2
 8003262:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800326e:	2b00      	cmp	r3, #0
 8003270:	d011      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	019a      	lsls	r2, r3, #6
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	691b      	ldr	r3, [r3, #16]
 800327c:	041b      	lsls	r3, r3, #16
 800327e:	431a      	orrs	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	061b      	lsls	r3, r3, #24
 8003286:	431a      	orrs	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	071b      	lsls	r3, r3, #28
 800328e:	491a      	ldr	r1, [pc, #104]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003290:	4313      	orrs	r3, r2
 8003292:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003296:	4b18      	ldr	r3, [pc, #96]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a17      	ldr	r2, [pc, #92]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800329c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80032a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032a2:	f7fe f88d 	bl	80013c0 <HAL_GetTick>
 80032a6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80032a8:	e008      	b.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80032aa:	f7fe f889 	bl	80013c0 <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	2b64      	cmp	r3, #100	; 0x64
 80032b6:	d901      	bls.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e0d8      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80032bc:	4b0e      	ldr	r3, [pc, #56]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d0f0      	beq.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	f040 80ce 	bne.w	800346c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80032d0:	4b09      	ldr	r3, [pc, #36]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a08      	ldr	r2, [pc, #32]	; (80032f8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80032d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032dc:	f7fe f870 	bl	80013c0 <HAL_GetTick>
 80032e0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80032e2:	e00b      	b.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80032e4:	f7fe f86c 	bl	80013c0 <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b64      	cmp	r3, #100	; 0x64
 80032f0:	d904      	bls.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e0bb      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x842>
 80032f6:	bf00      	nop
 80032f8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80032fc:	4b5e      	ldr	r3, [pc, #376]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003304:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003308:	d0ec      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d003      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800331a:	2b00      	cmp	r3, #0
 800331c:	d009      	beq.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003326:	2b00      	cmp	r3, #0
 8003328:	d02e      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332e:	2b00      	cmp	r3, #0
 8003330:	d12a      	bne.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003332:	4b51      	ldr	r3, [pc, #324]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003334:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003338:	0c1b      	lsrs	r3, r3, #16
 800333a:	f003 0303 	and.w	r3, r3, #3
 800333e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003340:	4b4d      	ldr	r3, [pc, #308]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003342:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003346:	0f1b      	lsrs	r3, r3, #28
 8003348:	f003 0307 	and.w	r3, r3, #7
 800334c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	695b      	ldr	r3, [r3, #20]
 8003352:	019a      	lsls	r2, r3, #6
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	041b      	lsls	r3, r3, #16
 8003358:	431a      	orrs	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	699b      	ldr	r3, [r3, #24]
 800335e:	061b      	lsls	r3, r3, #24
 8003360:	431a      	orrs	r2, r3
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	071b      	lsls	r3, r3, #28
 8003366:	4944      	ldr	r1, [pc, #272]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003368:	4313      	orrs	r3, r2
 800336a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800336e:	4b42      	ldr	r3, [pc, #264]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003370:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003374:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800337c:	3b01      	subs	r3, #1
 800337e:	021b      	lsls	r3, r3, #8
 8003380:	493d      	ldr	r1, [pc, #244]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003382:	4313      	orrs	r3, r2
 8003384:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d022      	beq.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003398:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800339c:	d11d      	bne.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800339e:	4b36      	ldr	r3, [pc, #216]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033a4:	0e1b      	lsrs	r3, r3, #24
 80033a6:	f003 030f 	and.w	r3, r3, #15
 80033aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80033ac:	4b32      	ldr	r3, [pc, #200]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033b2:	0f1b      	lsrs	r3, r3, #28
 80033b4:	f003 0307 	and.w	r3, r3, #7
 80033b8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	695b      	ldr	r3, [r3, #20]
 80033be:	019a      	lsls	r2, r3, #6
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a1b      	ldr	r3, [r3, #32]
 80033c4:	041b      	lsls	r3, r3, #16
 80033c6:	431a      	orrs	r2, r3
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	061b      	lsls	r3, r3, #24
 80033cc:	431a      	orrs	r2, r3
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	071b      	lsls	r3, r3, #28
 80033d2:	4929      	ldr	r1, [pc, #164]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033d4:	4313      	orrs	r3, r2
 80033d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0308 	and.w	r3, r3, #8
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d028      	beq.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80033e6:	4b24      	ldr	r3, [pc, #144]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033ec:	0e1b      	lsrs	r3, r3, #24
 80033ee:	f003 030f 	and.w	r3, r3, #15
 80033f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80033f4:	4b20      	ldr	r3, [pc, #128]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033fa:	0c1b      	lsrs	r3, r3, #16
 80033fc:	f003 0303 	and.w	r3, r3, #3
 8003400:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	695b      	ldr	r3, [r3, #20]
 8003406:	019a      	lsls	r2, r3, #6
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	041b      	lsls	r3, r3, #16
 800340c:	431a      	orrs	r2, r3
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	061b      	lsls	r3, r3, #24
 8003412:	431a      	orrs	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	69db      	ldr	r3, [r3, #28]
 8003418:	071b      	lsls	r3, r3, #28
 800341a:	4917      	ldr	r1, [pc, #92]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800341c:	4313      	orrs	r3, r2
 800341e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003422:	4b15      	ldr	r3, [pc, #84]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003424:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003428:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003430:	4911      	ldr	r1, [pc, #68]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003432:	4313      	orrs	r3, r2
 8003434:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003438:	4b0f      	ldr	r3, [pc, #60]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a0e      	ldr	r2, [pc, #56]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800343e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003442:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003444:	f7fd ffbc 	bl	80013c0 <HAL_GetTick>
 8003448:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800344a:	e008      	b.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800344c:	f7fd ffb8 	bl	80013c0 <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	2b64      	cmp	r3, #100	; 0x64
 8003458:	d901      	bls.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e007      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800345e:	4b06      	ldr	r3, [pc, #24]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003466:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800346a:	d1ef      	bne.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800346c:	2300      	movs	r3, #0
}
 800346e:	4618      	mov	r0, r3
 8003470:	3720      	adds	r7, #32
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	40023800 	.word	0x40023800

0800347c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d101      	bne.n	800348e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e040      	b.n	8003510 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003492:	2b00      	cmp	r3, #0
 8003494:	d106      	bne.n	80034a4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f7fd feb4 	bl	800120c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2224      	movs	r2, #36	; 0x24
 80034a8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f022 0201 	bic.w	r2, r2, #1
 80034b8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f000 f8b0 	bl	8003620 <UART_SetConfig>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d101      	bne.n	80034ca <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e022      	b.n	8003510 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d002      	beq.n	80034d8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f000 fb08 	bl	8003ae8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	685a      	ldr	r2, [r3, #4]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	689a      	ldr	r2, [r3, #8]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80034f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f042 0201 	orr.w	r2, r2, #1
 8003506:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f000 fb8f 	bl	8003c2c <UART_CheckIdleState>
 800350e:	4603      	mov	r3, r0
}
 8003510:	4618      	mov	r0, r3
 8003512:	3708      	adds	r7, #8
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}

08003518 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b08a      	sub	sp, #40	; 0x28
 800351c:	af02      	add	r7, sp, #8
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	60b9      	str	r1, [r7, #8]
 8003522:	603b      	str	r3, [r7, #0]
 8003524:	4613      	mov	r3, r2
 8003526:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800352c:	2b20      	cmp	r3, #32
 800352e:	d171      	bne.n	8003614 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d002      	beq.n	800353c <HAL_UART_Transmit+0x24>
 8003536:	88fb      	ldrh	r3, [r7, #6]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d101      	bne.n	8003540 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e06a      	b.n	8003616 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2200      	movs	r2, #0
 8003544:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2221      	movs	r2, #33	; 0x21
 800354c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800354e:	f7fd ff37 	bl	80013c0 <HAL_GetTick>
 8003552:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	88fa      	ldrh	r2, [r7, #6]
 8003558:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	88fa      	ldrh	r2, [r7, #6]
 8003560:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800356c:	d108      	bne.n	8003580 <HAL_UART_Transmit+0x68>
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	691b      	ldr	r3, [r3, #16]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d104      	bne.n	8003580 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003576:	2300      	movs	r3, #0
 8003578:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	61bb      	str	r3, [r7, #24]
 800357e:	e003      	b.n	8003588 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003584:	2300      	movs	r3, #0
 8003586:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003588:	e02c      	b.n	80035e4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	9300      	str	r3, [sp, #0]
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	2200      	movs	r2, #0
 8003592:	2180      	movs	r1, #128	; 0x80
 8003594:	68f8      	ldr	r0, [r7, #12]
 8003596:	f000 fb96 	bl	8003cc6 <UART_WaitOnFlagUntilTimeout>
 800359a:	4603      	mov	r3, r0
 800359c:	2b00      	cmp	r3, #0
 800359e:	d001      	beq.n	80035a4 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e038      	b.n	8003616 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d10b      	bne.n	80035c2 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035aa:	69bb      	ldr	r3, [r7, #24]
 80035ac:	881b      	ldrh	r3, [r3, #0]
 80035ae:	461a      	mov	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035b8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80035ba:	69bb      	ldr	r3, [r7, #24]
 80035bc:	3302      	adds	r3, #2
 80035be:	61bb      	str	r3, [r7, #24]
 80035c0:	e007      	b.n	80035d2 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	781a      	ldrb	r2, [r3, #0]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	3301      	adds	r3, #1
 80035d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80035d8:	b29b      	uxth	r3, r3
 80035da:	3b01      	subs	r3, #1
 80035dc:	b29a      	uxth	r2, r3
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d1cc      	bne.n	800358a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	2200      	movs	r2, #0
 80035f8:	2140      	movs	r1, #64	; 0x40
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f000 fb63 	bl	8003cc6 <UART_WaitOnFlagUntilTimeout>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e005      	b.n	8003616 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2220      	movs	r2, #32
 800360e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003610:	2300      	movs	r3, #0
 8003612:	e000      	b.n	8003616 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003614:	2302      	movs	r3, #2
  }
}
 8003616:	4618      	mov	r0, r3
 8003618:	3720      	adds	r7, #32
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
	...

08003620 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b088      	sub	sp, #32
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003628:	2300      	movs	r3, #0
 800362a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	689a      	ldr	r2, [r3, #8]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	691b      	ldr	r3, [r3, #16]
 8003634:	431a      	orrs	r2, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	695b      	ldr	r3, [r3, #20]
 800363a:	431a      	orrs	r2, r3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	69db      	ldr	r3, [r3, #28]
 8003640:	4313      	orrs	r3, r2
 8003642:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	4ba6      	ldr	r3, [pc, #664]	; (80038e4 <UART_SetConfig+0x2c4>)
 800364c:	4013      	ands	r3, r2
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	6812      	ldr	r2, [r2, #0]
 8003652:	6979      	ldr	r1, [r7, #20]
 8003654:	430b      	orrs	r3, r1
 8003656:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	68da      	ldr	r2, [r3, #12]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	430a      	orrs	r2, r1
 800366c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	699b      	ldr	r3, [r3, #24]
 8003672:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	697a      	ldr	r2, [r7, #20]
 800367a:	4313      	orrs	r3, r2
 800367c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	697a      	ldr	r2, [r7, #20]
 800368e:	430a      	orrs	r2, r1
 8003690:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a94      	ldr	r2, [pc, #592]	; (80038e8 <UART_SetConfig+0x2c8>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d120      	bne.n	80036de <UART_SetConfig+0xbe>
 800369c:	4b93      	ldr	r3, [pc, #588]	; (80038ec <UART_SetConfig+0x2cc>)
 800369e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036a2:	f003 0303 	and.w	r3, r3, #3
 80036a6:	2b03      	cmp	r3, #3
 80036a8:	d816      	bhi.n	80036d8 <UART_SetConfig+0xb8>
 80036aa:	a201      	add	r2, pc, #4	; (adr r2, 80036b0 <UART_SetConfig+0x90>)
 80036ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036b0:	080036c1 	.word	0x080036c1
 80036b4:	080036cd 	.word	0x080036cd
 80036b8:	080036c7 	.word	0x080036c7
 80036bc:	080036d3 	.word	0x080036d3
 80036c0:	2301      	movs	r3, #1
 80036c2:	77fb      	strb	r3, [r7, #31]
 80036c4:	e150      	b.n	8003968 <UART_SetConfig+0x348>
 80036c6:	2302      	movs	r3, #2
 80036c8:	77fb      	strb	r3, [r7, #31]
 80036ca:	e14d      	b.n	8003968 <UART_SetConfig+0x348>
 80036cc:	2304      	movs	r3, #4
 80036ce:	77fb      	strb	r3, [r7, #31]
 80036d0:	e14a      	b.n	8003968 <UART_SetConfig+0x348>
 80036d2:	2308      	movs	r3, #8
 80036d4:	77fb      	strb	r3, [r7, #31]
 80036d6:	e147      	b.n	8003968 <UART_SetConfig+0x348>
 80036d8:	2310      	movs	r3, #16
 80036da:	77fb      	strb	r3, [r7, #31]
 80036dc:	e144      	b.n	8003968 <UART_SetConfig+0x348>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a83      	ldr	r2, [pc, #524]	; (80038f0 <UART_SetConfig+0x2d0>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d132      	bne.n	800374e <UART_SetConfig+0x12e>
 80036e8:	4b80      	ldr	r3, [pc, #512]	; (80038ec <UART_SetConfig+0x2cc>)
 80036ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ee:	f003 030c 	and.w	r3, r3, #12
 80036f2:	2b0c      	cmp	r3, #12
 80036f4:	d828      	bhi.n	8003748 <UART_SetConfig+0x128>
 80036f6:	a201      	add	r2, pc, #4	; (adr r2, 80036fc <UART_SetConfig+0xdc>)
 80036f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036fc:	08003731 	.word	0x08003731
 8003700:	08003749 	.word	0x08003749
 8003704:	08003749 	.word	0x08003749
 8003708:	08003749 	.word	0x08003749
 800370c:	0800373d 	.word	0x0800373d
 8003710:	08003749 	.word	0x08003749
 8003714:	08003749 	.word	0x08003749
 8003718:	08003749 	.word	0x08003749
 800371c:	08003737 	.word	0x08003737
 8003720:	08003749 	.word	0x08003749
 8003724:	08003749 	.word	0x08003749
 8003728:	08003749 	.word	0x08003749
 800372c:	08003743 	.word	0x08003743
 8003730:	2300      	movs	r3, #0
 8003732:	77fb      	strb	r3, [r7, #31]
 8003734:	e118      	b.n	8003968 <UART_SetConfig+0x348>
 8003736:	2302      	movs	r3, #2
 8003738:	77fb      	strb	r3, [r7, #31]
 800373a:	e115      	b.n	8003968 <UART_SetConfig+0x348>
 800373c:	2304      	movs	r3, #4
 800373e:	77fb      	strb	r3, [r7, #31]
 8003740:	e112      	b.n	8003968 <UART_SetConfig+0x348>
 8003742:	2308      	movs	r3, #8
 8003744:	77fb      	strb	r3, [r7, #31]
 8003746:	e10f      	b.n	8003968 <UART_SetConfig+0x348>
 8003748:	2310      	movs	r3, #16
 800374a:	77fb      	strb	r3, [r7, #31]
 800374c:	e10c      	b.n	8003968 <UART_SetConfig+0x348>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a68      	ldr	r2, [pc, #416]	; (80038f4 <UART_SetConfig+0x2d4>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d120      	bne.n	800379a <UART_SetConfig+0x17a>
 8003758:	4b64      	ldr	r3, [pc, #400]	; (80038ec <UART_SetConfig+0x2cc>)
 800375a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800375e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003762:	2b30      	cmp	r3, #48	; 0x30
 8003764:	d013      	beq.n	800378e <UART_SetConfig+0x16e>
 8003766:	2b30      	cmp	r3, #48	; 0x30
 8003768:	d814      	bhi.n	8003794 <UART_SetConfig+0x174>
 800376a:	2b20      	cmp	r3, #32
 800376c:	d009      	beq.n	8003782 <UART_SetConfig+0x162>
 800376e:	2b20      	cmp	r3, #32
 8003770:	d810      	bhi.n	8003794 <UART_SetConfig+0x174>
 8003772:	2b00      	cmp	r3, #0
 8003774:	d002      	beq.n	800377c <UART_SetConfig+0x15c>
 8003776:	2b10      	cmp	r3, #16
 8003778:	d006      	beq.n	8003788 <UART_SetConfig+0x168>
 800377a:	e00b      	b.n	8003794 <UART_SetConfig+0x174>
 800377c:	2300      	movs	r3, #0
 800377e:	77fb      	strb	r3, [r7, #31]
 8003780:	e0f2      	b.n	8003968 <UART_SetConfig+0x348>
 8003782:	2302      	movs	r3, #2
 8003784:	77fb      	strb	r3, [r7, #31]
 8003786:	e0ef      	b.n	8003968 <UART_SetConfig+0x348>
 8003788:	2304      	movs	r3, #4
 800378a:	77fb      	strb	r3, [r7, #31]
 800378c:	e0ec      	b.n	8003968 <UART_SetConfig+0x348>
 800378e:	2308      	movs	r3, #8
 8003790:	77fb      	strb	r3, [r7, #31]
 8003792:	e0e9      	b.n	8003968 <UART_SetConfig+0x348>
 8003794:	2310      	movs	r3, #16
 8003796:	77fb      	strb	r3, [r7, #31]
 8003798:	e0e6      	b.n	8003968 <UART_SetConfig+0x348>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a56      	ldr	r2, [pc, #344]	; (80038f8 <UART_SetConfig+0x2d8>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d120      	bne.n	80037e6 <UART_SetConfig+0x1c6>
 80037a4:	4b51      	ldr	r3, [pc, #324]	; (80038ec <UART_SetConfig+0x2cc>)
 80037a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037aa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80037ae:	2bc0      	cmp	r3, #192	; 0xc0
 80037b0:	d013      	beq.n	80037da <UART_SetConfig+0x1ba>
 80037b2:	2bc0      	cmp	r3, #192	; 0xc0
 80037b4:	d814      	bhi.n	80037e0 <UART_SetConfig+0x1c0>
 80037b6:	2b80      	cmp	r3, #128	; 0x80
 80037b8:	d009      	beq.n	80037ce <UART_SetConfig+0x1ae>
 80037ba:	2b80      	cmp	r3, #128	; 0x80
 80037bc:	d810      	bhi.n	80037e0 <UART_SetConfig+0x1c0>
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d002      	beq.n	80037c8 <UART_SetConfig+0x1a8>
 80037c2:	2b40      	cmp	r3, #64	; 0x40
 80037c4:	d006      	beq.n	80037d4 <UART_SetConfig+0x1b4>
 80037c6:	e00b      	b.n	80037e0 <UART_SetConfig+0x1c0>
 80037c8:	2300      	movs	r3, #0
 80037ca:	77fb      	strb	r3, [r7, #31]
 80037cc:	e0cc      	b.n	8003968 <UART_SetConfig+0x348>
 80037ce:	2302      	movs	r3, #2
 80037d0:	77fb      	strb	r3, [r7, #31]
 80037d2:	e0c9      	b.n	8003968 <UART_SetConfig+0x348>
 80037d4:	2304      	movs	r3, #4
 80037d6:	77fb      	strb	r3, [r7, #31]
 80037d8:	e0c6      	b.n	8003968 <UART_SetConfig+0x348>
 80037da:	2308      	movs	r3, #8
 80037dc:	77fb      	strb	r3, [r7, #31]
 80037de:	e0c3      	b.n	8003968 <UART_SetConfig+0x348>
 80037e0:	2310      	movs	r3, #16
 80037e2:	77fb      	strb	r3, [r7, #31]
 80037e4:	e0c0      	b.n	8003968 <UART_SetConfig+0x348>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a44      	ldr	r2, [pc, #272]	; (80038fc <UART_SetConfig+0x2dc>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d125      	bne.n	800383c <UART_SetConfig+0x21c>
 80037f0:	4b3e      	ldr	r3, [pc, #248]	; (80038ec <UART_SetConfig+0x2cc>)
 80037f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037fe:	d017      	beq.n	8003830 <UART_SetConfig+0x210>
 8003800:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003804:	d817      	bhi.n	8003836 <UART_SetConfig+0x216>
 8003806:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800380a:	d00b      	beq.n	8003824 <UART_SetConfig+0x204>
 800380c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003810:	d811      	bhi.n	8003836 <UART_SetConfig+0x216>
 8003812:	2b00      	cmp	r3, #0
 8003814:	d003      	beq.n	800381e <UART_SetConfig+0x1fe>
 8003816:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800381a:	d006      	beq.n	800382a <UART_SetConfig+0x20a>
 800381c:	e00b      	b.n	8003836 <UART_SetConfig+0x216>
 800381e:	2300      	movs	r3, #0
 8003820:	77fb      	strb	r3, [r7, #31]
 8003822:	e0a1      	b.n	8003968 <UART_SetConfig+0x348>
 8003824:	2302      	movs	r3, #2
 8003826:	77fb      	strb	r3, [r7, #31]
 8003828:	e09e      	b.n	8003968 <UART_SetConfig+0x348>
 800382a:	2304      	movs	r3, #4
 800382c:	77fb      	strb	r3, [r7, #31]
 800382e:	e09b      	b.n	8003968 <UART_SetConfig+0x348>
 8003830:	2308      	movs	r3, #8
 8003832:	77fb      	strb	r3, [r7, #31]
 8003834:	e098      	b.n	8003968 <UART_SetConfig+0x348>
 8003836:	2310      	movs	r3, #16
 8003838:	77fb      	strb	r3, [r7, #31]
 800383a:	e095      	b.n	8003968 <UART_SetConfig+0x348>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a2f      	ldr	r2, [pc, #188]	; (8003900 <UART_SetConfig+0x2e0>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d125      	bne.n	8003892 <UART_SetConfig+0x272>
 8003846:	4b29      	ldr	r3, [pc, #164]	; (80038ec <UART_SetConfig+0x2cc>)
 8003848:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800384c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003850:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003854:	d017      	beq.n	8003886 <UART_SetConfig+0x266>
 8003856:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800385a:	d817      	bhi.n	800388c <UART_SetConfig+0x26c>
 800385c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003860:	d00b      	beq.n	800387a <UART_SetConfig+0x25a>
 8003862:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003866:	d811      	bhi.n	800388c <UART_SetConfig+0x26c>
 8003868:	2b00      	cmp	r3, #0
 800386a:	d003      	beq.n	8003874 <UART_SetConfig+0x254>
 800386c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003870:	d006      	beq.n	8003880 <UART_SetConfig+0x260>
 8003872:	e00b      	b.n	800388c <UART_SetConfig+0x26c>
 8003874:	2301      	movs	r3, #1
 8003876:	77fb      	strb	r3, [r7, #31]
 8003878:	e076      	b.n	8003968 <UART_SetConfig+0x348>
 800387a:	2302      	movs	r3, #2
 800387c:	77fb      	strb	r3, [r7, #31]
 800387e:	e073      	b.n	8003968 <UART_SetConfig+0x348>
 8003880:	2304      	movs	r3, #4
 8003882:	77fb      	strb	r3, [r7, #31]
 8003884:	e070      	b.n	8003968 <UART_SetConfig+0x348>
 8003886:	2308      	movs	r3, #8
 8003888:	77fb      	strb	r3, [r7, #31]
 800388a:	e06d      	b.n	8003968 <UART_SetConfig+0x348>
 800388c:	2310      	movs	r3, #16
 800388e:	77fb      	strb	r3, [r7, #31]
 8003890:	e06a      	b.n	8003968 <UART_SetConfig+0x348>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a1b      	ldr	r2, [pc, #108]	; (8003904 <UART_SetConfig+0x2e4>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d138      	bne.n	800390e <UART_SetConfig+0x2ee>
 800389c:	4b13      	ldr	r3, [pc, #76]	; (80038ec <UART_SetConfig+0x2cc>)
 800389e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038a2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80038a6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80038aa:	d017      	beq.n	80038dc <UART_SetConfig+0x2bc>
 80038ac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80038b0:	d82a      	bhi.n	8003908 <UART_SetConfig+0x2e8>
 80038b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038b6:	d00b      	beq.n	80038d0 <UART_SetConfig+0x2b0>
 80038b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038bc:	d824      	bhi.n	8003908 <UART_SetConfig+0x2e8>
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d003      	beq.n	80038ca <UART_SetConfig+0x2aa>
 80038c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038c6:	d006      	beq.n	80038d6 <UART_SetConfig+0x2b6>
 80038c8:	e01e      	b.n	8003908 <UART_SetConfig+0x2e8>
 80038ca:	2300      	movs	r3, #0
 80038cc:	77fb      	strb	r3, [r7, #31]
 80038ce:	e04b      	b.n	8003968 <UART_SetConfig+0x348>
 80038d0:	2302      	movs	r3, #2
 80038d2:	77fb      	strb	r3, [r7, #31]
 80038d4:	e048      	b.n	8003968 <UART_SetConfig+0x348>
 80038d6:	2304      	movs	r3, #4
 80038d8:	77fb      	strb	r3, [r7, #31]
 80038da:	e045      	b.n	8003968 <UART_SetConfig+0x348>
 80038dc:	2308      	movs	r3, #8
 80038de:	77fb      	strb	r3, [r7, #31]
 80038e0:	e042      	b.n	8003968 <UART_SetConfig+0x348>
 80038e2:	bf00      	nop
 80038e4:	efff69f3 	.word	0xefff69f3
 80038e8:	40011000 	.word	0x40011000
 80038ec:	40023800 	.word	0x40023800
 80038f0:	40004400 	.word	0x40004400
 80038f4:	40004800 	.word	0x40004800
 80038f8:	40004c00 	.word	0x40004c00
 80038fc:	40005000 	.word	0x40005000
 8003900:	40011400 	.word	0x40011400
 8003904:	40007800 	.word	0x40007800
 8003908:	2310      	movs	r3, #16
 800390a:	77fb      	strb	r3, [r7, #31]
 800390c:	e02c      	b.n	8003968 <UART_SetConfig+0x348>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a72      	ldr	r2, [pc, #456]	; (8003adc <UART_SetConfig+0x4bc>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d125      	bne.n	8003964 <UART_SetConfig+0x344>
 8003918:	4b71      	ldr	r3, [pc, #452]	; (8003ae0 <UART_SetConfig+0x4c0>)
 800391a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800391e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003922:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003926:	d017      	beq.n	8003958 <UART_SetConfig+0x338>
 8003928:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800392c:	d817      	bhi.n	800395e <UART_SetConfig+0x33e>
 800392e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003932:	d00b      	beq.n	800394c <UART_SetConfig+0x32c>
 8003934:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003938:	d811      	bhi.n	800395e <UART_SetConfig+0x33e>
 800393a:	2b00      	cmp	r3, #0
 800393c:	d003      	beq.n	8003946 <UART_SetConfig+0x326>
 800393e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003942:	d006      	beq.n	8003952 <UART_SetConfig+0x332>
 8003944:	e00b      	b.n	800395e <UART_SetConfig+0x33e>
 8003946:	2300      	movs	r3, #0
 8003948:	77fb      	strb	r3, [r7, #31]
 800394a:	e00d      	b.n	8003968 <UART_SetConfig+0x348>
 800394c:	2302      	movs	r3, #2
 800394e:	77fb      	strb	r3, [r7, #31]
 8003950:	e00a      	b.n	8003968 <UART_SetConfig+0x348>
 8003952:	2304      	movs	r3, #4
 8003954:	77fb      	strb	r3, [r7, #31]
 8003956:	e007      	b.n	8003968 <UART_SetConfig+0x348>
 8003958:	2308      	movs	r3, #8
 800395a:	77fb      	strb	r3, [r7, #31]
 800395c:	e004      	b.n	8003968 <UART_SetConfig+0x348>
 800395e:	2310      	movs	r3, #16
 8003960:	77fb      	strb	r3, [r7, #31]
 8003962:	e001      	b.n	8003968 <UART_SetConfig+0x348>
 8003964:	2310      	movs	r3, #16
 8003966:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	69db      	ldr	r3, [r3, #28]
 800396c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003970:	d15b      	bne.n	8003a2a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003972:	7ffb      	ldrb	r3, [r7, #31]
 8003974:	2b08      	cmp	r3, #8
 8003976:	d828      	bhi.n	80039ca <UART_SetConfig+0x3aa>
 8003978:	a201      	add	r2, pc, #4	; (adr r2, 8003980 <UART_SetConfig+0x360>)
 800397a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800397e:	bf00      	nop
 8003980:	080039a5 	.word	0x080039a5
 8003984:	080039ad 	.word	0x080039ad
 8003988:	080039b5 	.word	0x080039b5
 800398c:	080039cb 	.word	0x080039cb
 8003990:	080039bb 	.word	0x080039bb
 8003994:	080039cb 	.word	0x080039cb
 8003998:	080039cb 	.word	0x080039cb
 800399c:	080039cb 	.word	0x080039cb
 80039a0:	080039c3 	.word	0x080039c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039a4:	f7ff f91a 	bl	8002bdc <HAL_RCC_GetPCLK1Freq>
 80039a8:	61b8      	str	r0, [r7, #24]
        break;
 80039aa:	e013      	b.n	80039d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80039ac:	f7ff f92a 	bl	8002c04 <HAL_RCC_GetPCLK2Freq>
 80039b0:	61b8      	str	r0, [r7, #24]
        break;
 80039b2:	e00f      	b.n	80039d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80039b4:	4b4b      	ldr	r3, [pc, #300]	; (8003ae4 <UART_SetConfig+0x4c4>)
 80039b6:	61bb      	str	r3, [r7, #24]
        break;
 80039b8:	e00c      	b.n	80039d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039ba:	f7ff f83d 	bl	8002a38 <HAL_RCC_GetSysClockFreq>
 80039be:	61b8      	str	r0, [r7, #24]
        break;
 80039c0:	e008      	b.n	80039d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039c6:	61bb      	str	r3, [r7, #24]
        break;
 80039c8:	e004      	b.n	80039d4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80039ca:	2300      	movs	r3, #0
 80039cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	77bb      	strb	r3, [r7, #30]
        break;
 80039d2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d074      	beq.n	8003ac4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	005a      	lsls	r2, r3, #1
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	085b      	lsrs	r3, r3, #1
 80039e4:	441a      	add	r2, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	2b0f      	cmp	r3, #15
 80039f4:	d916      	bls.n	8003a24 <UART_SetConfig+0x404>
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039fc:	d212      	bcs.n	8003a24 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	b29b      	uxth	r3, r3
 8003a02:	f023 030f 	bic.w	r3, r3, #15
 8003a06:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	085b      	lsrs	r3, r3, #1
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	f003 0307 	and.w	r3, r3, #7
 8003a12:	b29a      	uxth	r2, r3
 8003a14:	89fb      	ldrh	r3, [r7, #14]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	89fa      	ldrh	r2, [r7, #14]
 8003a20:	60da      	str	r2, [r3, #12]
 8003a22:	e04f      	b.n	8003ac4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003a24:	2301      	movs	r3, #1
 8003a26:	77bb      	strb	r3, [r7, #30]
 8003a28:	e04c      	b.n	8003ac4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003a2a:	7ffb      	ldrb	r3, [r7, #31]
 8003a2c:	2b08      	cmp	r3, #8
 8003a2e:	d828      	bhi.n	8003a82 <UART_SetConfig+0x462>
 8003a30:	a201      	add	r2, pc, #4	; (adr r2, 8003a38 <UART_SetConfig+0x418>)
 8003a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a36:	bf00      	nop
 8003a38:	08003a5d 	.word	0x08003a5d
 8003a3c:	08003a65 	.word	0x08003a65
 8003a40:	08003a6d 	.word	0x08003a6d
 8003a44:	08003a83 	.word	0x08003a83
 8003a48:	08003a73 	.word	0x08003a73
 8003a4c:	08003a83 	.word	0x08003a83
 8003a50:	08003a83 	.word	0x08003a83
 8003a54:	08003a83 	.word	0x08003a83
 8003a58:	08003a7b 	.word	0x08003a7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a5c:	f7ff f8be 	bl	8002bdc <HAL_RCC_GetPCLK1Freq>
 8003a60:	61b8      	str	r0, [r7, #24]
        break;
 8003a62:	e013      	b.n	8003a8c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a64:	f7ff f8ce 	bl	8002c04 <HAL_RCC_GetPCLK2Freq>
 8003a68:	61b8      	str	r0, [r7, #24]
        break;
 8003a6a:	e00f      	b.n	8003a8c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a6c:	4b1d      	ldr	r3, [pc, #116]	; (8003ae4 <UART_SetConfig+0x4c4>)
 8003a6e:	61bb      	str	r3, [r7, #24]
        break;
 8003a70:	e00c      	b.n	8003a8c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a72:	f7fe ffe1 	bl	8002a38 <HAL_RCC_GetSysClockFreq>
 8003a76:	61b8      	str	r0, [r7, #24]
        break;
 8003a78:	e008      	b.n	8003a8c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a7e:	61bb      	str	r3, [r7, #24]
        break;
 8003a80:	e004      	b.n	8003a8c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003a82:	2300      	movs	r3, #0
 8003a84:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	77bb      	strb	r3, [r7, #30]
        break;
 8003a8a:	bf00      	nop
    }

    if (pclk != 0U)
 8003a8c:	69bb      	ldr	r3, [r7, #24]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d018      	beq.n	8003ac4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	085a      	lsrs	r2, r3, #1
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	441a      	add	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aa4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	2b0f      	cmp	r3, #15
 8003aaa:	d909      	bls.n	8003ac0 <UART_SetConfig+0x4a0>
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ab2:	d205      	bcs.n	8003ac0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	b29a      	uxth	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	60da      	str	r2, [r3, #12]
 8003abe:	e001      	b.n	8003ac4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2200      	movs	r2, #0
 8003ace:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003ad0:	7fbb      	ldrb	r3, [r7, #30]
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3720      	adds	r7, #32
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	40007c00 	.word	0x40007c00
 8003ae0:	40023800 	.word	0x40023800
 8003ae4:	00f42400 	.word	0x00f42400

08003ae8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af4:	f003 0301 	and.w	r3, r3, #1
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d00a      	beq.n	8003b12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d00a      	beq.n	8003b34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	430a      	orrs	r2, r1
 8003b32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b38:	f003 0304 	and.w	r3, r3, #4
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d00a      	beq.n	8003b56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	430a      	orrs	r2, r1
 8003b54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5a:	f003 0308 	and.w	r3, r3, #8
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d00a      	beq.n	8003b78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	430a      	orrs	r2, r1
 8003b76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b7c:	f003 0310 	and.w	r3, r3, #16
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d00a      	beq.n	8003b9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	430a      	orrs	r2, r1
 8003b98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9e:	f003 0320 	and.w	r3, r3, #32
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00a      	beq.n	8003bbc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	430a      	orrs	r2, r1
 8003bba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d01a      	beq.n	8003bfe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	430a      	orrs	r2, r1
 8003bdc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003be6:	d10a      	bne.n	8003bfe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00a      	beq.n	8003c20 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	430a      	orrs	r2, r1
 8003c1e:	605a      	str	r2, [r3, #4]
  }
}
 8003c20:	bf00      	nop
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b086      	sub	sp, #24
 8003c30:	af02      	add	r7, sp, #8
 8003c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003c3c:	f7fd fbc0 	bl	80013c0 <HAL_GetTick>
 8003c40:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0308 	and.w	r3, r3, #8
 8003c4c:	2b08      	cmp	r3, #8
 8003c4e:	d10e      	bne.n	8003c6e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c50:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c54:	9300      	str	r3, [sp, #0]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f000 f831 	bl	8003cc6 <UART_WaitOnFlagUntilTimeout>
 8003c64:	4603      	mov	r3, r0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d001      	beq.n	8003c6e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e027      	b.n	8003cbe <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 0304 	and.w	r3, r3, #4
 8003c78:	2b04      	cmp	r3, #4
 8003c7a:	d10e      	bne.n	8003c9a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c7c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c80:	9300      	str	r3, [sp, #0]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f000 f81b 	bl	8003cc6 <UART_WaitOnFlagUntilTimeout>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d001      	beq.n	8003c9a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e011      	b.n	8003cbe <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2220      	movs	r2, #32
 8003c9e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2220      	movs	r2, #32
 8003ca4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003cbc:	2300      	movs	r3, #0
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3710      	adds	r7, #16
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}

08003cc6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003cc6:	b580      	push	{r7, lr}
 8003cc8:	b09c      	sub	sp, #112	; 0x70
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	60f8      	str	r0, [r7, #12]
 8003cce:	60b9      	str	r1, [r7, #8]
 8003cd0:	603b      	str	r3, [r7, #0]
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cd6:	e0a7      	b.n	8003e28 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cd8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cde:	f000 80a3 	beq.w	8003e28 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ce2:	f7fd fb6d 	bl	80013c0 <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d302      	bcc.n	8003cf8 <UART_WaitOnFlagUntilTimeout+0x32>
 8003cf2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d13f      	bne.n	8003d78 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cfe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d00:	e853 3f00 	ldrex	r3, [r3]
 8003d04:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003d06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d08:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d0c:	667b      	str	r3, [r7, #100]	; 0x64
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	461a      	mov	r2, r3
 8003d14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003d16:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003d18:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d1a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003d1c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003d1e:	e841 2300 	strex	r3, r2, [r1]
 8003d22:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003d24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d1e6      	bne.n	8003cf8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	3308      	adds	r3, #8
 8003d30:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d34:	e853 3f00 	ldrex	r3, [r3]
 8003d38:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003d3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d3c:	f023 0301 	bic.w	r3, r3, #1
 8003d40:	663b      	str	r3, [r7, #96]	; 0x60
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	3308      	adds	r3, #8
 8003d48:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003d4a:	64ba      	str	r2, [r7, #72]	; 0x48
 8003d4c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d4e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003d50:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003d52:	e841 2300 	strex	r3, r2, [r1]
 8003d56:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003d58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d1e5      	bne.n	8003d2a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2220      	movs	r2, #32
 8003d62:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2220      	movs	r2, #32
 8003d68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	e068      	b.n	8003e4a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0304 	and.w	r3, r3, #4
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d050      	beq.n	8003e28 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	69db      	ldr	r3, [r3, #28]
 8003d8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d94:	d148      	bne.n	8003e28 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d9e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003da8:	e853 3f00 	ldrex	r3, [r3]
 8003dac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003db4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	461a      	mov	r2, r3
 8003dbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003dbe:	637b      	str	r3, [r7, #52]	; 0x34
 8003dc0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003dc4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003dc6:	e841 2300 	strex	r3, r2, [r1]
 8003dca:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1e6      	bne.n	8003da0 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	3308      	adds	r3, #8
 8003dd8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	e853 3f00 	ldrex	r3, [r3]
 8003de0:	613b      	str	r3, [r7, #16]
   return(result);
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	f023 0301 	bic.w	r3, r3, #1
 8003de8:	66bb      	str	r3, [r7, #104]	; 0x68
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	3308      	adds	r3, #8
 8003df0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003df2:	623a      	str	r2, [r7, #32]
 8003df4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df6:	69f9      	ldr	r1, [r7, #28]
 8003df8:	6a3a      	ldr	r2, [r7, #32]
 8003dfa:	e841 2300 	strex	r3, r2, [r1]
 8003dfe:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d1e5      	bne.n	8003dd2 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2220      	movs	r2, #32
 8003e0a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2220      	movs	r2, #32
 8003e10:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2220      	movs	r2, #32
 8003e18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	e010      	b.n	8003e4a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	69da      	ldr	r2, [r3, #28]
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	4013      	ands	r3, r2
 8003e32:	68ba      	ldr	r2, [r7, #8]
 8003e34:	429a      	cmp	r2, r3
 8003e36:	bf0c      	ite	eq
 8003e38:	2301      	moveq	r3, #1
 8003e3a:	2300      	movne	r3, #0
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	461a      	mov	r2, r3
 8003e40:	79fb      	ldrb	r3, [r7, #7]
 8003e42:	429a      	cmp	r2, r3
 8003e44:	f43f af48 	beq.w	8003cd8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e48:	2300      	movs	r3, #0
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3770      	adds	r7, #112	; 0x70
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <__cvt>:
 8003e52:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e54:	ed2d 8b02 	vpush	{d8}
 8003e58:	eeb0 8b40 	vmov.f64	d8, d0
 8003e5c:	b085      	sub	sp, #20
 8003e5e:	4617      	mov	r7, r2
 8003e60:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8003e62:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8003e64:	ee18 2a90 	vmov	r2, s17
 8003e68:	f025 0520 	bic.w	r5, r5, #32
 8003e6c:	2a00      	cmp	r2, #0
 8003e6e:	bfb6      	itet	lt
 8003e70:	222d      	movlt	r2, #45	; 0x2d
 8003e72:	2200      	movge	r2, #0
 8003e74:	eeb1 8b40 	vneglt.f64	d8, d0
 8003e78:	2d46      	cmp	r5, #70	; 0x46
 8003e7a:	460c      	mov	r4, r1
 8003e7c:	701a      	strb	r2, [r3, #0]
 8003e7e:	d004      	beq.n	8003e8a <__cvt+0x38>
 8003e80:	2d45      	cmp	r5, #69	; 0x45
 8003e82:	d100      	bne.n	8003e86 <__cvt+0x34>
 8003e84:	3401      	adds	r4, #1
 8003e86:	2102      	movs	r1, #2
 8003e88:	e000      	b.n	8003e8c <__cvt+0x3a>
 8003e8a:	2103      	movs	r1, #3
 8003e8c:	ab03      	add	r3, sp, #12
 8003e8e:	9301      	str	r3, [sp, #4]
 8003e90:	ab02      	add	r3, sp, #8
 8003e92:	9300      	str	r3, [sp, #0]
 8003e94:	4622      	mov	r2, r4
 8003e96:	4633      	mov	r3, r6
 8003e98:	eeb0 0b48 	vmov.f64	d0, d8
 8003e9c:	f001 f83c 	bl	8004f18 <_dtoa_r>
 8003ea0:	2d47      	cmp	r5, #71	; 0x47
 8003ea2:	d101      	bne.n	8003ea8 <__cvt+0x56>
 8003ea4:	07fb      	lsls	r3, r7, #31
 8003ea6:	d51a      	bpl.n	8003ede <__cvt+0x8c>
 8003ea8:	2d46      	cmp	r5, #70	; 0x46
 8003eaa:	eb00 0204 	add.w	r2, r0, r4
 8003eae:	d10c      	bne.n	8003eca <__cvt+0x78>
 8003eb0:	7803      	ldrb	r3, [r0, #0]
 8003eb2:	2b30      	cmp	r3, #48	; 0x30
 8003eb4:	d107      	bne.n	8003ec6 <__cvt+0x74>
 8003eb6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8003eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ebe:	bf1c      	itt	ne
 8003ec0:	f1c4 0401 	rsbne	r4, r4, #1
 8003ec4:	6034      	strne	r4, [r6, #0]
 8003ec6:	6833      	ldr	r3, [r6, #0]
 8003ec8:	441a      	add	r2, r3
 8003eca:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8003ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ed2:	bf08      	it	eq
 8003ed4:	9203      	streq	r2, [sp, #12]
 8003ed6:	2130      	movs	r1, #48	; 0x30
 8003ed8:	9b03      	ldr	r3, [sp, #12]
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d307      	bcc.n	8003eee <__cvt+0x9c>
 8003ede:	9b03      	ldr	r3, [sp, #12]
 8003ee0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003ee2:	1a1b      	subs	r3, r3, r0
 8003ee4:	6013      	str	r3, [r2, #0]
 8003ee6:	b005      	add	sp, #20
 8003ee8:	ecbd 8b02 	vpop	{d8}
 8003eec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003eee:	1c5c      	adds	r4, r3, #1
 8003ef0:	9403      	str	r4, [sp, #12]
 8003ef2:	7019      	strb	r1, [r3, #0]
 8003ef4:	e7f0      	b.n	8003ed8 <__cvt+0x86>

08003ef6 <__exponent>:
 8003ef6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2900      	cmp	r1, #0
 8003efc:	bfb8      	it	lt
 8003efe:	4249      	neglt	r1, r1
 8003f00:	f803 2b02 	strb.w	r2, [r3], #2
 8003f04:	bfb4      	ite	lt
 8003f06:	222d      	movlt	r2, #45	; 0x2d
 8003f08:	222b      	movge	r2, #43	; 0x2b
 8003f0a:	2909      	cmp	r1, #9
 8003f0c:	7042      	strb	r2, [r0, #1]
 8003f0e:	dd2a      	ble.n	8003f66 <__exponent+0x70>
 8003f10:	f10d 0207 	add.w	r2, sp, #7
 8003f14:	4617      	mov	r7, r2
 8003f16:	260a      	movs	r6, #10
 8003f18:	4694      	mov	ip, r2
 8003f1a:	fb91 f5f6 	sdiv	r5, r1, r6
 8003f1e:	fb06 1415 	mls	r4, r6, r5, r1
 8003f22:	3430      	adds	r4, #48	; 0x30
 8003f24:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8003f28:	460c      	mov	r4, r1
 8003f2a:	2c63      	cmp	r4, #99	; 0x63
 8003f2c:	f102 32ff 	add.w	r2, r2, #4294967295
 8003f30:	4629      	mov	r1, r5
 8003f32:	dcf1      	bgt.n	8003f18 <__exponent+0x22>
 8003f34:	3130      	adds	r1, #48	; 0x30
 8003f36:	f1ac 0402 	sub.w	r4, ip, #2
 8003f3a:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003f3e:	1c41      	adds	r1, r0, #1
 8003f40:	4622      	mov	r2, r4
 8003f42:	42ba      	cmp	r2, r7
 8003f44:	d30a      	bcc.n	8003f5c <__exponent+0x66>
 8003f46:	f10d 0209 	add.w	r2, sp, #9
 8003f4a:	eba2 020c 	sub.w	r2, r2, ip
 8003f4e:	42bc      	cmp	r4, r7
 8003f50:	bf88      	it	hi
 8003f52:	2200      	movhi	r2, #0
 8003f54:	4413      	add	r3, r2
 8003f56:	1a18      	subs	r0, r3, r0
 8003f58:	b003      	add	sp, #12
 8003f5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f5c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8003f60:	f801 5f01 	strb.w	r5, [r1, #1]!
 8003f64:	e7ed      	b.n	8003f42 <__exponent+0x4c>
 8003f66:	2330      	movs	r3, #48	; 0x30
 8003f68:	3130      	adds	r1, #48	; 0x30
 8003f6a:	7083      	strb	r3, [r0, #2]
 8003f6c:	70c1      	strb	r1, [r0, #3]
 8003f6e:	1d03      	adds	r3, r0, #4
 8003f70:	e7f1      	b.n	8003f56 <__exponent+0x60>
 8003f72:	0000      	movs	r0, r0
 8003f74:	0000      	movs	r0, r0
	...

08003f78 <_printf_float>:
 8003f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f7c:	b08b      	sub	sp, #44	; 0x2c
 8003f7e:	460c      	mov	r4, r1
 8003f80:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8003f84:	4616      	mov	r6, r2
 8003f86:	461f      	mov	r7, r3
 8003f88:	4605      	mov	r5, r0
 8003f8a:	f000 febf 	bl	8004d0c <_localeconv_r>
 8003f8e:	f8d0 b000 	ldr.w	fp, [r0]
 8003f92:	4658      	mov	r0, fp
 8003f94:	f7fc f9a4 	bl	80002e0 <strlen>
 8003f98:	2300      	movs	r3, #0
 8003f9a:	9308      	str	r3, [sp, #32]
 8003f9c:	f8d8 3000 	ldr.w	r3, [r8]
 8003fa0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003fa4:	6822      	ldr	r2, [r4, #0]
 8003fa6:	3307      	adds	r3, #7
 8003fa8:	f023 0307 	bic.w	r3, r3, #7
 8003fac:	f103 0108 	add.w	r1, r3, #8
 8003fb0:	f8c8 1000 	str.w	r1, [r8]
 8003fb4:	ed93 0b00 	vldr	d0, [r3]
 8003fb8:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8004218 <_printf_float+0x2a0>
 8003fbc:	eeb0 7bc0 	vabs.f64	d7, d0
 8003fc0:	eeb4 7b46 	vcmp.f64	d7, d6
 8003fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fc8:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 8003fcc:	4682      	mov	sl, r0
 8003fce:	dd24      	ble.n	800401a <_printf_float+0xa2>
 8003fd0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8003fd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fd8:	d502      	bpl.n	8003fe0 <_printf_float+0x68>
 8003fda:	232d      	movs	r3, #45	; 0x2d
 8003fdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003fe0:	498f      	ldr	r1, [pc, #572]	; (8004220 <_printf_float+0x2a8>)
 8003fe2:	4b90      	ldr	r3, [pc, #576]	; (8004224 <_printf_float+0x2ac>)
 8003fe4:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003fe8:	bf94      	ite	ls
 8003fea:	4688      	movls	r8, r1
 8003fec:	4698      	movhi	r8, r3
 8003fee:	2303      	movs	r3, #3
 8003ff0:	6123      	str	r3, [r4, #16]
 8003ff2:	f022 0204 	bic.w	r2, r2, #4
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	6022      	str	r2, [r4, #0]
 8003ffa:	9304      	str	r3, [sp, #16]
 8003ffc:	9700      	str	r7, [sp, #0]
 8003ffe:	4633      	mov	r3, r6
 8004000:	aa09      	add	r2, sp, #36	; 0x24
 8004002:	4621      	mov	r1, r4
 8004004:	4628      	mov	r0, r5
 8004006:	f000 f9d1 	bl	80043ac <_printf_common>
 800400a:	3001      	adds	r0, #1
 800400c:	f040 808a 	bne.w	8004124 <_printf_float+0x1ac>
 8004010:	f04f 30ff 	mov.w	r0, #4294967295
 8004014:	b00b      	add	sp, #44	; 0x2c
 8004016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800401a:	eeb4 0b40 	vcmp.f64	d0, d0
 800401e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004022:	d709      	bvc.n	8004038 <_printf_float+0xc0>
 8004024:	ee10 3a90 	vmov	r3, s1
 8004028:	2b00      	cmp	r3, #0
 800402a:	bfbc      	itt	lt
 800402c:	232d      	movlt	r3, #45	; 0x2d
 800402e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004032:	497d      	ldr	r1, [pc, #500]	; (8004228 <_printf_float+0x2b0>)
 8004034:	4b7d      	ldr	r3, [pc, #500]	; (800422c <_printf_float+0x2b4>)
 8004036:	e7d5      	b.n	8003fe4 <_printf_float+0x6c>
 8004038:	6863      	ldr	r3, [r4, #4]
 800403a:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800403e:	9104      	str	r1, [sp, #16]
 8004040:	1c59      	adds	r1, r3, #1
 8004042:	d13c      	bne.n	80040be <_printf_float+0x146>
 8004044:	2306      	movs	r3, #6
 8004046:	6063      	str	r3, [r4, #4]
 8004048:	2300      	movs	r3, #0
 800404a:	9303      	str	r3, [sp, #12]
 800404c:	ab08      	add	r3, sp, #32
 800404e:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004052:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004056:	ab07      	add	r3, sp, #28
 8004058:	6861      	ldr	r1, [r4, #4]
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	6022      	str	r2, [r4, #0]
 800405e:	f10d 031b 	add.w	r3, sp, #27
 8004062:	4628      	mov	r0, r5
 8004064:	f7ff fef5 	bl	8003e52 <__cvt>
 8004068:	9b04      	ldr	r3, [sp, #16]
 800406a:	9907      	ldr	r1, [sp, #28]
 800406c:	2b47      	cmp	r3, #71	; 0x47
 800406e:	4680      	mov	r8, r0
 8004070:	d108      	bne.n	8004084 <_printf_float+0x10c>
 8004072:	1cc8      	adds	r0, r1, #3
 8004074:	db02      	blt.n	800407c <_printf_float+0x104>
 8004076:	6863      	ldr	r3, [r4, #4]
 8004078:	4299      	cmp	r1, r3
 800407a:	dd41      	ble.n	8004100 <_printf_float+0x188>
 800407c:	f1a9 0902 	sub.w	r9, r9, #2
 8004080:	fa5f f989 	uxtb.w	r9, r9
 8004084:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004088:	d820      	bhi.n	80040cc <_printf_float+0x154>
 800408a:	3901      	subs	r1, #1
 800408c:	464a      	mov	r2, r9
 800408e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004092:	9107      	str	r1, [sp, #28]
 8004094:	f7ff ff2f 	bl	8003ef6 <__exponent>
 8004098:	9a08      	ldr	r2, [sp, #32]
 800409a:	9004      	str	r0, [sp, #16]
 800409c:	1813      	adds	r3, r2, r0
 800409e:	2a01      	cmp	r2, #1
 80040a0:	6123      	str	r3, [r4, #16]
 80040a2:	dc02      	bgt.n	80040aa <_printf_float+0x132>
 80040a4:	6822      	ldr	r2, [r4, #0]
 80040a6:	07d2      	lsls	r2, r2, #31
 80040a8:	d501      	bpl.n	80040ae <_printf_float+0x136>
 80040aa:	3301      	adds	r3, #1
 80040ac:	6123      	str	r3, [r4, #16]
 80040ae:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d0a2      	beq.n	8003ffc <_printf_float+0x84>
 80040b6:	232d      	movs	r3, #45	; 0x2d
 80040b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040bc:	e79e      	b.n	8003ffc <_printf_float+0x84>
 80040be:	9904      	ldr	r1, [sp, #16]
 80040c0:	2947      	cmp	r1, #71	; 0x47
 80040c2:	d1c1      	bne.n	8004048 <_printf_float+0xd0>
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d1bf      	bne.n	8004048 <_printf_float+0xd0>
 80040c8:	2301      	movs	r3, #1
 80040ca:	e7bc      	b.n	8004046 <_printf_float+0xce>
 80040cc:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80040d0:	d118      	bne.n	8004104 <_printf_float+0x18c>
 80040d2:	2900      	cmp	r1, #0
 80040d4:	6863      	ldr	r3, [r4, #4]
 80040d6:	dd0b      	ble.n	80040f0 <_printf_float+0x178>
 80040d8:	6121      	str	r1, [r4, #16]
 80040da:	b913      	cbnz	r3, 80040e2 <_printf_float+0x16a>
 80040dc:	6822      	ldr	r2, [r4, #0]
 80040de:	07d0      	lsls	r0, r2, #31
 80040e0:	d502      	bpl.n	80040e8 <_printf_float+0x170>
 80040e2:	3301      	adds	r3, #1
 80040e4:	440b      	add	r3, r1
 80040e6:	6123      	str	r3, [r4, #16]
 80040e8:	2300      	movs	r3, #0
 80040ea:	65a1      	str	r1, [r4, #88]	; 0x58
 80040ec:	9304      	str	r3, [sp, #16]
 80040ee:	e7de      	b.n	80040ae <_printf_float+0x136>
 80040f0:	b913      	cbnz	r3, 80040f8 <_printf_float+0x180>
 80040f2:	6822      	ldr	r2, [r4, #0]
 80040f4:	07d2      	lsls	r2, r2, #31
 80040f6:	d501      	bpl.n	80040fc <_printf_float+0x184>
 80040f8:	3302      	adds	r3, #2
 80040fa:	e7f4      	b.n	80040e6 <_printf_float+0x16e>
 80040fc:	2301      	movs	r3, #1
 80040fe:	e7f2      	b.n	80040e6 <_printf_float+0x16e>
 8004100:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004104:	9b08      	ldr	r3, [sp, #32]
 8004106:	4299      	cmp	r1, r3
 8004108:	db05      	blt.n	8004116 <_printf_float+0x19e>
 800410a:	6823      	ldr	r3, [r4, #0]
 800410c:	6121      	str	r1, [r4, #16]
 800410e:	07d8      	lsls	r0, r3, #31
 8004110:	d5ea      	bpl.n	80040e8 <_printf_float+0x170>
 8004112:	1c4b      	adds	r3, r1, #1
 8004114:	e7e7      	b.n	80040e6 <_printf_float+0x16e>
 8004116:	2900      	cmp	r1, #0
 8004118:	bfd4      	ite	le
 800411a:	f1c1 0202 	rsble	r2, r1, #2
 800411e:	2201      	movgt	r2, #1
 8004120:	4413      	add	r3, r2
 8004122:	e7e0      	b.n	80040e6 <_printf_float+0x16e>
 8004124:	6823      	ldr	r3, [r4, #0]
 8004126:	055a      	lsls	r2, r3, #21
 8004128:	d407      	bmi.n	800413a <_printf_float+0x1c2>
 800412a:	6923      	ldr	r3, [r4, #16]
 800412c:	4642      	mov	r2, r8
 800412e:	4631      	mov	r1, r6
 8004130:	4628      	mov	r0, r5
 8004132:	47b8      	blx	r7
 8004134:	3001      	adds	r0, #1
 8004136:	d12a      	bne.n	800418e <_printf_float+0x216>
 8004138:	e76a      	b.n	8004010 <_printf_float+0x98>
 800413a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800413e:	f240 80e0 	bls.w	8004302 <_printf_float+0x38a>
 8004142:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004146:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800414a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800414e:	d133      	bne.n	80041b8 <_printf_float+0x240>
 8004150:	4a37      	ldr	r2, [pc, #220]	; (8004230 <_printf_float+0x2b8>)
 8004152:	2301      	movs	r3, #1
 8004154:	4631      	mov	r1, r6
 8004156:	4628      	mov	r0, r5
 8004158:	47b8      	blx	r7
 800415a:	3001      	adds	r0, #1
 800415c:	f43f af58 	beq.w	8004010 <_printf_float+0x98>
 8004160:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004164:	429a      	cmp	r2, r3
 8004166:	db02      	blt.n	800416e <_printf_float+0x1f6>
 8004168:	6823      	ldr	r3, [r4, #0]
 800416a:	07d8      	lsls	r0, r3, #31
 800416c:	d50f      	bpl.n	800418e <_printf_float+0x216>
 800416e:	4653      	mov	r3, sl
 8004170:	465a      	mov	r2, fp
 8004172:	4631      	mov	r1, r6
 8004174:	4628      	mov	r0, r5
 8004176:	47b8      	blx	r7
 8004178:	3001      	adds	r0, #1
 800417a:	f43f af49 	beq.w	8004010 <_printf_float+0x98>
 800417e:	f04f 0800 	mov.w	r8, #0
 8004182:	f104 091a 	add.w	r9, r4, #26
 8004186:	9b08      	ldr	r3, [sp, #32]
 8004188:	3b01      	subs	r3, #1
 800418a:	4543      	cmp	r3, r8
 800418c:	dc09      	bgt.n	80041a2 <_printf_float+0x22a>
 800418e:	6823      	ldr	r3, [r4, #0]
 8004190:	079b      	lsls	r3, r3, #30
 8004192:	f100 8106 	bmi.w	80043a2 <_printf_float+0x42a>
 8004196:	68e0      	ldr	r0, [r4, #12]
 8004198:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800419a:	4298      	cmp	r0, r3
 800419c:	bfb8      	it	lt
 800419e:	4618      	movlt	r0, r3
 80041a0:	e738      	b.n	8004014 <_printf_float+0x9c>
 80041a2:	2301      	movs	r3, #1
 80041a4:	464a      	mov	r2, r9
 80041a6:	4631      	mov	r1, r6
 80041a8:	4628      	mov	r0, r5
 80041aa:	47b8      	blx	r7
 80041ac:	3001      	adds	r0, #1
 80041ae:	f43f af2f 	beq.w	8004010 <_printf_float+0x98>
 80041b2:	f108 0801 	add.w	r8, r8, #1
 80041b6:	e7e6      	b.n	8004186 <_printf_float+0x20e>
 80041b8:	9b07      	ldr	r3, [sp, #28]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	dc3a      	bgt.n	8004234 <_printf_float+0x2bc>
 80041be:	4a1c      	ldr	r2, [pc, #112]	; (8004230 <_printf_float+0x2b8>)
 80041c0:	2301      	movs	r3, #1
 80041c2:	4631      	mov	r1, r6
 80041c4:	4628      	mov	r0, r5
 80041c6:	47b8      	blx	r7
 80041c8:	3001      	adds	r0, #1
 80041ca:	f43f af21 	beq.w	8004010 <_printf_float+0x98>
 80041ce:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80041d2:	4313      	orrs	r3, r2
 80041d4:	d102      	bne.n	80041dc <_printf_float+0x264>
 80041d6:	6823      	ldr	r3, [r4, #0]
 80041d8:	07d9      	lsls	r1, r3, #31
 80041da:	d5d8      	bpl.n	800418e <_printf_float+0x216>
 80041dc:	4653      	mov	r3, sl
 80041de:	465a      	mov	r2, fp
 80041e0:	4631      	mov	r1, r6
 80041e2:	4628      	mov	r0, r5
 80041e4:	47b8      	blx	r7
 80041e6:	3001      	adds	r0, #1
 80041e8:	f43f af12 	beq.w	8004010 <_printf_float+0x98>
 80041ec:	f04f 0900 	mov.w	r9, #0
 80041f0:	f104 0a1a 	add.w	sl, r4, #26
 80041f4:	9b07      	ldr	r3, [sp, #28]
 80041f6:	425b      	negs	r3, r3
 80041f8:	454b      	cmp	r3, r9
 80041fa:	dc01      	bgt.n	8004200 <_printf_float+0x288>
 80041fc:	9b08      	ldr	r3, [sp, #32]
 80041fe:	e795      	b.n	800412c <_printf_float+0x1b4>
 8004200:	2301      	movs	r3, #1
 8004202:	4652      	mov	r2, sl
 8004204:	4631      	mov	r1, r6
 8004206:	4628      	mov	r0, r5
 8004208:	47b8      	blx	r7
 800420a:	3001      	adds	r0, #1
 800420c:	f43f af00 	beq.w	8004010 <_printf_float+0x98>
 8004210:	f109 0901 	add.w	r9, r9, #1
 8004214:	e7ee      	b.n	80041f4 <_printf_float+0x27c>
 8004216:	bf00      	nop
 8004218:	ffffffff 	.word	0xffffffff
 800421c:	7fefffff 	.word	0x7fefffff
 8004220:	08008428 	.word	0x08008428
 8004224:	0800842c 	.word	0x0800842c
 8004228:	08008430 	.word	0x08008430
 800422c:	08008434 	.word	0x08008434
 8004230:	08008438 	.word	0x08008438
 8004234:	9a08      	ldr	r2, [sp, #32]
 8004236:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004238:	429a      	cmp	r2, r3
 800423a:	bfa8      	it	ge
 800423c:	461a      	movge	r2, r3
 800423e:	2a00      	cmp	r2, #0
 8004240:	4691      	mov	r9, r2
 8004242:	dc38      	bgt.n	80042b6 <_printf_float+0x33e>
 8004244:	2300      	movs	r3, #0
 8004246:	9305      	str	r3, [sp, #20]
 8004248:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800424c:	f104 021a 	add.w	r2, r4, #26
 8004250:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004252:	9905      	ldr	r1, [sp, #20]
 8004254:	9304      	str	r3, [sp, #16]
 8004256:	eba3 0309 	sub.w	r3, r3, r9
 800425a:	428b      	cmp	r3, r1
 800425c:	dc33      	bgt.n	80042c6 <_printf_float+0x34e>
 800425e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004262:	429a      	cmp	r2, r3
 8004264:	db3c      	blt.n	80042e0 <_printf_float+0x368>
 8004266:	6823      	ldr	r3, [r4, #0]
 8004268:	07da      	lsls	r2, r3, #31
 800426a:	d439      	bmi.n	80042e0 <_printf_float+0x368>
 800426c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8004270:	eba2 0903 	sub.w	r9, r2, r3
 8004274:	9b04      	ldr	r3, [sp, #16]
 8004276:	1ad2      	subs	r2, r2, r3
 8004278:	4591      	cmp	r9, r2
 800427a:	bfa8      	it	ge
 800427c:	4691      	movge	r9, r2
 800427e:	f1b9 0f00 	cmp.w	r9, #0
 8004282:	dc35      	bgt.n	80042f0 <_printf_float+0x378>
 8004284:	f04f 0800 	mov.w	r8, #0
 8004288:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800428c:	f104 0a1a 	add.w	sl, r4, #26
 8004290:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004294:	1a9b      	subs	r3, r3, r2
 8004296:	eba3 0309 	sub.w	r3, r3, r9
 800429a:	4543      	cmp	r3, r8
 800429c:	f77f af77 	ble.w	800418e <_printf_float+0x216>
 80042a0:	2301      	movs	r3, #1
 80042a2:	4652      	mov	r2, sl
 80042a4:	4631      	mov	r1, r6
 80042a6:	4628      	mov	r0, r5
 80042a8:	47b8      	blx	r7
 80042aa:	3001      	adds	r0, #1
 80042ac:	f43f aeb0 	beq.w	8004010 <_printf_float+0x98>
 80042b0:	f108 0801 	add.w	r8, r8, #1
 80042b4:	e7ec      	b.n	8004290 <_printf_float+0x318>
 80042b6:	4613      	mov	r3, r2
 80042b8:	4631      	mov	r1, r6
 80042ba:	4642      	mov	r2, r8
 80042bc:	4628      	mov	r0, r5
 80042be:	47b8      	blx	r7
 80042c0:	3001      	adds	r0, #1
 80042c2:	d1bf      	bne.n	8004244 <_printf_float+0x2cc>
 80042c4:	e6a4      	b.n	8004010 <_printf_float+0x98>
 80042c6:	2301      	movs	r3, #1
 80042c8:	4631      	mov	r1, r6
 80042ca:	4628      	mov	r0, r5
 80042cc:	9204      	str	r2, [sp, #16]
 80042ce:	47b8      	blx	r7
 80042d0:	3001      	adds	r0, #1
 80042d2:	f43f ae9d 	beq.w	8004010 <_printf_float+0x98>
 80042d6:	9b05      	ldr	r3, [sp, #20]
 80042d8:	9a04      	ldr	r2, [sp, #16]
 80042da:	3301      	adds	r3, #1
 80042dc:	9305      	str	r3, [sp, #20]
 80042de:	e7b7      	b.n	8004250 <_printf_float+0x2d8>
 80042e0:	4653      	mov	r3, sl
 80042e2:	465a      	mov	r2, fp
 80042e4:	4631      	mov	r1, r6
 80042e6:	4628      	mov	r0, r5
 80042e8:	47b8      	blx	r7
 80042ea:	3001      	adds	r0, #1
 80042ec:	d1be      	bne.n	800426c <_printf_float+0x2f4>
 80042ee:	e68f      	b.n	8004010 <_printf_float+0x98>
 80042f0:	9a04      	ldr	r2, [sp, #16]
 80042f2:	464b      	mov	r3, r9
 80042f4:	4442      	add	r2, r8
 80042f6:	4631      	mov	r1, r6
 80042f8:	4628      	mov	r0, r5
 80042fa:	47b8      	blx	r7
 80042fc:	3001      	adds	r0, #1
 80042fe:	d1c1      	bne.n	8004284 <_printf_float+0x30c>
 8004300:	e686      	b.n	8004010 <_printf_float+0x98>
 8004302:	9a08      	ldr	r2, [sp, #32]
 8004304:	2a01      	cmp	r2, #1
 8004306:	dc01      	bgt.n	800430c <_printf_float+0x394>
 8004308:	07db      	lsls	r3, r3, #31
 800430a:	d537      	bpl.n	800437c <_printf_float+0x404>
 800430c:	2301      	movs	r3, #1
 800430e:	4642      	mov	r2, r8
 8004310:	4631      	mov	r1, r6
 8004312:	4628      	mov	r0, r5
 8004314:	47b8      	blx	r7
 8004316:	3001      	adds	r0, #1
 8004318:	f43f ae7a 	beq.w	8004010 <_printf_float+0x98>
 800431c:	4653      	mov	r3, sl
 800431e:	465a      	mov	r2, fp
 8004320:	4631      	mov	r1, r6
 8004322:	4628      	mov	r0, r5
 8004324:	47b8      	blx	r7
 8004326:	3001      	adds	r0, #1
 8004328:	f43f ae72 	beq.w	8004010 <_printf_float+0x98>
 800432c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004330:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004338:	9b08      	ldr	r3, [sp, #32]
 800433a:	d01a      	beq.n	8004372 <_printf_float+0x3fa>
 800433c:	3b01      	subs	r3, #1
 800433e:	f108 0201 	add.w	r2, r8, #1
 8004342:	4631      	mov	r1, r6
 8004344:	4628      	mov	r0, r5
 8004346:	47b8      	blx	r7
 8004348:	3001      	adds	r0, #1
 800434a:	d10e      	bne.n	800436a <_printf_float+0x3f2>
 800434c:	e660      	b.n	8004010 <_printf_float+0x98>
 800434e:	2301      	movs	r3, #1
 8004350:	464a      	mov	r2, r9
 8004352:	4631      	mov	r1, r6
 8004354:	4628      	mov	r0, r5
 8004356:	47b8      	blx	r7
 8004358:	3001      	adds	r0, #1
 800435a:	f43f ae59 	beq.w	8004010 <_printf_float+0x98>
 800435e:	f108 0801 	add.w	r8, r8, #1
 8004362:	9b08      	ldr	r3, [sp, #32]
 8004364:	3b01      	subs	r3, #1
 8004366:	4543      	cmp	r3, r8
 8004368:	dcf1      	bgt.n	800434e <_printf_float+0x3d6>
 800436a:	9b04      	ldr	r3, [sp, #16]
 800436c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004370:	e6dd      	b.n	800412e <_printf_float+0x1b6>
 8004372:	f04f 0800 	mov.w	r8, #0
 8004376:	f104 091a 	add.w	r9, r4, #26
 800437a:	e7f2      	b.n	8004362 <_printf_float+0x3ea>
 800437c:	2301      	movs	r3, #1
 800437e:	4642      	mov	r2, r8
 8004380:	e7df      	b.n	8004342 <_printf_float+0x3ca>
 8004382:	2301      	movs	r3, #1
 8004384:	464a      	mov	r2, r9
 8004386:	4631      	mov	r1, r6
 8004388:	4628      	mov	r0, r5
 800438a:	47b8      	blx	r7
 800438c:	3001      	adds	r0, #1
 800438e:	f43f ae3f 	beq.w	8004010 <_printf_float+0x98>
 8004392:	f108 0801 	add.w	r8, r8, #1
 8004396:	68e3      	ldr	r3, [r4, #12]
 8004398:	9909      	ldr	r1, [sp, #36]	; 0x24
 800439a:	1a5b      	subs	r3, r3, r1
 800439c:	4543      	cmp	r3, r8
 800439e:	dcf0      	bgt.n	8004382 <_printf_float+0x40a>
 80043a0:	e6f9      	b.n	8004196 <_printf_float+0x21e>
 80043a2:	f04f 0800 	mov.w	r8, #0
 80043a6:	f104 0919 	add.w	r9, r4, #25
 80043aa:	e7f4      	b.n	8004396 <_printf_float+0x41e>

080043ac <_printf_common>:
 80043ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043b0:	4616      	mov	r6, r2
 80043b2:	4699      	mov	r9, r3
 80043b4:	688a      	ldr	r2, [r1, #8]
 80043b6:	690b      	ldr	r3, [r1, #16]
 80043b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80043bc:	4293      	cmp	r3, r2
 80043be:	bfb8      	it	lt
 80043c0:	4613      	movlt	r3, r2
 80043c2:	6033      	str	r3, [r6, #0]
 80043c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80043c8:	4607      	mov	r7, r0
 80043ca:	460c      	mov	r4, r1
 80043cc:	b10a      	cbz	r2, 80043d2 <_printf_common+0x26>
 80043ce:	3301      	adds	r3, #1
 80043d0:	6033      	str	r3, [r6, #0]
 80043d2:	6823      	ldr	r3, [r4, #0]
 80043d4:	0699      	lsls	r1, r3, #26
 80043d6:	bf42      	ittt	mi
 80043d8:	6833      	ldrmi	r3, [r6, #0]
 80043da:	3302      	addmi	r3, #2
 80043dc:	6033      	strmi	r3, [r6, #0]
 80043de:	6825      	ldr	r5, [r4, #0]
 80043e0:	f015 0506 	ands.w	r5, r5, #6
 80043e4:	d106      	bne.n	80043f4 <_printf_common+0x48>
 80043e6:	f104 0a19 	add.w	sl, r4, #25
 80043ea:	68e3      	ldr	r3, [r4, #12]
 80043ec:	6832      	ldr	r2, [r6, #0]
 80043ee:	1a9b      	subs	r3, r3, r2
 80043f0:	42ab      	cmp	r3, r5
 80043f2:	dc26      	bgt.n	8004442 <_printf_common+0x96>
 80043f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80043f8:	1e13      	subs	r3, r2, #0
 80043fa:	6822      	ldr	r2, [r4, #0]
 80043fc:	bf18      	it	ne
 80043fe:	2301      	movne	r3, #1
 8004400:	0692      	lsls	r2, r2, #26
 8004402:	d42b      	bmi.n	800445c <_printf_common+0xb0>
 8004404:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004408:	4649      	mov	r1, r9
 800440a:	4638      	mov	r0, r7
 800440c:	47c0      	blx	r8
 800440e:	3001      	adds	r0, #1
 8004410:	d01e      	beq.n	8004450 <_printf_common+0xa4>
 8004412:	6823      	ldr	r3, [r4, #0]
 8004414:	6922      	ldr	r2, [r4, #16]
 8004416:	f003 0306 	and.w	r3, r3, #6
 800441a:	2b04      	cmp	r3, #4
 800441c:	bf02      	ittt	eq
 800441e:	68e5      	ldreq	r5, [r4, #12]
 8004420:	6833      	ldreq	r3, [r6, #0]
 8004422:	1aed      	subeq	r5, r5, r3
 8004424:	68a3      	ldr	r3, [r4, #8]
 8004426:	bf0c      	ite	eq
 8004428:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800442c:	2500      	movne	r5, #0
 800442e:	4293      	cmp	r3, r2
 8004430:	bfc4      	itt	gt
 8004432:	1a9b      	subgt	r3, r3, r2
 8004434:	18ed      	addgt	r5, r5, r3
 8004436:	2600      	movs	r6, #0
 8004438:	341a      	adds	r4, #26
 800443a:	42b5      	cmp	r5, r6
 800443c:	d11a      	bne.n	8004474 <_printf_common+0xc8>
 800443e:	2000      	movs	r0, #0
 8004440:	e008      	b.n	8004454 <_printf_common+0xa8>
 8004442:	2301      	movs	r3, #1
 8004444:	4652      	mov	r2, sl
 8004446:	4649      	mov	r1, r9
 8004448:	4638      	mov	r0, r7
 800444a:	47c0      	blx	r8
 800444c:	3001      	adds	r0, #1
 800444e:	d103      	bne.n	8004458 <_printf_common+0xac>
 8004450:	f04f 30ff 	mov.w	r0, #4294967295
 8004454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004458:	3501      	adds	r5, #1
 800445a:	e7c6      	b.n	80043ea <_printf_common+0x3e>
 800445c:	18e1      	adds	r1, r4, r3
 800445e:	1c5a      	adds	r2, r3, #1
 8004460:	2030      	movs	r0, #48	; 0x30
 8004462:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004466:	4422      	add	r2, r4
 8004468:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800446c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004470:	3302      	adds	r3, #2
 8004472:	e7c7      	b.n	8004404 <_printf_common+0x58>
 8004474:	2301      	movs	r3, #1
 8004476:	4622      	mov	r2, r4
 8004478:	4649      	mov	r1, r9
 800447a:	4638      	mov	r0, r7
 800447c:	47c0      	blx	r8
 800447e:	3001      	adds	r0, #1
 8004480:	d0e6      	beq.n	8004450 <_printf_common+0xa4>
 8004482:	3601      	adds	r6, #1
 8004484:	e7d9      	b.n	800443a <_printf_common+0x8e>
	...

08004488 <_printf_i>:
 8004488:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800448c:	7e0f      	ldrb	r7, [r1, #24]
 800448e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004490:	2f78      	cmp	r7, #120	; 0x78
 8004492:	4691      	mov	r9, r2
 8004494:	4680      	mov	r8, r0
 8004496:	460c      	mov	r4, r1
 8004498:	469a      	mov	sl, r3
 800449a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800449e:	d807      	bhi.n	80044b0 <_printf_i+0x28>
 80044a0:	2f62      	cmp	r7, #98	; 0x62
 80044a2:	d80a      	bhi.n	80044ba <_printf_i+0x32>
 80044a4:	2f00      	cmp	r7, #0
 80044a6:	f000 80d4 	beq.w	8004652 <_printf_i+0x1ca>
 80044aa:	2f58      	cmp	r7, #88	; 0x58
 80044ac:	f000 80c0 	beq.w	8004630 <_printf_i+0x1a8>
 80044b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80044b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80044b8:	e03a      	b.n	8004530 <_printf_i+0xa8>
 80044ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80044be:	2b15      	cmp	r3, #21
 80044c0:	d8f6      	bhi.n	80044b0 <_printf_i+0x28>
 80044c2:	a101      	add	r1, pc, #4	; (adr r1, 80044c8 <_printf_i+0x40>)
 80044c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80044c8:	08004521 	.word	0x08004521
 80044cc:	08004535 	.word	0x08004535
 80044d0:	080044b1 	.word	0x080044b1
 80044d4:	080044b1 	.word	0x080044b1
 80044d8:	080044b1 	.word	0x080044b1
 80044dc:	080044b1 	.word	0x080044b1
 80044e0:	08004535 	.word	0x08004535
 80044e4:	080044b1 	.word	0x080044b1
 80044e8:	080044b1 	.word	0x080044b1
 80044ec:	080044b1 	.word	0x080044b1
 80044f0:	080044b1 	.word	0x080044b1
 80044f4:	08004639 	.word	0x08004639
 80044f8:	08004561 	.word	0x08004561
 80044fc:	080045f3 	.word	0x080045f3
 8004500:	080044b1 	.word	0x080044b1
 8004504:	080044b1 	.word	0x080044b1
 8004508:	0800465b 	.word	0x0800465b
 800450c:	080044b1 	.word	0x080044b1
 8004510:	08004561 	.word	0x08004561
 8004514:	080044b1 	.word	0x080044b1
 8004518:	080044b1 	.word	0x080044b1
 800451c:	080045fb 	.word	0x080045fb
 8004520:	682b      	ldr	r3, [r5, #0]
 8004522:	1d1a      	adds	r2, r3, #4
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	602a      	str	r2, [r5, #0]
 8004528:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800452c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004530:	2301      	movs	r3, #1
 8004532:	e09f      	b.n	8004674 <_printf_i+0x1ec>
 8004534:	6820      	ldr	r0, [r4, #0]
 8004536:	682b      	ldr	r3, [r5, #0]
 8004538:	0607      	lsls	r7, r0, #24
 800453a:	f103 0104 	add.w	r1, r3, #4
 800453e:	6029      	str	r1, [r5, #0]
 8004540:	d501      	bpl.n	8004546 <_printf_i+0xbe>
 8004542:	681e      	ldr	r6, [r3, #0]
 8004544:	e003      	b.n	800454e <_printf_i+0xc6>
 8004546:	0646      	lsls	r6, r0, #25
 8004548:	d5fb      	bpl.n	8004542 <_printf_i+0xba>
 800454a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800454e:	2e00      	cmp	r6, #0
 8004550:	da03      	bge.n	800455a <_printf_i+0xd2>
 8004552:	232d      	movs	r3, #45	; 0x2d
 8004554:	4276      	negs	r6, r6
 8004556:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800455a:	485a      	ldr	r0, [pc, #360]	; (80046c4 <_printf_i+0x23c>)
 800455c:	230a      	movs	r3, #10
 800455e:	e012      	b.n	8004586 <_printf_i+0xfe>
 8004560:	682b      	ldr	r3, [r5, #0]
 8004562:	6820      	ldr	r0, [r4, #0]
 8004564:	1d19      	adds	r1, r3, #4
 8004566:	6029      	str	r1, [r5, #0]
 8004568:	0605      	lsls	r5, r0, #24
 800456a:	d501      	bpl.n	8004570 <_printf_i+0xe8>
 800456c:	681e      	ldr	r6, [r3, #0]
 800456e:	e002      	b.n	8004576 <_printf_i+0xee>
 8004570:	0641      	lsls	r1, r0, #25
 8004572:	d5fb      	bpl.n	800456c <_printf_i+0xe4>
 8004574:	881e      	ldrh	r6, [r3, #0]
 8004576:	4853      	ldr	r0, [pc, #332]	; (80046c4 <_printf_i+0x23c>)
 8004578:	2f6f      	cmp	r7, #111	; 0x6f
 800457a:	bf0c      	ite	eq
 800457c:	2308      	moveq	r3, #8
 800457e:	230a      	movne	r3, #10
 8004580:	2100      	movs	r1, #0
 8004582:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004586:	6865      	ldr	r5, [r4, #4]
 8004588:	60a5      	str	r5, [r4, #8]
 800458a:	2d00      	cmp	r5, #0
 800458c:	bfa2      	ittt	ge
 800458e:	6821      	ldrge	r1, [r4, #0]
 8004590:	f021 0104 	bicge.w	r1, r1, #4
 8004594:	6021      	strge	r1, [r4, #0]
 8004596:	b90e      	cbnz	r6, 800459c <_printf_i+0x114>
 8004598:	2d00      	cmp	r5, #0
 800459a:	d04b      	beq.n	8004634 <_printf_i+0x1ac>
 800459c:	4615      	mov	r5, r2
 800459e:	fbb6 f1f3 	udiv	r1, r6, r3
 80045a2:	fb03 6711 	mls	r7, r3, r1, r6
 80045a6:	5dc7      	ldrb	r7, [r0, r7]
 80045a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80045ac:	4637      	mov	r7, r6
 80045ae:	42bb      	cmp	r3, r7
 80045b0:	460e      	mov	r6, r1
 80045b2:	d9f4      	bls.n	800459e <_printf_i+0x116>
 80045b4:	2b08      	cmp	r3, #8
 80045b6:	d10b      	bne.n	80045d0 <_printf_i+0x148>
 80045b8:	6823      	ldr	r3, [r4, #0]
 80045ba:	07de      	lsls	r6, r3, #31
 80045bc:	d508      	bpl.n	80045d0 <_printf_i+0x148>
 80045be:	6923      	ldr	r3, [r4, #16]
 80045c0:	6861      	ldr	r1, [r4, #4]
 80045c2:	4299      	cmp	r1, r3
 80045c4:	bfde      	ittt	le
 80045c6:	2330      	movle	r3, #48	; 0x30
 80045c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80045cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80045d0:	1b52      	subs	r2, r2, r5
 80045d2:	6122      	str	r2, [r4, #16]
 80045d4:	f8cd a000 	str.w	sl, [sp]
 80045d8:	464b      	mov	r3, r9
 80045da:	aa03      	add	r2, sp, #12
 80045dc:	4621      	mov	r1, r4
 80045de:	4640      	mov	r0, r8
 80045e0:	f7ff fee4 	bl	80043ac <_printf_common>
 80045e4:	3001      	adds	r0, #1
 80045e6:	d14a      	bne.n	800467e <_printf_i+0x1f6>
 80045e8:	f04f 30ff 	mov.w	r0, #4294967295
 80045ec:	b004      	add	sp, #16
 80045ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045f2:	6823      	ldr	r3, [r4, #0]
 80045f4:	f043 0320 	orr.w	r3, r3, #32
 80045f8:	6023      	str	r3, [r4, #0]
 80045fa:	4833      	ldr	r0, [pc, #204]	; (80046c8 <_printf_i+0x240>)
 80045fc:	2778      	movs	r7, #120	; 0x78
 80045fe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004602:	6823      	ldr	r3, [r4, #0]
 8004604:	6829      	ldr	r1, [r5, #0]
 8004606:	061f      	lsls	r7, r3, #24
 8004608:	f851 6b04 	ldr.w	r6, [r1], #4
 800460c:	d402      	bmi.n	8004614 <_printf_i+0x18c>
 800460e:	065f      	lsls	r7, r3, #25
 8004610:	bf48      	it	mi
 8004612:	b2b6      	uxthmi	r6, r6
 8004614:	07df      	lsls	r7, r3, #31
 8004616:	bf48      	it	mi
 8004618:	f043 0320 	orrmi.w	r3, r3, #32
 800461c:	6029      	str	r1, [r5, #0]
 800461e:	bf48      	it	mi
 8004620:	6023      	strmi	r3, [r4, #0]
 8004622:	b91e      	cbnz	r6, 800462c <_printf_i+0x1a4>
 8004624:	6823      	ldr	r3, [r4, #0]
 8004626:	f023 0320 	bic.w	r3, r3, #32
 800462a:	6023      	str	r3, [r4, #0]
 800462c:	2310      	movs	r3, #16
 800462e:	e7a7      	b.n	8004580 <_printf_i+0xf8>
 8004630:	4824      	ldr	r0, [pc, #144]	; (80046c4 <_printf_i+0x23c>)
 8004632:	e7e4      	b.n	80045fe <_printf_i+0x176>
 8004634:	4615      	mov	r5, r2
 8004636:	e7bd      	b.n	80045b4 <_printf_i+0x12c>
 8004638:	682b      	ldr	r3, [r5, #0]
 800463a:	6826      	ldr	r6, [r4, #0]
 800463c:	6961      	ldr	r1, [r4, #20]
 800463e:	1d18      	adds	r0, r3, #4
 8004640:	6028      	str	r0, [r5, #0]
 8004642:	0635      	lsls	r5, r6, #24
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	d501      	bpl.n	800464c <_printf_i+0x1c4>
 8004648:	6019      	str	r1, [r3, #0]
 800464a:	e002      	b.n	8004652 <_printf_i+0x1ca>
 800464c:	0670      	lsls	r0, r6, #25
 800464e:	d5fb      	bpl.n	8004648 <_printf_i+0x1c0>
 8004650:	8019      	strh	r1, [r3, #0]
 8004652:	2300      	movs	r3, #0
 8004654:	6123      	str	r3, [r4, #16]
 8004656:	4615      	mov	r5, r2
 8004658:	e7bc      	b.n	80045d4 <_printf_i+0x14c>
 800465a:	682b      	ldr	r3, [r5, #0]
 800465c:	1d1a      	adds	r2, r3, #4
 800465e:	602a      	str	r2, [r5, #0]
 8004660:	681d      	ldr	r5, [r3, #0]
 8004662:	6862      	ldr	r2, [r4, #4]
 8004664:	2100      	movs	r1, #0
 8004666:	4628      	mov	r0, r5
 8004668:	f7fb fdea 	bl	8000240 <memchr>
 800466c:	b108      	cbz	r0, 8004672 <_printf_i+0x1ea>
 800466e:	1b40      	subs	r0, r0, r5
 8004670:	6060      	str	r0, [r4, #4]
 8004672:	6863      	ldr	r3, [r4, #4]
 8004674:	6123      	str	r3, [r4, #16]
 8004676:	2300      	movs	r3, #0
 8004678:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800467c:	e7aa      	b.n	80045d4 <_printf_i+0x14c>
 800467e:	6923      	ldr	r3, [r4, #16]
 8004680:	462a      	mov	r2, r5
 8004682:	4649      	mov	r1, r9
 8004684:	4640      	mov	r0, r8
 8004686:	47d0      	blx	sl
 8004688:	3001      	adds	r0, #1
 800468a:	d0ad      	beq.n	80045e8 <_printf_i+0x160>
 800468c:	6823      	ldr	r3, [r4, #0]
 800468e:	079b      	lsls	r3, r3, #30
 8004690:	d413      	bmi.n	80046ba <_printf_i+0x232>
 8004692:	68e0      	ldr	r0, [r4, #12]
 8004694:	9b03      	ldr	r3, [sp, #12]
 8004696:	4298      	cmp	r0, r3
 8004698:	bfb8      	it	lt
 800469a:	4618      	movlt	r0, r3
 800469c:	e7a6      	b.n	80045ec <_printf_i+0x164>
 800469e:	2301      	movs	r3, #1
 80046a0:	4632      	mov	r2, r6
 80046a2:	4649      	mov	r1, r9
 80046a4:	4640      	mov	r0, r8
 80046a6:	47d0      	blx	sl
 80046a8:	3001      	adds	r0, #1
 80046aa:	d09d      	beq.n	80045e8 <_printf_i+0x160>
 80046ac:	3501      	adds	r5, #1
 80046ae:	68e3      	ldr	r3, [r4, #12]
 80046b0:	9903      	ldr	r1, [sp, #12]
 80046b2:	1a5b      	subs	r3, r3, r1
 80046b4:	42ab      	cmp	r3, r5
 80046b6:	dcf2      	bgt.n	800469e <_printf_i+0x216>
 80046b8:	e7eb      	b.n	8004692 <_printf_i+0x20a>
 80046ba:	2500      	movs	r5, #0
 80046bc:	f104 0619 	add.w	r6, r4, #25
 80046c0:	e7f5      	b.n	80046ae <_printf_i+0x226>
 80046c2:	bf00      	nop
 80046c4:	0800843a 	.word	0x0800843a
 80046c8:	0800844b 	.word	0x0800844b

080046cc <_scanf_float>:
 80046cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046d0:	b087      	sub	sp, #28
 80046d2:	4617      	mov	r7, r2
 80046d4:	9303      	str	r3, [sp, #12]
 80046d6:	688b      	ldr	r3, [r1, #8]
 80046d8:	1e5a      	subs	r2, r3, #1
 80046da:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80046de:	bf83      	ittte	hi
 80046e0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80046e4:	195b      	addhi	r3, r3, r5
 80046e6:	9302      	strhi	r3, [sp, #8]
 80046e8:	2300      	movls	r3, #0
 80046ea:	bf86      	itte	hi
 80046ec:	f240 135d 	movwhi	r3, #349	; 0x15d
 80046f0:	608b      	strhi	r3, [r1, #8]
 80046f2:	9302      	strls	r3, [sp, #8]
 80046f4:	680b      	ldr	r3, [r1, #0]
 80046f6:	468b      	mov	fp, r1
 80046f8:	2500      	movs	r5, #0
 80046fa:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80046fe:	f84b 3b1c 	str.w	r3, [fp], #28
 8004702:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004706:	4680      	mov	r8, r0
 8004708:	460c      	mov	r4, r1
 800470a:	465e      	mov	r6, fp
 800470c:	46aa      	mov	sl, r5
 800470e:	46a9      	mov	r9, r5
 8004710:	9501      	str	r5, [sp, #4]
 8004712:	68a2      	ldr	r2, [r4, #8]
 8004714:	b152      	cbz	r2, 800472c <_scanf_float+0x60>
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	781b      	ldrb	r3, [r3, #0]
 800471a:	2b4e      	cmp	r3, #78	; 0x4e
 800471c:	d864      	bhi.n	80047e8 <_scanf_float+0x11c>
 800471e:	2b40      	cmp	r3, #64	; 0x40
 8004720:	d83c      	bhi.n	800479c <_scanf_float+0xd0>
 8004722:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004726:	b2c8      	uxtb	r0, r1
 8004728:	280e      	cmp	r0, #14
 800472a:	d93a      	bls.n	80047a2 <_scanf_float+0xd6>
 800472c:	f1b9 0f00 	cmp.w	r9, #0
 8004730:	d003      	beq.n	800473a <_scanf_float+0x6e>
 8004732:	6823      	ldr	r3, [r4, #0]
 8004734:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004738:	6023      	str	r3, [r4, #0]
 800473a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800473e:	f1ba 0f01 	cmp.w	sl, #1
 8004742:	f200 8113 	bhi.w	800496c <_scanf_float+0x2a0>
 8004746:	455e      	cmp	r6, fp
 8004748:	f200 8105 	bhi.w	8004956 <_scanf_float+0x28a>
 800474c:	2501      	movs	r5, #1
 800474e:	4628      	mov	r0, r5
 8004750:	b007      	add	sp, #28
 8004752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004756:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800475a:	2a0d      	cmp	r2, #13
 800475c:	d8e6      	bhi.n	800472c <_scanf_float+0x60>
 800475e:	a101      	add	r1, pc, #4	; (adr r1, 8004764 <_scanf_float+0x98>)
 8004760:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004764:	080048a3 	.word	0x080048a3
 8004768:	0800472d 	.word	0x0800472d
 800476c:	0800472d 	.word	0x0800472d
 8004770:	0800472d 	.word	0x0800472d
 8004774:	08004903 	.word	0x08004903
 8004778:	080048db 	.word	0x080048db
 800477c:	0800472d 	.word	0x0800472d
 8004780:	0800472d 	.word	0x0800472d
 8004784:	080048b1 	.word	0x080048b1
 8004788:	0800472d 	.word	0x0800472d
 800478c:	0800472d 	.word	0x0800472d
 8004790:	0800472d 	.word	0x0800472d
 8004794:	0800472d 	.word	0x0800472d
 8004798:	08004869 	.word	0x08004869
 800479c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80047a0:	e7db      	b.n	800475a <_scanf_float+0x8e>
 80047a2:	290e      	cmp	r1, #14
 80047a4:	d8c2      	bhi.n	800472c <_scanf_float+0x60>
 80047a6:	a001      	add	r0, pc, #4	; (adr r0, 80047ac <_scanf_float+0xe0>)
 80047a8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80047ac:	0800485b 	.word	0x0800485b
 80047b0:	0800472d 	.word	0x0800472d
 80047b4:	0800485b 	.word	0x0800485b
 80047b8:	080048ef 	.word	0x080048ef
 80047bc:	0800472d 	.word	0x0800472d
 80047c0:	08004809 	.word	0x08004809
 80047c4:	08004845 	.word	0x08004845
 80047c8:	08004845 	.word	0x08004845
 80047cc:	08004845 	.word	0x08004845
 80047d0:	08004845 	.word	0x08004845
 80047d4:	08004845 	.word	0x08004845
 80047d8:	08004845 	.word	0x08004845
 80047dc:	08004845 	.word	0x08004845
 80047e0:	08004845 	.word	0x08004845
 80047e4:	08004845 	.word	0x08004845
 80047e8:	2b6e      	cmp	r3, #110	; 0x6e
 80047ea:	d809      	bhi.n	8004800 <_scanf_float+0x134>
 80047ec:	2b60      	cmp	r3, #96	; 0x60
 80047ee:	d8b2      	bhi.n	8004756 <_scanf_float+0x8a>
 80047f0:	2b54      	cmp	r3, #84	; 0x54
 80047f2:	d077      	beq.n	80048e4 <_scanf_float+0x218>
 80047f4:	2b59      	cmp	r3, #89	; 0x59
 80047f6:	d199      	bne.n	800472c <_scanf_float+0x60>
 80047f8:	2d07      	cmp	r5, #7
 80047fa:	d197      	bne.n	800472c <_scanf_float+0x60>
 80047fc:	2508      	movs	r5, #8
 80047fe:	e029      	b.n	8004854 <_scanf_float+0x188>
 8004800:	2b74      	cmp	r3, #116	; 0x74
 8004802:	d06f      	beq.n	80048e4 <_scanf_float+0x218>
 8004804:	2b79      	cmp	r3, #121	; 0x79
 8004806:	e7f6      	b.n	80047f6 <_scanf_float+0x12a>
 8004808:	6821      	ldr	r1, [r4, #0]
 800480a:	05c8      	lsls	r0, r1, #23
 800480c:	d51a      	bpl.n	8004844 <_scanf_float+0x178>
 800480e:	9b02      	ldr	r3, [sp, #8]
 8004810:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004814:	6021      	str	r1, [r4, #0]
 8004816:	f109 0901 	add.w	r9, r9, #1
 800481a:	b11b      	cbz	r3, 8004824 <_scanf_float+0x158>
 800481c:	3b01      	subs	r3, #1
 800481e:	3201      	adds	r2, #1
 8004820:	9302      	str	r3, [sp, #8]
 8004822:	60a2      	str	r2, [r4, #8]
 8004824:	68a3      	ldr	r3, [r4, #8]
 8004826:	3b01      	subs	r3, #1
 8004828:	60a3      	str	r3, [r4, #8]
 800482a:	6923      	ldr	r3, [r4, #16]
 800482c:	3301      	adds	r3, #1
 800482e:	6123      	str	r3, [r4, #16]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	3b01      	subs	r3, #1
 8004834:	2b00      	cmp	r3, #0
 8004836:	607b      	str	r3, [r7, #4]
 8004838:	f340 8084 	ble.w	8004944 <_scanf_float+0x278>
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	3301      	adds	r3, #1
 8004840:	603b      	str	r3, [r7, #0]
 8004842:	e766      	b.n	8004712 <_scanf_float+0x46>
 8004844:	eb1a 0f05 	cmn.w	sl, r5
 8004848:	f47f af70 	bne.w	800472c <_scanf_float+0x60>
 800484c:	6822      	ldr	r2, [r4, #0]
 800484e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004852:	6022      	str	r2, [r4, #0]
 8004854:	f806 3b01 	strb.w	r3, [r6], #1
 8004858:	e7e4      	b.n	8004824 <_scanf_float+0x158>
 800485a:	6822      	ldr	r2, [r4, #0]
 800485c:	0610      	lsls	r0, r2, #24
 800485e:	f57f af65 	bpl.w	800472c <_scanf_float+0x60>
 8004862:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004866:	e7f4      	b.n	8004852 <_scanf_float+0x186>
 8004868:	f1ba 0f00 	cmp.w	sl, #0
 800486c:	d10e      	bne.n	800488c <_scanf_float+0x1c0>
 800486e:	f1b9 0f00 	cmp.w	r9, #0
 8004872:	d10e      	bne.n	8004892 <_scanf_float+0x1c6>
 8004874:	6822      	ldr	r2, [r4, #0]
 8004876:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800487a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800487e:	d108      	bne.n	8004892 <_scanf_float+0x1c6>
 8004880:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004884:	6022      	str	r2, [r4, #0]
 8004886:	f04f 0a01 	mov.w	sl, #1
 800488a:	e7e3      	b.n	8004854 <_scanf_float+0x188>
 800488c:	f1ba 0f02 	cmp.w	sl, #2
 8004890:	d055      	beq.n	800493e <_scanf_float+0x272>
 8004892:	2d01      	cmp	r5, #1
 8004894:	d002      	beq.n	800489c <_scanf_float+0x1d0>
 8004896:	2d04      	cmp	r5, #4
 8004898:	f47f af48 	bne.w	800472c <_scanf_float+0x60>
 800489c:	3501      	adds	r5, #1
 800489e:	b2ed      	uxtb	r5, r5
 80048a0:	e7d8      	b.n	8004854 <_scanf_float+0x188>
 80048a2:	f1ba 0f01 	cmp.w	sl, #1
 80048a6:	f47f af41 	bne.w	800472c <_scanf_float+0x60>
 80048aa:	f04f 0a02 	mov.w	sl, #2
 80048ae:	e7d1      	b.n	8004854 <_scanf_float+0x188>
 80048b0:	b97d      	cbnz	r5, 80048d2 <_scanf_float+0x206>
 80048b2:	f1b9 0f00 	cmp.w	r9, #0
 80048b6:	f47f af3c 	bne.w	8004732 <_scanf_float+0x66>
 80048ba:	6822      	ldr	r2, [r4, #0]
 80048bc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80048c0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80048c4:	f47f af39 	bne.w	800473a <_scanf_float+0x6e>
 80048c8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80048cc:	6022      	str	r2, [r4, #0]
 80048ce:	2501      	movs	r5, #1
 80048d0:	e7c0      	b.n	8004854 <_scanf_float+0x188>
 80048d2:	2d03      	cmp	r5, #3
 80048d4:	d0e2      	beq.n	800489c <_scanf_float+0x1d0>
 80048d6:	2d05      	cmp	r5, #5
 80048d8:	e7de      	b.n	8004898 <_scanf_float+0x1cc>
 80048da:	2d02      	cmp	r5, #2
 80048dc:	f47f af26 	bne.w	800472c <_scanf_float+0x60>
 80048e0:	2503      	movs	r5, #3
 80048e2:	e7b7      	b.n	8004854 <_scanf_float+0x188>
 80048e4:	2d06      	cmp	r5, #6
 80048e6:	f47f af21 	bne.w	800472c <_scanf_float+0x60>
 80048ea:	2507      	movs	r5, #7
 80048ec:	e7b2      	b.n	8004854 <_scanf_float+0x188>
 80048ee:	6822      	ldr	r2, [r4, #0]
 80048f0:	0591      	lsls	r1, r2, #22
 80048f2:	f57f af1b 	bpl.w	800472c <_scanf_float+0x60>
 80048f6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80048fa:	6022      	str	r2, [r4, #0]
 80048fc:	f8cd 9004 	str.w	r9, [sp, #4]
 8004900:	e7a8      	b.n	8004854 <_scanf_float+0x188>
 8004902:	6822      	ldr	r2, [r4, #0]
 8004904:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004908:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800490c:	d006      	beq.n	800491c <_scanf_float+0x250>
 800490e:	0550      	lsls	r0, r2, #21
 8004910:	f57f af0c 	bpl.w	800472c <_scanf_float+0x60>
 8004914:	f1b9 0f00 	cmp.w	r9, #0
 8004918:	f43f af0f 	beq.w	800473a <_scanf_float+0x6e>
 800491c:	0591      	lsls	r1, r2, #22
 800491e:	bf58      	it	pl
 8004920:	9901      	ldrpl	r1, [sp, #4]
 8004922:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004926:	bf58      	it	pl
 8004928:	eba9 0101 	subpl.w	r1, r9, r1
 800492c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004930:	bf58      	it	pl
 8004932:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004936:	6022      	str	r2, [r4, #0]
 8004938:	f04f 0900 	mov.w	r9, #0
 800493c:	e78a      	b.n	8004854 <_scanf_float+0x188>
 800493e:	f04f 0a03 	mov.w	sl, #3
 8004942:	e787      	b.n	8004854 <_scanf_float+0x188>
 8004944:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004948:	4639      	mov	r1, r7
 800494a:	4640      	mov	r0, r8
 800494c:	4798      	blx	r3
 800494e:	2800      	cmp	r0, #0
 8004950:	f43f aedf 	beq.w	8004712 <_scanf_float+0x46>
 8004954:	e6ea      	b.n	800472c <_scanf_float+0x60>
 8004956:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800495a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800495e:	463a      	mov	r2, r7
 8004960:	4640      	mov	r0, r8
 8004962:	4798      	blx	r3
 8004964:	6923      	ldr	r3, [r4, #16]
 8004966:	3b01      	subs	r3, #1
 8004968:	6123      	str	r3, [r4, #16]
 800496a:	e6ec      	b.n	8004746 <_scanf_float+0x7a>
 800496c:	1e6b      	subs	r3, r5, #1
 800496e:	2b06      	cmp	r3, #6
 8004970:	d825      	bhi.n	80049be <_scanf_float+0x2f2>
 8004972:	2d02      	cmp	r5, #2
 8004974:	d836      	bhi.n	80049e4 <_scanf_float+0x318>
 8004976:	455e      	cmp	r6, fp
 8004978:	f67f aee8 	bls.w	800474c <_scanf_float+0x80>
 800497c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004980:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004984:	463a      	mov	r2, r7
 8004986:	4640      	mov	r0, r8
 8004988:	4798      	blx	r3
 800498a:	6923      	ldr	r3, [r4, #16]
 800498c:	3b01      	subs	r3, #1
 800498e:	6123      	str	r3, [r4, #16]
 8004990:	e7f1      	b.n	8004976 <_scanf_float+0x2aa>
 8004992:	9802      	ldr	r0, [sp, #8]
 8004994:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004998:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800499c:	9002      	str	r0, [sp, #8]
 800499e:	463a      	mov	r2, r7
 80049a0:	4640      	mov	r0, r8
 80049a2:	4798      	blx	r3
 80049a4:	6923      	ldr	r3, [r4, #16]
 80049a6:	3b01      	subs	r3, #1
 80049a8:	6123      	str	r3, [r4, #16]
 80049aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80049ae:	fa5f fa8a 	uxtb.w	sl, sl
 80049b2:	f1ba 0f02 	cmp.w	sl, #2
 80049b6:	d1ec      	bne.n	8004992 <_scanf_float+0x2c6>
 80049b8:	3d03      	subs	r5, #3
 80049ba:	b2ed      	uxtb	r5, r5
 80049bc:	1b76      	subs	r6, r6, r5
 80049be:	6823      	ldr	r3, [r4, #0]
 80049c0:	05da      	lsls	r2, r3, #23
 80049c2:	d52f      	bpl.n	8004a24 <_scanf_float+0x358>
 80049c4:	055b      	lsls	r3, r3, #21
 80049c6:	d510      	bpl.n	80049ea <_scanf_float+0x31e>
 80049c8:	455e      	cmp	r6, fp
 80049ca:	f67f aebf 	bls.w	800474c <_scanf_float+0x80>
 80049ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80049d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80049d6:	463a      	mov	r2, r7
 80049d8:	4640      	mov	r0, r8
 80049da:	4798      	blx	r3
 80049dc:	6923      	ldr	r3, [r4, #16]
 80049de:	3b01      	subs	r3, #1
 80049e0:	6123      	str	r3, [r4, #16]
 80049e2:	e7f1      	b.n	80049c8 <_scanf_float+0x2fc>
 80049e4:	46aa      	mov	sl, r5
 80049e6:	9602      	str	r6, [sp, #8]
 80049e8:	e7df      	b.n	80049aa <_scanf_float+0x2de>
 80049ea:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80049ee:	6923      	ldr	r3, [r4, #16]
 80049f0:	2965      	cmp	r1, #101	; 0x65
 80049f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80049f6:	f106 35ff 	add.w	r5, r6, #4294967295
 80049fa:	6123      	str	r3, [r4, #16]
 80049fc:	d00c      	beq.n	8004a18 <_scanf_float+0x34c>
 80049fe:	2945      	cmp	r1, #69	; 0x45
 8004a00:	d00a      	beq.n	8004a18 <_scanf_float+0x34c>
 8004a02:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a06:	463a      	mov	r2, r7
 8004a08:	4640      	mov	r0, r8
 8004a0a:	4798      	blx	r3
 8004a0c:	6923      	ldr	r3, [r4, #16]
 8004a0e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004a12:	3b01      	subs	r3, #1
 8004a14:	1eb5      	subs	r5, r6, #2
 8004a16:	6123      	str	r3, [r4, #16]
 8004a18:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a1c:	463a      	mov	r2, r7
 8004a1e:	4640      	mov	r0, r8
 8004a20:	4798      	blx	r3
 8004a22:	462e      	mov	r6, r5
 8004a24:	6825      	ldr	r5, [r4, #0]
 8004a26:	f015 0510 	ands.w	r5, r5, #16
 8004a2a:	d14d      	bne.n	8004ac8 <_scanf_float+0x3fc>
 8004a2c:	7035      	strb	r5, [r6, #0]
 8004a2e:	6823      	ldr	r3, [r4, #0]
 8004a30:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004a34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a38:	d11a      	bne.n	8004a70 <_scanf_float+0x3a4>
 8004a3a:	9b01      	ldr	r3, [sp, #4]
 8004a3c:	454b      	cmp	r3, r9
 8004a3e:	eba3 0209 	sub.w	r2, r3, r9
 8004a42:	d122      	bne.n	8004a8a <_scanf_float+0x3be>
 8004a44:	2200      	movs	r2, #0
 8004a46:	4659      	mov	r1, fp
 8004a48:	4640      	mov	r0, r8
 8004a4a:	f002 fb47 	bl	80070dc <_strtod_r>
 8004a4e:	9b03      	ldr	r3, [sp, #12]
 8004a50:	6821      	ldr	r1, [r4, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f011 0f02 	tst.w	r1, #2
 8004a58:	f103 0204 	add.w	r2, r3, #4
 8004a5c:	d020      	beq.n	8004aa0 <_scanf_float+0x3d4>
 8004a5e:	9903      	ldr	r1, [sp, #12]
 8004a60:	600a      	str	r2, [r1, #0]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	ed83 0b00 	vstr	d0, [r3]
 8004a68:	68e3      	ldr	r3, [r4, #12]
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	60e3      	str	r3, [r4, #12]
 8004a6e:	e66e      	b.n	800474e <_scanf_float+0x82>
 8004a70:	9b04      	ldr	r3, [sp, #16]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d0e6      	beq.n	8004a44 <_scanf_float+0x378>
 8004a76:	9905      	ldr	r1, [sp, #20]
 8004a78:	230a      	movs	r3, #10
 8004a7a:	462a      	mov	r2, r5
 8004a7c:	3101      	adds	r1, #1
 8004a7e:	4640      	mov	r0, r8
 8004a80:	f002 fbb4 	bl	80071ec <_strtol_r>
 8004a84:	9b04      	ldr	r3, [sp, #16]
 8004a86:	9e05      	ldr	r6, [sp, #20]
 8004a88:	1ac2      	subs	r2, r0, r3
 8004a8a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004a8e:	429e      	cmp	r6, r3
 8004a90:	bf28      	it	cs
 8004a92:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004a96:	490d      	ldr	r1, [pc, #52]	; (8004acc <_scanf_float+0x400>)
 8004a98:	4630      	mov	r0, r6
 8004a9a:	f000 f8cb 	bl	8004c34 <siprintf>
 8004a9e:	e7d1      	b.n	8004a44 <_scanf_float+0x378>
 8004aa0:	f011 0f04 	tst.w	r1, #4
 8004aa4:	9903      	ldr	r1, [sp, #12]
 8004aa6:	600a      	str	r2, [r1, #0]
 8004aa8:	d1db      	bne.n	8004a62 <_scanf_float+0x396>
 8004aaa:	eeb4 0b40 	vcmp.f64	d0, d0
 8004aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ab2:	681e      	ldr	r6, [r3, #0]
 8004ab4:	d705      	bvc.n	8004ac2 <_scanf_float+0x3f6>
 8004ab6:	4806      	ldr	r0, [pc, #24]	; (8004ad0 <_scanf_float+0x404>)
 8004ab8:	f000 f99e 	bl	8004df8 <nanf>
 8004abc:	ed86 0a00 	vstr	s0, [r6]
 8004ac0:	e7d2      	b.n	8004a68 <_scanf_float+0x39c>
 8004ac2:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8004ac6:	e7f9      	b.n	8004abc <_scanf_float+0x3f0>
 8004ac8:	2500      	movs	r5, #0
 8004aca:	e640      	b.n	800474e <_scanf_float+0x82>
 8004acc:	0800845c 	.word	0x0800845c
 8004ad0:	080087ed 	.word	0x080087ed

08004ad4 <std>:
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	b510      	push	{r4, lr}
 8004ad8:	4604      	mov	r4, r0
 8004ada:	e9c0 3300 	strd	r3, r3, [r0]
 8004ade:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004ae2:	6083      	str	r3, [r0, #8]
 8004ae4:	8181      	strh	r1, [r0, #12]
 8004ae6:	6643      	str	r3, [r0, #100]	; 0x64
 8004ae8:	81c2      	strh	r2, [r0, #14]
 8004aea:	6183      	str	r3, [r0, #24]
 8004aec:	4619      	mov	r1, r3
 8004aee:	2208      	movs	r2, #8
 8004af0:	305c      	adds	r0, #92	; 0x5c
 8004af2:	f000 f902 	bl	8004cfa <memset>
 8004af6:	4b05      	ldr	r3, [pc, #20]	; (8004b0c <std+0x38>)
 8004af8:	6263      	str	r3, [r4, #36]	; 0x24
 8004afa:	4b05      	ldr	r3, [pc, #20]	; (8004b10 <std+0x3c>)
 8004afc:	62a3      	str	r3, [r4, #40]	; 0x28
 8004afe:	4b05      	ldr	r3, [pc, #20]	; (8004b14 <std+0x40>)
 8004b00:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004b02:	4b05      	ldr	r3, [pc, #20]	; (8004b18 <std+0x44>)
 8004b04:	6224      	str	r4, [r4, #32]
 8004b06:	6323      	str	r3, [r4, #48]	; 0x30
 8004b08:	bd10      	pop	{r4, pc}
 8004b0a:	bf00      	nop
 8004b0c:	08004c75 	.word	0x08004c75
 8004b10:	08004c97 	.word	0x08004c97
 8004b14:	08004ccf 	.word	0x08004ccf
 8004b18:	08004cf3 	.word	0x08004cf3

08004b1c <stdio_exit_handler>:
 8004b1c:	4a02      	ldr	r2, [pc, #8]	; (8004b28 <stdio_exit_handler+0xc>)
 8004b1e:	4903      	ldr	r1, [pc, #12]	; (8004b2c <stdio_exit_handler+0x10>)
 8004b20:	4803      	ldr	r0, [pc, #12]	; (8004b30 <stdio_exit_handler+0x14>)
 8004b22:	f000 b869 	b.w	8004bf8 <_fwalk_sglue>
 8004b26:	bf00      	nop
 8004b28:	2000005c 	.word	0x2000005c
 8004b2c:	080075ad 	.word	0x080075ad
 8004b30:	20000068 	.word	0x20000068

08004b34 <cleanup_stdio>:
 8004b34:	6841      	ldr	r1, [r0, #4]
 8004b36:	4b0c      	ldr	r3, [pc, #48]	; (8004b68 <cleanup_stdio+0x34>)
 8004b38:	4299      	cmp	r1, r3
 8004b3a:	b510      	push	{r4, lr}
 8004b3c:	4604      	mov	r4, r0
 8004b3e:	d001      	beq.n	8004b44 <cleanup_stdio+0x10>
 8004b40:	f002 fd34 	bl	80075ac <_fflush_r>
 8004b44:	68a1      	ldr	r1, [r4, #8]
 8004b46:	4b09      	ldr	r3, [pc, #36]	; (8004b6c <cleanup_stdio+0x38>)
 8004b48:	4299      	cmp	r1, r3
 8004b4a:	d002      	beq.n	8004b52 <cleanup_stdio+0x1e>
 8004b4c:	4620      	mov	r0, r4
 8004b4e:	f002 fd2d 	bl	80075ac <_fflush_r>
 8004b52:	68e1      	ldr	r1, [r4, #12]
 8004b54:	4b06      	ldr	r3, [pc, #24]	; (8004b70 <cleanup_stdio+0x3c>)
 8004b56:	4299      	cmp	r1, r3
 8004b58:	d004      	beq.n	8004b64 <cleanup_stdio+0x30>
 8004b5a:	4620      	mov	r0, r4
 8004b5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b60:	f002 bd24 	b.w	80075ac <_fflush_r>
 8004b64:	bd10      	pop	{r4, pc}
 8004b66:	bf00      	nop
 8004b68:	20000398 	.word	0x20000398
 8004b6c:	20000400 	.word	0x20000400
 8004b70:	20000468 	.word	0x20000468

08004b74 <global_stdio_init.part.0>:
 8004b74:	b510      	push	{r4, lr}
 8004b76:	4b0b      	ldr	r3, [pc, #44]	; (8004ba4 <global_stdio_init.part.0+0x30>)
 8004b78:	4c0b      	ldr	r4, [pc, #44]	; (8004ba8 <global_stdio_init.part.0+0x34>)
 8004b7a:	4a0c      	ldr	r2, [pc, #48]	; (8004bac <global_stdio_init.part.0+0x38>)
 8004b7c:	601a      	str	r2, [r3, #0]
 8004b7e:	4620      	mov	r0, r4
 8004b80:	2200      	movs	r2, #0
 8004b82:	2104      	movs	r1, #4
 8004b84:	f7ff ffa6 	bl	8004ad4 <std>
 8004b88:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	2109      	movs	r1, #9
 8004b90:	f7ff ffa0 	bl	8004ad4 <std>
 8004b94:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004b98:	2202      	movs	r2, #2
 8004b9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b9e:	2112      	movs	r1, #18
 8004ba0:	f7ff bf98 	b.w	8004ad4 <std>
 8004ba4:	200004d0 	.word	0x200004d0
 8004ba8:	20000398 	.word	0x20000398
 8004bac:	08004b1d 	.word	0x08004b1d

08004bb0 <__sfp_lock_acquire>:
 8004bb0:	4801      	ldr	r0, [pc, #4]	; (8004bb8 <__sfp_lock_acquire+0x8>)
 8004bb2:	f000 b91f 	b.w	8004df4 <__retarget_lock_acquire_recursive>
 8004bb6:	bf00      	nop
 8004bb8:	200004d9 	.word	0x200004d9

08004bbc <__sfp_lock_release>:
 8004bbc:	4801      	ldr	r0, [pc, #4]	; (8004bc4 <__sfp_lock_release+0x8>)
 8004bbe:	f000 b91a 	b.w	8004df6 <__retarget_lock_release_recursive>
 8004bc2:	bf00      	nop
 8004bc4:	200004d9 	.word	0x200004d9

08004bc8 <__sinit>:
 8004bc8:	b510      	push	{r4, lr}
 8004bca:	4604      	mov	r4, r0
 8004bcc:	f7ff fff0 	bl	8004bb0 <__sfp_lock_acquire>
 8004bd0:	6a23      	ldr	r3, [r4, #32]
 8004bd2:	b11b      	cbz	r3, 8004bdc <__sinit+0x14>
 8004bd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bd8:	f7ff bff0 	b.w	8004bbc <__sfp_lock_release>
 8004bdc:	4b04      	ldr	r3, [pc, #16]	; (8004bf0 <__sinit+0x28>)
 8004bde:	6223      	str	r3, [r4, #32]
 8004be0:	4b04      	ldr	r3, [pc, #16]	; (8004bf4 <__sinit+0x2c>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d1f5      	bne.n	8004bd4 <__sinit+0xc>
 8004be8:	f7ff ffc4 	bl	8004b74 <global_stdio_init.part.0>
 8004bec:	e7f2      	b.n	8004bd4 <__sinit+0xc>
 8004bee:	bf00      	nop
 8004bf0:	08004b35 	.word	0x08004b35
 8004bf4:	200004d0 	.word	0x200004d0

08004bf8 <_fwalk_sglue>:
 8004bf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bfc:	4607      	mov	r7, r0
 8004bfe:	4688      	mov	r8, r1
 8004c00:	4614      	mov	r4, r2
 8004c02:	2600      	movs	r6, #0
 8004c04:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004c08:	f1b9 0901 	subs.w	r9, r9, #1
 8004c0c:	d505      	bpl.n	8004c1a <_fwalk_sglue+0x22>
 8004c0e:	6824      	ldr	r4, [r4, #0]
 8004c10:	2c00      	cmp	r4, #0
 8004c12:	d1f7      	bne.n	8004c04 <_fwalk_sglue+0xc>
 8004c14:	4630      	mov	r0, r6
 8004c16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c1a:	89ab      	ldrh	r3, [r5, #12]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d907      	bls.n	8004c30 <_fwalk_sglue+0x38>
 8004c20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004c24:	3301      	adds	r3, #1
 8004c26:	d003      	beq.n	8004c30 <_fwalk_sglue+0x38>
 8004c28:	4629      	mov	r1, r5
 8004c2a:	4638      	mov	r0, r7
 8004c2c:	47c0      	blx	r8
 8004c2e:	4306      	orrs	r6, r0
 8004c30:	3568      	adds	r5, #104	; 0x68
 8004c32:	e7e9      	b.n	8004c08 <_fwalk_sglue+0x10>

08004c34 <siprintf>:
 8004c34:	b40e      	push	{r1, r2, r3}
 8004c36:	b500      	push	{lr}
 8004c38:	b09c      	sub	sp, #112	; 0x70
 8004c3a:	ab1d      	add	r3, sp, #116	; 0x74
 8004c3c:	9002      	str	r0, [sp, #8]
 8004c3e:	9006      	str	r0, [sp, #24]
 8004c40:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004c44:	4809      	ldr	r0, [pc, #36]	; (8004c6c <siprintf+0x38>)
 8004c46:	9107      	str	r1, [sp, #28]
 8004c48:	9104      	str	r1, [sp, #16]
 8004c4a:	4909      	ldr	r1, [pc, #36]	; (8004c70 <siprintf+0x3c>)
 8004c4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c50:	9105      	str	r1, [sp, #20]
 8004c52:	6800      	ldr	r0, [r0, #0]
 8004c54:	9301      	str	r3, [sp, #4]
 8004c56:	a902      	add	r1, sp, #8
 8004c58:	f002 fb24 	bl	80072a4 <_svfiprintf_r>
 8004c5c:	9b02      	ldr	r3, [sp, #8]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	701a      	strb	r2, [r3, #0]
 8004c62:	b01c      	add	sp, #112	; 0x70
 8004c64:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c68:	b003      	add	sp, #12
 8004c6a:	4770      	bx	lr
 8004c6c:	200000b4 	.word	0x200000b4
 8004c70:	ffff0208 	.word	0xffff0208

08004c74 <__sread>:
 8004c74:	b510      	push	{r4, lr}
 8004c76:	460c      	mov	r4, r1
 8004c78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c7c:	f000 f86c 	bl	8004d58 <_read_r>
 8004c80:	2800      	cmp	r0, #0
 8004c82:	bfab      	itete	ge
 8004c84:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004c86:	89a3      	ldrhlt	r3, [r4, #12]
 8004c88:	181b      	addge	r3, r3, r0
 8004c8a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004c8e:	bfac      	ite	ge
 8004c90:	6563      	strge	r3, [r4, #84]	; 0x54
 8004c92:	81a3      	strhlt	r3, [r4, #12]
 8004c94:	bd10      	pop	{r4, pc}

08004c96 <__swrite>:
 8004c96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c9a:	461f      	mov	r7, r3
 8004c9c:	898b      	ldrh	r3, [r1, #12]
 8004c9e:	05db      	lsls	r3, r3, #23
 8004ca0:	4605      	mov	r5, r0
 8004ca2:	460c      	mov	r4, r1
 8004ca4:	4616      	mov	r6, r2
 8004ca6:	d505      	bpl.n	8004cb4 <__swrite+0x1e>
 8004ca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cac:	2302      	movs	r3, #2
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f000 f840 	bl	8004d34 <_lseek_r>
 8004cb4:	89a3      	ldrh	r3, [r4, #12]
 8004cb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004cba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004cbe:	81a3      	strh	r3, [r4, #12]
 8004cc0:	4632      	mov	r2, r6
 8004cc2:	463b      	mov	r3, r7
 8004cc4:	4628      	mov	r0, r5
 8004cc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004cca:	f000 b857 	b.w	8004d7c <_write_r>

08004cce <__sseek>:
 8004cce:	b510      	push	{r4, lr}
 8004cd0:	460c      	mov	r4, r1
 8004cd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cd6:	f000 f82d 	bl	8004d34 <_lseek_r>
 8004cda:	1c43      	adds	r3, r0, #1
 8004cdc:	89a3      	ldrh	r3, [r4, #12]
 8004cde:	bf15      	itete	ne
 8004ce0:	6560      	strne	r0, [r4, #84]	; 0x54
 8004ce2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004ce6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004cea:	81a3      	strheq	r3, [r4, #12]
 8004cec:	bf18      	it	ne
 8004cee:	81a3      	strhne	r3, [r4, #12]
 8004cf0:	bd10      	pop	{r4, pc}

08004cf2 <__sclose>:
 8004cf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cf6:	f000 b80d 	b.w	8004d14 <_close_r>

08004cfa <memset>:
 8004cfa:	4402      	add	r2, r0
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d100      	bne.n	8004d04 <memset+0xa>
 8004d02:	4770      	bx	lr
 8004d04:	f803 1b01 	strb.w	r1, [r3], #1
 8004d08:	e7f9      	b.n	8004cfe <memset+0x4>
	...

08004d0c <_localeconv_r>:
 8004d0c:	4800      	ldr	r0, [pc, #0]	; (8004d10 <_localeconv_r+0x4>)
 8004d0e:	4770      	bx	lr
 8004d10:	200001a8 	.word	0x200001a8

08004d14 <_close_r>:
 8004d14:	b538      	push	{r3, r4, r5, lr}
 8004d16:	4d06      	ldr	r5, [pc, #24]	; (8004d30 <_close_r+0x1c>)
 8004d18:	2300      	movs	r3, #0
 8004d1a:	4604      	mov	r4, r0
 8004d1c:	4608      	mov	r0, r1
 8004d1e:	602b      	str	r3, [r5, #0]
 8004d20:	f7fc f9c7 	bl	80010b2 <_close>
 8004d24:	1c43      	adds	r3, r0, #1
 8004d26:	d102      	bne.n	8004d2e <_close_r+0x1a>
 8004d28:	682b      	ldr	r3, [r5, #0]
 8004d2a:	b103      	cbz	r3, 8004d2e <_close_r+0x1a>
 8004d2c:	6023      	str	r3, [r4, #0]
 8004d2e:	bd38      	pop	{r3, r4, r5, pc}
 8004d30:	200004d4 	.word	0x200004d4

08004d34 <_lseek_r>:
 8004d34:	b538      	push	{r3, r4, r5, lr}
 8004d36:	4d07      	ldr	r5, [pc, #28]	; (8004d54 <_lseek_r+0x20>)
 8004d38:	4604      	mov	r4, r0
 8004d3a:	4608      	mov	r0, r1
 8004d3c:	4611      	mov	r1, r2
 8004d3e:	2200      	movs	r2, #0
 8004d40:	602a      	str	r2, [r5, #0]
 8004d42:	461a      	mov	r2, r3
 8004d44:	f7fc f9dc 	bl	8001100 <_lseek>
 8004d48:	1c43      	adds	r3, r0, #1
 8004d4a:	d102      	bne.n	8004d52 <_lseek_r+0x1e>
 8004d4c:	682b      	ldr	r3, [r5, #0]
 8004d4e:	b103      	cbz	r3, 8004d52 <_lseek_r+0x1e>
 8004d50:	6023      	str	r3, [r4, #0]
 8004d52:	bd38      	pop	{r3, r4, r5, pc}
 8004d54:	200004d4 	.word	0x200004d4

08004d58 <_read_r>:
 8004d58:	b538      	push	{r3, r4, r5, lr}
 8004d5a:	4d07      	ldr	r5, [pc, #28]	; (8004d78 <_read_r+0x20>)
 8004d5c:	4604      	mov	r4, r0
 8004d5e:	4608      	mov	r0, r1
 8004d60:	4611      	mov	r1, r2
 8004d62:	2200      	movs	r2, #0
 8004d64:	602a      	str	r2, [r5, #0]
 8004d66:	461a      	mov	r2, r3
 8004d68:	f7fc f96a 	bl	8001040 <_read>
 8004d6c:	1c43      	adds	r3, r0, #1
 8004d6e:	d102      	bne.n	8004d76 <_read_r+0x1e>
 8004d70:	682b      	ldr	r3, [r5, #0]
 8004d72:	b103      	cbz	r3, 8004d76 <_read_r+0x1e>
 8004d74:	6023      	str	r3, [r4, #0]
 8004d76:	bd38      	pop	{r3, r4, r5, pc}
 8004d78:	200004d4 	.word	0x200004d4

08004d7c <_write_r>:
 8004d7c:	b538      	push	{r3, r4, r5, lr}
 8004d7e:	4d07      	ldr	r5, [pc, #28]	; (8004d9c <_write_r+0x20>)
 8004d80:	4604      	mov	r4, r0
 8004d82:	4608      	mov	r0, r1
 8004d84:	4611      	mov	r1, r2
 8004d86:	2200      	movs	r2, #0
 8004d88:	602a      	str	r2, [r5, #0]
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	f7fc f975 	bl	800107a <_write>
 8004d90:	1c43      	adds	r3, r0, #1
 8004d92:	d102      	bne.n	8004d9a <_write_r+0x1e>
 8004d94:	682b      	ldr	r3, [r5, #0]
 8004d96:	b103      	cbz	r3, 8004d9a <_write_r+0x1e>
 8004d98:	6023      	str	r3, [r4, #0]
 8004d9a:	bd38      	pop	{r3, r4, r5, pc}
 8004d9c:	200004d4 	.word	0x200004d4

08004da0 <__errno>:
 8004da0:	4b01      	ldr	r3, [pc, #4]	; (8004da8 <__errno+0x8>)
 8004da2:	6818      	ldr	r0, [r3, #0]
 8004da4:	4770      	bx	lr
 8004da6:	bf00      	nop
 8004da8:	200000b4 	.word	0x200000b4

08004dac <__libc_init_array>:
 8004dac:	b570      	push	{r4, r5, r6, lr}
 8004dae:	4d0d      	ldr	r5, [pc, #52]	; (8004de4 <__libc_init_array+0x38>)
 8004db0:	4c0d      	ldr	r4, [pc, #52]	; (8004de8 <__libc_init_array+0x3c>)
 8004db2:	1b64      	subs	r4, r4, r5
 8004db4:	10a4      	asrs	r4, r4, #2
 8004db6:	2600      	movs	r6, #0
 8004db8:	42a6      	cmp	r6, r4
 8004dba:	d109      	bne.n	8004dd0 <__libc_init_array+0x24>
 8004dbc:	4d0b      	ldr	r5, [pc, #44]	; (8004dec <__libc_init_array+0x40>)
 8004dbe:	4c0c      	ldr	r4, [pc, #48]	; (8004df0 <__libc_init_array+0x44>)
 8004dc0:	f003 fb0a 	bl	80083d8 <_init>
 8004dc4:	1b64      	subs	r4, r4, r5
 8004dc6:	10a4      	asrs	r4, r4, #2
 8004dc8:	2600      	movs	r6, #0
 8004dca:	42a6      	cmp	r6, r4
 8004dcc:	d105      	bne.n	8004dda <__libc_init_array+0x2e>
 8004dce:	bd70      	pop	{r4, r5, r6, pc}
 8004dd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dd4:	4798      	blx	r3
 8004dd6:	3601      	adds	r6, #1
 8004dd8:	e7ee      	b.n	8004db8 <__libc_init_array+0xc>
 8004dda:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dde:	4798      	blx	r3
 8004de0:	3601      	adds	r6, #1
 8004de2:	e7f2      	b.n	8004dca <__libc_init_array+0x1e>
 8004de4:	08008858 	.word	0x08008858
 8004de8:	08008858 	.word	0x08008858
 8004dec:	08008858 	.word	0x08008858
 8004df0:	0800885c 	.word	0x0800885c

08004df4 <__retarget_lock_acquire_recursive>:
 8004df4:	4770      	bx	lr

08004df6 <__retarget_lock_release_recursive>:
 8004df6:	4770      	bx	lr

08004df8 <nanf>:
 8004df8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004e00 <nanf+0x8>
 8004dfc:	4770      	bx	lr
 8004dfe:	bf00      	nop
 8004e00:	7fc00000 	.word	0x7fc00000

08004e04 <quorem>:
 8004e04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e08:	6903      	ldr	r3, [r0, #16]
 8004e0a:	690c      	ldr	r4, [r1, #16]
 8004e0c:	42a3      	cmp	r3, r4
 8004e0e:	4607      	mov	r7, r0
 8004e10:	db7e      	blt.n	8004f10 <quorem+0x10c>
 8004e12:	3c01      	subs	r4, #1
 8004e14:	f101 0814 	add.w	r8, r1, #20
 8004e18:	f100 0514 	add.w	r5, r0, #20
 8004e1c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004e20:	9301      	str	r3, [sp, #4]
 8004e22:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004e26:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004e2a:	3301      	adds	r3, #1
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004e32:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004e36:	fbb2 f6f3 	udiv	r6, r2, r3
 8004e3a:	d331      	bcc.n	8004ea0 <quorem+0x9c>
 8004e3c:	f04f 0e00 	mov.w	lr, #0
 8004e40:	4640      	mov	r0, r8
 8004e42:	46ac      	mov	ip, r5
 8004e44:	46f2      	mov	sl, lr
 8004e46:	f850 2b04 	ldr.w	r2, [r0], #4
 8004e4a:	b293      	uxth	r3, r2
 8004e4c:	fb06 e303 	mla	r3, r6, r3, lr
 8004e50:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004e54:	0c1a      	lsrs	r2, r3, #16
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	ebaa 0303 	sub.w	r3, sl, r3
 8004e5c:	f8dc a000 	ldr.w	sl, [ip]
 8004e60:	fa13 f38a 	uxtah	r3, r3, sl
 8004e64:	fb06 220e 	mla	r2, r6, lr, r2
 8004e68:	9300      	str	r3, [sp, #0]
 8004e6a:	9b00      	ldr	r3, [sp, #0]
 8004e6c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004e70:	b292      	uxth	r2, r2
 8004e72:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004e76:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004e7a:	f8bd 3000 	ldrh.w	r3, [sp]
 8004e7e:	4581      	cmp	r9, r0
 8004e80:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004e84:	f84c 3b04 	str.w	r3, [ip], #4
 8004e88:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004e8c:	d2db      	bcs.n	8004e46 <quorem+0x42>
 8004e8e:	f855 300b 	ldr.w	r3, [r5, fp]
 8004e92:	b92b      	cbnz	r3, 8004ea0 <quorem+0x9c>
 8004e94:	9b01      	ldr	r3, [sp, #4]
 8004e96:	3b04      	subs	r3, #4
 8004e98:	429d      	cmp	r5, r3
 8004e9a:	461a      	mov	r2, r3
 8004e9c:	d32c      	bcc.n	8004ef8 <quorem+0xf4>
 8004e9e:	613c      	str	r4, [r7, #16]
 8004ea0:	4638      	mov	r0, r7
 8004ea2:	f001 f96b 	bl	800617c <__mcmp>
 8004ea6:	2800      	cmp	r0, #0
 8004ea8:	db22      	blt.n	8004ef0 <quorem+0xec>
 8004eaa:	3601      	adds	r6, #1
 8004eac:	4629      	mov	r1, r5
 8004eae:	2000      	movs	r0, #0
 8004eb0:	f858 2b04 	ldr.w	r2, [r8], #4
 8004eb4:	f8d1 c000 	ldr.w	ip, [r1]
 8004eb8:	b293      	uxth	r3, r2
 8004eba:	1ac3      	subs	r3, r0, r3
 8004ebc:	0c12      	lsrs	r2, r2, #16
 8004ebe:	fa13 f38c 	uxtah	r3, r3, ip
 8004ec2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004ec6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ed0:	45c1      	cmp	r9, r8
 8004ed2:	f841 3b04 	str.w	r3, [r1], #4
 8004ed6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004eda:	d2e9      	bcs.n	8004eb0 <quorem+0xac>
 8004edc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004ee0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004ee4:	b922      	cbnz	r2, 8004ef0 <quorem+0xec>
 8004ee6:	3b04      	subs	r3, #4
 8004ee8:	429d      	cmp	r5, r3
 8004eea:	461a      	mov	r2, r3
 8004eec:	d30a      	bcc.n	8004f04 <quorem+0x100>
 8004eee:	613c      	str	r4, [r7, #16]
 8004ef0:	4630      	mov	r0, r6
 8004ef2:	b003      	add	sp, #12
 8004ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ef8:	6812      	ldr	r2, [r2, #0]
 8004efa:	3b04      	subs	r3, #4
 8004efc:	2a00      	cmp	r2, #0
 8004efe:	d1ce      	bne.n	8004e9e <quorem+0x9a>
 8004f00:	3c01      	subs	r4, #1
 8004f02:	e7c9      	b.n	8004e98 <quorem+0x94>
 8004f04:	6812      	ldr	r2, [r2, #0]
 8004f06:	3b04      	subs	r3, #4
 8004f08:	2a00      	cmp	r2, #0
 8004f0a:	d1f0      	bne.n	8004eee <quorem+0xea>
 8004f0c:	3c01      	subs	r4, #1
 8004f0e:	e7eb      	b.n	8004ee8 <quorem+0xe4>
 8004f10:	2000      	movs	r0, #0
 8004f12:	e7ee      	b.n	8004ef2 <quorem+0xee>
 8004f14:	0000      	movs	r0, r0
	...

08004f18 <_dtoa_r>:
 8004f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f1c:	ed2d 8b02 	vpush	{d8}
 8004f20:	69c5      	ldr	r5, [r0, #28]
 8004f22:	b091      	sub	sp, #68	; 0x44
 8004f24:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004f28:	ec59 8b10 	vmov	r8, r9, d0
 8004f2c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8004f2e:	9106      	str	r1, [sp, #24]
 8004f30:	4606      	mov	r6, r0
 8004f32:	9208      	str	r2, [sp, #32]
 8004f34:	930c      	str	r3, [sp, #48]	; 0x30
 8004f36:	b975      	cbnz	r5, 8004f56 <_dtoa_r+0x3e>
 8004f38:	2010      	movs	r0, #16
 8004f3a:	f000 fda5 	bl	8005a88 <malloc>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	61f0      	str	r0, [r6, #28]
 8004f42:	b920      	cbnz	r0, 8004f4e <_dtoa_r+0x36>
 8004f44:	4ba6      	ldr	r3, [pc, #664]	; (80051e0 <_dtoa_r+0x2c8>)
 8004f46:	21ef      	movs	r1, #239	; 0xef
 8004f48:	48a6      	ldr	r0, [pc, #664]	; (80051e4 <_dtoa_r+0x2cc>)
 8004f4a:	f002 fba9 	bl	80076a0 <__assert_func>
 8004f4e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004f52:	6005      	str	r5, [r0, #0]
 8004f54:	60c5      	str	r5, [r0, #12]
 8004f56:	69f3      	ldr	r3, [r6, #28]
 8004f58:	6819      	ldr	r1, [r3, #0]
 8004f5a:	b151      	cbz	r1, 8004f72 <_dtoa_r+0x5a>
 8004f5c:	685a      	ldr	r2, [r3, #4]
 8004f5e:	604a      	str	r2, [r1, #4]
 8004f60:	2301      	movs	r3, #1
 8004f62:	4093      	lsls	r3, r2
 8004f64:	608b      	str	r3, [r1, #8]
 8004f66:	4630      	mov	r0, r6
 8004f68:	f000 fe82 	bl	8005c70 <_Bfree>
 8004f6c:	69f3      	ldr	r3, [r6, #28]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	601a      	str	r2, [r3, #0]
 8004f72:	f1b9 0300 	subs.w	r3, r9, #0
 8004f76:	bfbb      	ittet	lt
 8004f78:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004f7c:	9303      	strlt	r3, [sp, #12]
 8004f7e:	2300      	movge	r3, #0
 8004f80:	2201      	movlt	r2, #1
 8004f82:	bfac      	ite	ge
 8004f84:	6023      	strge	r3, [r4, #0]
 8004f86:	6022      	strlt	r2, [r4, #0]
 8004f88:	4b97      	ldr	r3, [pc, #604]	; (80051e8 <_dtoa_r+0x2d0>)
 8004f8a:	9c03      	ldr	r4, [sp, #12]
 8004f8c:	43a3      	bics	r3, r4
 8004f8e:	d11c      	bne.n	8004fca <_dtoa_r+0xb2>
 8004f90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004f92:	f242 730f 	movw	r3, #9999	; 0x270f
 8004f96:	6013      	str	r3, [r2, #0]
 8004f98:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8004f9c:	ea53 0308 	orrs.w	r3, r3, r8
 8004fa0:	f000 84fb 	beq.w	800599a <_dtoa_r+0xa82>
 8004fa4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004fa6:	b963      	cbnz	r3, 8004fc2 <_dtoa_r+0xaa>
 8004fa8:	4b90      	ldr	r3, [pc, #576]	; (80051ec <_dtoa_r+0x2d4>)
 8004faa:	e020      	b.n	8004fee <_dtoa_r+0xd6>
 8004fac:	4b90      	ldr	r3, [pc, #576]	; (80051f0 <_dtoa_r+0x2d8>)
 8004fae:	9301      	str	r3, [sp, #4]
 8004fb0:	3308      	adds	r3, #8
 8004fb2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004fb4:	6013      	str	r3, [r2, #0]
 8004fb6:	9801      	ldr	r0, [sp, #4]
 8004fb8:	b011      	add	sp, #68	; 0x44
 8004fba:	ecbd 8b02 	vpop	{d8}
 8004fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fc2:	4b8a      	ldr	r3, [pc, #552]	; (80051ec <_dtoa_r+0x2d4>)
 8004fc4:	9301      	str	r3, [sp, #4]
 8004fc6:	3303      	adds	r3, #3
 8004fc8:	e7f3      	b.n	8004fb2 <_dtoa_r+0x9a>
 8004fca:	ed9d 8b02 	vldr	d8, [sp, #8]
 8004fce:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fd6:	d10c      	bne.n	8004ff2 <_dtoa_r+0xda>
 8004fd8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004fda:	2301      	movs	r3, #1
 8004fdc:	6013      	str	r3, [r2, #0]
 8004fde:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	f000 84d7 	beq.w	8005994 <_dtoa_r+0xa7c>
 8004fe6:	4b83      	ldr	r3, [pc, #524]	; (80051f4 <_dtoa_r+0x2dc>)
 8004fe8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004fea:	6013      	str	r3, [r2, #0]
 8004fec:	3b01      	subs	r3, #1
 8004fee:	9301      	str	r3, [sp, #4]
 8004ff0:	e7e1      	b.n	8004fb6 <_dtoa_r+0x9e>
 8004ff2:	aa0e      	add	r2, sp, #56	; 0x38
 8004ff4:	a90f      	add	r1, sp, #60	; 0x3c
 8004ff6:	4630      	mov	r0, r6
 8004ff8:	eeb0 0b48 	vmov.f64	d0, d8
 8004ffc:	f001 f9d4 	bl	80063a8 <__d2b>
 8005000:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8005004:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005006:	4605      	mov	r5, r0
 8005008:	2b00      	cmp	r3, #0
 800500a:	d046      	beq.n	800509a <_dtoa_r+0x182>
 800500c:	eeb0 7b48 	vmov.f64	d7, d8
 8005010:	ee18 1a90 	vmov	r1, s17
 8005014:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005018:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800501c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005020:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005024:	2000      	movs	r0, #0
 8005026:	ee07 1a90 	vmov	s15, r1
 800502a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 800502e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 80051c8 <_dtoa_r+0x2b0>
 8005032:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005036:	ed9f 6b66 	vldr	d6, [pc, #408]	; 80051d0 <_dtoa_r+0x2b8>
 800503a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800503e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 80051d8 <_dtoa_r+0x2c0>
 8005042:	ee07 3a90 	vmov	s15, r3
 8005046:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800504a:	eeb0 7b46 	vmov.f64	d7, d6
 800504e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8005052:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8005056:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800505a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800505e:	ee16 ba90 	vmov	fp, s13
 8005062:	9009      	str	r0, [sp, #36]	; 0x24
 8005064:	d508      	bpl.n	8005078 <_dtoa_r+0x160>
 8005066:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800506a:	eeb4 6b47 	vcmp.f64	d6, d7
 800506e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005072:	bf18      	it	ne
 8005074:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8005078:	f1bb 0f16 	cmp.w	fp, #22
 800507c:	d82b      	bhi.n	80050d6 <_dtoa_r+0x1be>
 800507e:	495e      	ldr	r1, [pc, #376]	; (80051f8 <_dtoa_r+0x2e0>)
 8005080:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8005084:	ed91 7b00 	vldr	d7, [r1]
 8005088:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800508c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005090:	d501      	bpl.n	8005096 <_dtoa_r+0x17e>
 8005092:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005096:	2100      	movs	r1, #0
 8005098:	e01e      	b.n	80050d8 <_dtoa_r+0x1c0>
 800509a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800509c:	4413      	add	r3, r2
 800509e:	f203 4132 	addw	r1, r3, #1074	; 0x432
 80050a2:	2920      	cmp	r1, #32
 80050a4:	bfc1      	itttt	gt
 80050a6:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 80050aa:	408c      	lslgt	r4, r1
 80050ac:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 80050b0:	fa28 f101 	lsrgt.w	r1, r8, r1
 80050b4:	bfd6      	itet	le
 80050b6:	f1c1 0120 	rsble	r1, r1, #32
 80050ba:	4321      	orrgt	r1, r4
 80050bc:	fa08 f101 	lslle.w	r1, r8, r1
 80050c0:	ee07 1a90 	vmov	s15, r1
 80050c4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80050c8:	3b01      	subs	r3, #1
 80050ca:	ee17 1a90 	vmov	r1, s15
 80050ce:	2001      	movs	r0, #1
 80050d0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80050d4:	e7a7      	b.n	8005026 <_dtoa_r+0x10e>
 80050d6:	2101      	movs	r1, #1
 80050d8:	1ad2      	subs	r2, r2, r3
 80050da:	1e53      	subs	r3, r2, #1
 80050dc:	9305      	str	r3, [sp, #20]
 80050de:	bf45      	ittet	mi
 80050e0:	f1c2 0301 	rsbmi	r3, r2, #1
 80050e4:	9304      	strmi	r3, [sp, #16]
 80050e6:	2300      	movpl	r3, #0
 80050e8:	2300      	movmi	r3, #0
 80050ea:	bf4c      	ite	mi
 80050ec:	9305      	strmi	r3, [sp, #20]
 80050ee:	9304      	strpl	r3, [sp, #16]
 80050f0:	f1bb 0f00 	cmp.w	fp, #0
 80050f4:	910b      	str	r1, [sp, #44]	; 0x2c
 80050f6:	db18      	blt.n	800512a <_dtoa_r+0x212>
 80050f8:	9b05      	ldr	r3, [sp, #20]
 80050fa:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80050fe:	445b      	add	r3, fp
 8005100:	9305      	str	r3, [sp, #20]
 8005102:	2300      	movs	r3, #0
 8005104:	9a06      	ldr	r2, [sp, #24]
 8005106:	2a09      	cmp	r2, #9
 8005108:	d848      	bhi.n	800519c <_dtoa_r+0x284>
 800510a:	2a05      	cmp	r2, #5
 800510c:	bfc4      	itt	gt
 800510e:	3a04      	subgt	r2, #4
 8005110:	9206      	strgt	r2, [sp, #24]
 8005112:	9a06      	ldr	r2, [sp, #24]
 8005114:	f1a2 0202 	sub.w	r2, r2, #2
 8005118:	bfcc      	ite	gt
 800511a:	2400      	movgt	r4, #0
 800511c:	2401      	movle	r4, #1
 800511e:	2a03      	cmp	r2, #3
 8005120:	d847      	bhi.n	80051b2 <_dtoa_r+0x29a>
 8005122:	e8df f002 	tbb	[pc, r2]
 8005126:	2d0b      	.short	0x2d0b
 8005128:	392b      	.short	0x392b
 800512a:	9b04      	ldr	r3, [sp, #16]
 800512c:	2200      	movs	r2, #0
 800512e:	eba3 030b 	sub.w	r3, r3, fp
 8005132:	9304      	str	r3, [sp, #16]
 8005134:	920a      	str	r2, [sp, #40]	; 0x28
 8005136:	f1cb 0300 	rsb	r3, fp, #0
 800513a:	e7e3      	b.n	8005104 <_dtoa_r+0x1ec>
 800513c:	2200      	movs	r2, #0
 800513e:	9207      	str	r2, [sp, #28]
 8005140:	9a08      	ldr	r2, [sp, #32]
 8005142:	2a00      	cmp	r2, #0
 8005144:	dc38      	bgt.n	80051b8 <_dtoa_r+0x2a0>
 8005146:	f04f 0a01 	mov.w	sl, #1
 800514a:	46d1      	mov	r9, sl
 800514c:	4652      	mov	r2, sl
 800514e:	f8cd a020 	str.w	sl, [sp, #32]
 8005152:	69f7      	ldr	r7, [r6, #28]
 8005154:	2100      	movs	r1, #0
 8005156:	2004      	movs	r0, #4
 8005158:	f100 0c14 	add.w	ip, r0, #20
 800515c:	4594      	cmp	ip, r2
 800515e:	d930      	bls.n	80051c2 <_dtoa_r+0x2aa>
 8005160:	6079      	str	r1, [r7, #4]
 8005162:	4630      	mov	r0, r6
 8005164:	930d      	str	r3, [sp, #52]	; 0x34
 8005166:	f000 fd43 	bl	8005bf0 <_Balloc>
 800516a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800516c:	9001      	str	r0, [sp, #4]
 800516e:	4602      	mov	r2, r0
 8005170:	2800      	cmp	r0, #0
 8005172:	d145      	bne.n	8005200 <_dtoa_r+0x2e8>
 8005174:	4b21      	ldr	r3, [pc, #132]	; (80051fc <_dtoa_r+0x2e4>)
 8005176:	f240 11af 	movw	r1, #431	; 0x1af
 800517a:	e6e5      	b.n	8004f48 <_dtoa_r+0x30>
 800517c:	2201      	movs	r2, #1
 800517e:	e7de      	b.n	800513e <_dtoa_r+0x226>
 8005180:	2200      	movs	r2, #0
 8005182:	9207      	str	r2, [sp, #28]
 8005184:	9a08      	ldr	r2, [sp, #32]
 8005186:	eb0b 0a02 	add.w	sl, fp, r2
 800518a:	f10a 0901 	add.w	r9, sl, #1
 800518e:	464a      	mov	r2, r9
 8005190:	2a01      	cmp	r2, #1
 8005192:	bfb8      	it	lt
 8005194:	2201      	movlt	r2, #1
 8005196:	e7dc      	b.n	8005152 <_dtoa_r+0x23a>
 8005198:	2201      	movs	r2, #1
 800519a:	e7f2      	b.n	8005182 <_dtoa_r+0x26a>
 800519c:	2401      	movs	r4, #1
 800519e:	2200      	movs	r2, #0
 80051a0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80051a4:	f04f 3aff 	mov.w	sl, #4294967295
 80051a8:	2100      	movs	r1, #0
 80051aa:	46d1      	mov	r9, sl
 80051ac:	2212      	movs	r2, #18
 80051ae:	9108      	str	r1, [sp, #32]
 80051b0:	e7cf      	b.n	8005152 <_dtoa_r+0x23a>
 80051b2:	2201      	movs	r2, #1
 80051b4:	9207      	str	r2, [sp, #28]
 80051b6:	e7f5      	b.n	80051a4 <_dtoa_r+0x28c>
 80051b8:	f8dd a020 	ldr.w	sl, [sp, #32]
 80051bc:	46d1      	mov	r9, sl
 80051be:	4652      	mov	r2, sl
 80051c0:	e7c7      	b.n	8005152 <_dtoa_r+0x23a>
 80051c2:	3101      	adds	r1, #1
 80051c4:	0040      	lsls	r0, r0, #1
 80051c6:	e7c7      	b.n	8005158 <_dtoa_r+0x240>
 80051c8:	636f4361 	.word	0x636f4361
 80051cc:	3fd287a7 	.word	0x3fd287a7
 80051d0:	8b60c8b3 	.word	0x8b60c8b3
 80051d4:	3fc68a28 	.word	0x3fc68a28
 80051d8:	509f79fb 	.word	0x509f79fb
 80051dc:	3fd34413 	.word	0x3fd34413
 80051e0:	0800846e 	.word	0x0800846e
 80051e4:	08008485 	.word	0x08008485
 80051e8:	7ff00000 	.word	0x7ff00000
 80051ec:	0800846a 	.word	0x0800846a
 80051f0:	08008461 	.word	0x08008461
 80051f4:	08008439 	.word	0x08008439
 80051f8:	08008570 	.word	0x08008570
 80051fc:	080084dd 	.word	0x080084dd
 8005200:	69f2      	ldr	r2, [r6, #28]
 8005202:	9901      	ldr	r1, [sp, #4]
 8005204:	6011      	str	r1, [r2, #0]
 8005206:	f1b9 0f0e 	cmp.w	r9, #14
 800520a:	d86c      	bhi.n	80052e6 <_dtoa_r+0x3ce>
 800520c:	2c00      	cmp	r4, #0
 800520e:	d06a      	beq.n	80052e6 <_dtoa_r+0x3ce>
 8005210:	f1bb 0f00 	cmp.w	fp, #0
 8005214:	f340 80a0 	ble.w	8005358 <_dtoa_r+0x440>
 8005218:	4ac1      	ldr	r2, [pc, #772]	; (8005520 <_dtoa_r+0x608>)
 800521a:	f00b 010f 	and.w	r1, fp, #15
 800521e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005222:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005226:	ed92 7b00 	vldr	d7, [r2]
 800522a:	ea4f 122b 	mov.w	r2, fp, asr #4
 800522e:	f000 8087 	beq.w	8005340 <_dtoa_r+0x428>
 8005232:	49bc      	ldr	r1, [pc, #752]	; (8005524 <_dtoa_r+0x60c>)
 8005234:	ed91 6b08 	vldr	d6, [r1, #32]
 8005238:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800523c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005240:	f002 020f 	and.w	r2, r2, #15
 8005244:	2103      	movs	r1, #3
 8005246:	48b7      	ldr	r0, [pc, #732]	; (8005524 <_dtoa_r+0x60c>)
 8005248:	2a00      	cmp	r2, #0
 800524a:	d17b      	bne.n	8005344 <_dtoa_r+0x42c>
 800524c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005250:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005254:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005258:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800525a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800525e:	2a00      	cmp	r2, #0
 8005260:	f000 80a0 	beq.w	80053a4 <_dtoa_r+0x48c>
 8005264:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8005268:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800526c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005270:	f140 8098 	bpl.w	80053a4 <_dtoa_r+0x48c>
 8005274:	f1b9 0f00 	cmp.w	r9, #0
 8005278:	f000 8094 	beq.w	80053a4 <_dtoa_r+0x48c>
 800527c:	f1ba 0f00 	cmp.w	sl, #0
 8005280:	dd2f      	ble.n	80052e2 <_dtoa_r+0x3ca>
 8005282:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8005286:	ee27 7b06 	vmul.f64	d7, d7, d6
 800528a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800528e:	f10b 32ff 	add.w	r2, fp, #4294967295
 8005292:	3101      	adds	r1, #1
 8005294:	4654      	mov	r4, sl
 8005296:	ed9d 6b02 	vldr	d6, [sp, #8]
 800529a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800529e:	ee07 1a90 	vmov	s15, r1
 80052a2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80052a6:	eea7 5b06 	vfma.f64	d5, d7, d6
 80052aa:	ee15 7a90 	vmov	r7, s11
 80052ae:	ec51 0b15 	vmov	r0, r1, d5
 80052b2:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 80052b6:	2c00      	cmp	r4, #0
 80052b8:	d177      	bne.n	80053aa <_dtoa_r+0x492>
 80052ba:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80052be:	ee36 6b47 	vsub.f64	d6, d6, d7
 80052c2:	ec41 0b17 	vmov	d7, r0, r1
 80052c6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80052ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052ce:	f300 826a 	bgt.w	80057a6 <_dtoa_r+0x88e>
 80052d2:	eeb1 7b47 	vneg.f64	d7, d7
 80052d6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80052da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052de:	f100 8260 	bmi.w	80057a2 <_dtoa_r+0x88a>
 80052e2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80052e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80052e8:	2a00      	cmp	r2, #0
 80052ea:	f2c0 811d 	blt.w	8005528 <_dtoa_r+0x610>
 80052ee:	f1bb 0f0e 	cmp.w	fp, #14
 80052f2:	f300 8119 	bgt.w	8005528 <_dtoa_r+0x610>
 80052f6:	4b8a      	ldr	r3, [pc, #552]	; (8005520 <_dtoa_r+0x608>)
 80052f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80052fc:	ed93 6b00 	vldr	d6, [r3]
 8005300:	9b08      	ldr	r3, [sp, #32]
 8005302:	2b00      	cmp	r3, #0
 8005304:	f280 80b7 	bge.w	8005476 <_dtoa_r+0x55e>
 8005308:	f1b9 0f00 	cmp.w	r9, #0
 800530c:	f300 80b3 	bgt.w	8005476 <_dtoa_r+0x55e>
 8005310:	f040 8246 	bne.w	80057a0 <_dtoa_r+0x888>
 8005314:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005318:	ee26 6b07 	vmul.f64	d6, d6, d7
 800531c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005320:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005328:	464c      	mov	r4, r9
 800532a:	464f      	mov	r7, r9
 800532c:	f280 821c 	bge.w	8005768 <_dtoa_r+0x850>
 8005330:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005334:	2331      	movs	r3, #49	; 0x31
 8005336:	f808 3b01 	strb.w	r3, [r8], #1
 800533a:	f10b 0b01 	add.w	fp, fp, #1
 800533e:	e218      	b.n	8005772 <_dtoa_r+0x85a>
 8005340:	2102      	movs	r1, #2
 8005342:	e780      	b.n	8005246 <_dtoa_r+0x32e>
 8005344:	07d4      	lsls	r4, r2, #31
 8005346:	d504      	bpl.n	8005352 <_dtoa_r+0x43a>
 8005348:	ed90 6b00 	vldr	d6, [r0]
 800534c:	3101      	adds	r1, #1
 800534e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005352:	1052      	asrs	r2, r2, #1
 8005354:	3008      	adds	r0, #8
 8005356:	e777      	b.n	8005248 <_dtoa_r+0x330>
 8005358:	d022      	beq.n	80053a0 <_dtoa_r+0x488>
 800535a:	f1cb 0200 	rsb	r2, fp, #0
 800535e:	4970      	ldr	r1, [pc, #448]	; (8005520 <_dtoa_r+0x608>)
 8005360:	f002 000f 	and.w	r0, r2, #15
 8005364:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005368:	ed91 7b00 	vldr	d7, [r1]
 800536c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8005370:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005374:	486b      	ldr	r0, [pc, #428]	; (8005524 <_dtoa_r+0x60c>)
 8005376:	1112      	asrs	r2, r2, #4
 8005378:	2400      	movs	r4, #0
 800537a:	2102      	movs	r1, #2
 800537c:	b92a      	cbnz	r2, 800538a <_dtoa_r+0x472>
 800537e:	2c00      	cmp	r4, #0
 8005380:	f43f af6a 	beq.w	8005258 <_dtoa_r+0x340>
 8005384:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005388:	e766      	b.n	8005258 <_dtoa_r+0x340>
 800538a:	07d7      	lsls	r7, r2, #31
 800538c:	d505      	bpl.n	800539a <_dtoa_r+0x482>
 800538e:	ed90 6b00 	vldr	d6, [r0]
 8005392:	3101      	adds	r1, #1
 8005394:	2401      	movs	r4, #1
 8005396:	ee27 7b06 	vmul.f64	d7, d7, d6
 800539a:	1052      	asrs	r2, r2, #1
 800539c:	3008      	adds	r0, #8
 800539e:	e7ed      	b.n	800537c <_dtoa_r+0x464>
 80053a0:	2102      	movs	r1, #2
 80053a2:	e759      	b.n	8005258 <_dtoa_r+0x340>
 80053a4:	465a      	mov	r2, fp
 80053a6:	464c      	mov	r4, r9
 80053a8:	e775      	b.n	8005296 <_dtoa_r+0x37e>
 80053aa:	ec41 0b17 	vmov	d7, r0, r1
 80053ae:	495c      	ldr	r1, [pc, #368]	; (8005520 <_dtoa_r+0x608>)
 80053b0:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 80053b4:	ed11 4b02 	vldr	d4, [r1, #-8]
 80053b8:	9901      	ldr	r1, [sp, #4]
 80053ba:	440c      	add	r4, r1
 80053bc:	9907      	ldr	r1, [sp, #28]
 80053be:	b351      	cbz	r1, 8005416 <_dtoa_r+0x4fe>
 80053c0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80053c4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80053c8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80053cc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80053d0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80053d4:	ee35 7b47 	vsub.f64	d7, d5, d7
 80053d8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80053dc:	ee14 1a90 	vmov	r1, s9
 80053e0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80053e4:	3130      	adds	r1, #48	; 0x30
 80053e6:	ee36 6b45 	vsub.f64	d6, d6, d5
 80053ea:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80053ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053f2:	f808 1b01 	strb.w	r1, [r8], #1
 80053f6:	d439      	bmi.n	800546c <_dtoa_r+0x554>
 80053f8:	ee32 5b46 	vsub.f64	d5, d2, d6
 80053fc:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005404:	d472      	bmi.n	80054ec <_dtoa_r+0x5d4>
 8005406:	45a0      	cmp	r8, r4
 8005408:	f43f af6b 	beq.w	80052e2 <_dtoa_r+0x3ca>
 800540c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8005410:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005414:	e7e0      	b.n	80053d8 <_dtoa_r+0x4c0>
 8005416:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800541a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800541e:	4620      	mov	r0, r4
 8005420:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005424:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005428:	ee14 1a90 	vmov	r1, s9
 800542c:	3130      	adds	r1, #48	; 0x30
 800542e:	f808 1b01 	strb.w	r1, [r8], #1
 8005432:	45a0      	cmp	r8, r4
 8005434:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005438:	ee36 6b45 	vsub.f64	d6, d6, d5
 800543c:	d118      	bne.n	8005470 <_dtoa_r+0x558>
 800543e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8005442:	ee37 4b05 	vadd.f64	d4, d7, d5
 8005446:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800544a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800544e:	dc4d      	bgt.n	80054ec <_dtoa_r+0x5d4>
 8005450:	ee35 5b47 	vsub.f64	d5, d5, d7
 8005454:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8005458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800545c:	f57f af41 	bpl.w	80052e2 <_dtoa_r+0x3ca>
 8005460:	4680      	mov	r8, r0
 8005462:	3801      	subs	r0, #1
 8005464:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8005468:	2b30      	cmp	r3, #48	; 0x30
 800546a:	d0f9      	beq.n	8005460 <_dtoa_r+0x548>
 800546c:	4693      	mov	fp, r2
 800546e:	e02a      	b.n	80054c6 <_dtoa_r+0x5ae>
 8005470:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005474:	e7d6      	b.n	8005424 <_dtoa_r+0x50c>
 8005476:	ed9d 7b02 	vldr	d7, [sp, #8]
 800547a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800547e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005482:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8005486:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800548a:	ee15 3a10 	vmov	r3, s10
 800548e:	3330      	adds	r3, #48	; 0x30
 8005490:	f808 3b01 	strb.w	r3, [r8], #1
 8005494:	9b01      	ldr	r3, [sp, #4]
 8005496:	eba8 0303 	sub.w	r3, r8, r3
 800549a:	4599      	cmp	r9, r3
 800549c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80054a0:	eea3 7b46 	vfms.f64	d7, d3, d6
 80054a4:	d133      	bne.n	800550e <_dtoa_r+0x5f6>
 80054a6:	ee37 7b07 	vadd.f64	d7, d7, d7
 80054aa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80054ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054b2:	dc1a      	bgt.n	80054ea <_dtoa_r+0x5d2>
 80054b4:	eeb4 7b46 	vcmp.f64	d7, d6
 80054b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054bc:	d103      	bne.n	80054c6 <_dtoa_r+0x5ae>
 80054be:	ee15 3a10 	vmov	r3, s10
 80054c2:	07d9      	lsls	r1, r3, #31
 80054c4:	d411      	bmi.n	80054ea <_dtoa_r+0x5d2>
 80054c6:	4629      	mov	r1, r5
 80054c8:	4630      	mov	r0, r6
 80054ca:	f000 fbd1 	bl	8005c70 <_Bfree>
 80054ce:	2300      	movs	r3, #0
 80054d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80054d2:	f888 3000 	strb.w	r3, [r8]
 80054d6:	f10b 0301 	add.w	r3, fp, #1
 80054da:	6013      	str	r3, [r2, #0]
 80054dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80054de:	2b00      	cmp	r3, #0
 80054e0:	f43f ad69 	beq.w	8004fb6 <_dtoa_r+0x9e>
 80054e4:	f8c3 8000 	str.w	r8, [r3]
 80054e8:	e565      	b.n	8004fb6 <_dtoa_r+0x9e>
 80054ea:	465a      	mov	r2, fp
 80054ec:	4643      	mov	r3, r8
 80054ee:	4698      	mov	r8, r3
 80054f0:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 80054f4:	2939      	cmp	r1, #57	; 0x39
 80054f6:	d106      	bne.n	8005506 <_dtoa_r+0x5ee>
 80054f8:	9901      	ldr	r1, [sp, #4]
 80054fa:	4299      	cmp	r1, r3
 80054fc:	d1f7      	bne.n	80054ee <_dtoa_r+0x5d6>
 80054fe:	9801      	ldr	r0, [sp, #4]
 8005500:	2130      	movs	r1, #48	; 0x30
 8005502:	3201      	adds	r2, #1
 8005504:	7001      	strb	r1, [r0, #0]
 8005506:	7819      	ldrb	r1, [r3, #0]
 8005508:	3101      	adds	r1, #1
 800550a:	7019      	strb	r1, [r3, #0]
 800550c:	e7ae      	b.n	800546c <_dtoa_r+0x554>
 800550e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005512:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800551a:	d1b2      	bne.n	8005482 <_dtoa_r+0x56a>
 800551c:	e7d3      	b.n	80054c6 <_dtoa_r+0x5ae>
 800551e:	bf00      	nop
 8005520:	08008570 	.word	0x08008570
 8005524:	08008548 	.word	0x08008548
 8005528:	9907      	ldr	r1, [sp, #28]
 800552a:	2900      	cmp	r1, #0
 800552c:	f000 80d0 	beq.w	80056d0 <_dtoa_r+0x7b8>
 8005530:	9906      	ldr	r1, [sp, #24]
 8005532:	2901      	cmp	r1, #1
 8005534:	f300 80b4 	bgt.w	80056a0 <_dtoa_r+0x788>
 8005538:	9909      	ldr	r1, [sp, #36]	; 0x24
 800553a:	2900      	cmp	r1, #0
 800553c:	f000 80ac 	beq.w	8005698 <_dtoa_r+0x780>
 8005540:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005544:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005548:	461c      	mov	r4, r3
 800554a:	9309      	str	r3, [sp, #36]	; 0x24
 800554c:	9b04      	ldr	r3, [sp, #16]
 800554e:	4413      	add	r3, r2
 8005550:	9304      	str	r3, [sp, #16]
 8005552:	9b05      	ldr	r3, [sp, #20]
 8005554:	2101      	movs	r1, #1
 8005556:	4413      	add	r3, r2
 8005558:	4630      	mov	r0, r6
 800555a:	9305      	str	r3, [sp, #20]
 800555c:	f000 fc88 	bl	8005e70 <__i2b>
 8005560:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005562:	4607      	mov	r7, r0
 8005564:	f1b8 0f00 	cmp.w	r8, #0
 8005568:	d00d      	beq.n	8005586 <_dtoa_r+0x66e>
 800556a:	9a05      	ldr	r2, [sp, #20]
 800556c:	2a00      	cmp	r2, #0
 800556e:	dd0a      	ble.n	8005586 <_dtoa_r+0x66e>
 8005570:	4542      	cmp	r2, r8
 8005572:	9904      	ldr	r1, [sp, #16]
 8005574:	bfa8      	it	ge
 8005576:	4642      	movge	r2, r8
 8005578:	1a89      	subs	r1, r1, r2
 800557a:	9104      	str	r1, [sp, #16]
 800557c:	9905      	ldr	r1, [sp, #20]
 800557e:	eba8 0802 	sub.w	r8, r8, r2
 8005582:	1a8a      	subs	r2, r1, r2
 8005584:	9205      	str	r2, [sp, #20]
 8005586:	b303      	cbz	r3, 80055ca <_dtoa_r+0x6b2>
 8005588:	9a07      	ldr	r2, [sp, #28]
 800558a:	2a00      	cmp	r2, #0
 800558c:	f000 80a5 	beq.w	80056da <_dtoa_r+0x7c2>
 8005590:	2c00      	cmp	r4, #0
 8005592:	dd13      	ble.n	80055bc <_dtoa_r+0x6a4>
 8005594:	4639      	mov	r1, r7
 8005596:	4622      	mov	r2, r4
 8005598:	4630      	mov	r0, r6
 800559a:	930d      	str	r3, [sp, #52]	; 0x34
 800559c:	f000 fd28 	bl	8005ff0 <__pow5mult>
 80055a0:	462a      	mov	r2, r5
 80055a2:	4601      	mov	r1, r0
 80055a4:	4607      	mov	r7, r0
 80055a6:	4630      	mov	r0, r6
 80055a8:	f000 fc78 	bl	8005e9c <__multiply>
 80055ac:	4629      	mov	r1, r5
 80055ae:	9009      	str	r0, [sp, #36]	; 0x24
 80055b0:	4630      	mov	r0, r6
 80055b2:	f000 fb5d 	bl	8005c70 <_Bfree>
 80055b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80055b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055ba:	4615      	mov	r5, r2
 80055bc:	1b1a      	subs	r2, r3, r4
 80055be:	d004      	beq.n	80055ca <_dtoa_r+0x6b2>
 80055c0:	4629      	mov	r1, r5
 80055c2:	4630      	mov	r0, r6
 80055c4:	f000 fd14 	bl	8005ff0 <__pow5mult>
 80055c8:	4605      	mov	r5, r0
 80055ca:	2101      	movs	r1, #1
 80055cc:	4630      	mov	r0, r6
 80055ce:	f000 fc4f 	bl	8005e70 <__i2b>
 80055d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	4604      	mov	r4, r0
 80055d8:	f340 8081 	ble.w	80056de <_dtoa_r+0x7c6>
 80055dc:	461a      	mov	r2, r3
 80055de:	4601      	mov	r1, r0
 80055e0:	4630      	mov	r0, r6
 80055e2:	f000 fd05 	bl	8005ff0 <__pow5mult>
 80055e6:	9b06      	ldr	r3, [sp, #24]
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	4604      	mov	r4, r0
 80055ec:	dd7a      	ble.n	80056e4 <_dtoa_r+0x7cc>
 80055ee:	2300      	movs	r3, #0
 80055f0:	9309      	str	r3, [sp, #36]	; 0x24
 80055f2:	6922      	ldr	r2, [r4, #16]
 80055f4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80055f8:	6910      	ldr	r0, [r2, #16]
 80055fa:	f000 fbeb 	bl	8005dd4 <__hi0bits>
 80055fe:	f1c0 0020 	rsb	r0, r0, #32
 8005602:	9b05      	ldr	r3, [sp, #20]
 8005604:	4418      	add	r0, r3
 8005606:	f010 001f 	ands.w	r0, r0, #31
 800560a:	f000 8093 	beq.w	8005734 <_dtoa_r+0x81c>
 800560e:	f1c0 0220 	rsb	r2, r0, #32
 8005612:	2a04      	cmp	r2, #4
 8005614:	f340 8085 	ble.w	8005722 <_dtoa_r+0x80a>
 8005618:	9b04      	ldr	r3, [sp, #16]
 800561a:	f1c0 001c 	rsb	r0, r0, #28
 800561e:	4403      	add	r3, r0
 8005620:	9304      	str	r3, [sp, #16]
 8005622:	9b05      	ldr	r3, [sp, #20]
 8005624:	4480      	add	r8, r0
 8005626:	4403      	add	r3, r0
 8005628:	9305      	str	r3, [sp, #20]
 800562a:	9b04      	ldr	r3, [sp, #16]
 800562c:	2b00      	cmp	r3, #0
 800562e:	dd05      	ble.n	800563c <_dtoa_r+0x724>
 8005630:	4629      	mov	r1, r5
 8005632:	461a      	mov	r2, r3
 8005634:	4630      	mov	r0, r6
 8005636:	f000 fd35 	bl	80060a4 <__lshift>
 800563a:	4605      	mov	r5, r0
 800563c:	9b05      	ldr	r3, [sp, #20]
 800563e:	2b00      	cmp	r3, #0
 8005640:	dd05      	ble.n	800564e <_dtoa_r+0x736>
 8005642:	4621      	mov	r1, r4
 8005644:	461a      	mov	r2, r3
 8005646:	4630      	mov	r0, r6
 8005648:	f000 fd2c 	bl	80060a4 <__lshift>
 800564c:	4604      	mov	r4, r0
 800564e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005650:	2b00      	cmp	r3, #0
 8005652:	d071      	beq.n	8005738 <_dtoa_r+0x820>
 8005654:	4621      	mov	r1, r4
 8005656:	4628      	mov	r0, r5
 8005658:	f000 fd90 	bl	800617c <__mcmp>
 800565c:	2800      	cmp	r0, #0
 800565e:	da6b      	bge.n	8005738 <_dtoa_r+0x820>
 8005660:	2300      	movs	r3, #0
 8005662:	4629      	mov	r1, r5
 8005664:	220a      	movs	r2, #10
 8005666:	4630      	mov	r0, r6
 8005668:	f000 fb24 	bl	8005cb4 <__multadd>
 800566c:	9b07      	ldr	r3, [sp, #28]
 800566e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005672:	4605      	mov	r5, r0
 8005674:	2b00      	cmp	r3, #0
 8005676:	f000 8197 	beq.w	80059a8 <_dtoa_r+0xa90>
 800567a:	4639      	mov	r1, r7
 800567c:	2300      	movs	r3, #0
 800567e:	220a      	movs	r2, #10
 8005680:	4630      	mov	r0, r6
 8005682:	f000 fb17 	bl	8005cb4 <__multadd>
 8005686:	f1ba 0f00 	cmp.w	sl, #0
 800568a:	4607      	mov	r7, r0
 800568c:	f300 8093 	bgt.w	80057b6 <_dtoa_r+0x89e>
 8005690:	9b06      	ldr	r3, [sp, #24]
 8005692:	2b02      	cmp	r3, #2
 8005694:	dc57      	bgt.n	8005746 <_dtoa_r+0x82e>
 8005696:	e08e      	b.n	80057b6 <_dtoa_r+0x89e>
 8005698:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800569a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800569e:	e751      	b.n	8005544 <_dtoa_r+0x62c>
 80056a0:	f109 34ff 	add.w	r4, r9, #4294967295
 80056a4:	42a3      	cmp	r3, r4
 80056a6:	bfbf      	itttt	lt
 80056a8:	1ae2      	sublt	r2, r4, r3
 80056aa:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80056ac:	189b      	addlt	r3, r3, r2
 80056ae:	930a      	strlt	r3, [sp, #40]	; 0x28
 80056b0:	bfae      	itee	ge
 80056b2:	1b1c      	subge	r4, r3, r4
 80056b4:	4623      	movlt	r3, r4
 80056b6:	2400      	movlt	r4, #0
 80056b8:	f1b9 0f00 	cmp.w	r9, #0
 80056bc:	bfb5      	itete	lt
 80056be:	9a04      	ldrlt	r2, [sp, #16]
 80056c0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 80056c4:	eba2 0809 	sublt.w	r8, r2, r9
 80056c8:	464a      	movge	r2, r9
 80056ca:	bfb8      	it	lt
 80056cc:	2200      	movlt	r2, #0
 80056ce:	e73c      	b.n	800554a <_dtoa_r+0x632>
 80056d0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80056d4:	9f07      	ldr	r7, [sp, #28]
 80056d6:	461c      	mov	r4, r3
 80056d8:	e744      	b.n	8005564 <_dtoa_r+0x64c>
 80056da:	461a      	mov	r2, r3
 80056dc:	e770      	b.n	80055c0 <_dtoa_r+0x6a8>
 80056de:	9b06      	ldr	r3, [sp, #24]
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	dc18      	bgt.n	8005716 <_dtoa_r+0x7fe>
 80056e4:	9b02      	ldr	r3, [sp, #8]
 80056e6:	b9b3      	cbnz	r3, 8005716 <_dtoa_r+0x7fe>
 80056e8:	9b03      	ldr	r3, [sp, #12]
 80056ea:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80056ee:	b9a2      	cbnz	r2, 800571a <_dtoa_r+0x802>
 80056f0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80056f4:	0d12      	lsrs	r2, r2, #20
 80056f6:	0512      	lsls	r2, r2, #20
 80056f8:	b18a      	cbz	r2, 800571e <_dtoa_r+0x806>
 80056fa:	9b04      	ldr	r3, [sp, #16]
 80056fc:	3301      	adds	r3, #1
 80056fe:	9304      	str	r3, [sp, #16]
 8005700:	9b05      	ldr	r3, [sp, #20]
 8005702:	3301      	adds	r3, #1
 8005704:	9305      	str	r3, [sp, #20]
 8005706:	2301      	movs	r3, #1
 8005708:	9309      	str	r3, [sp, #36]	; 0x24
 800570a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800570c:	2b00      	cmp	r3, #0
 800570e:	f47f af70 	bne.w	80055f2 <_dtoa_r+0x6da>
 8005712:	2001      	movs	r0, #1
 8005714:	e775      	b.n	8005602 <_dtoa_r+0x6ea>
 8005716:	2300      	movs	r3, #0
 8005718:	e7f6      	b.n	8005708 <_dtoa_r+0x7f0>
 800571a:	9b02      	ldr	r3, [sp, #8]
 800571c:	e7f4      	b.n	8005708 <_dtoa_r+0x7f0>
 800571e:	9209      	str	r2, [sp, #36]	; 0x24
 8005720:	e7f3      	b.n	800570a <_dtoa_r+0x7f2>
 8005722:	d082      	beq.n	800562a <_dtoa_r+0x712>
 8005724:	9b04      	ldr	r3, [sp, #16]
 8005726:	321c      	adds	r2, #28
 8005728:	4413      	add	r3, r2
 800572a:	9304      	str	r3, [sp, #16]
 800572c:	9b05      	ldr	r3, [sp, #20]
 800572e:	4490      	add	r8, r2
 8005730:	4413      	add	r3, r2
 8005732:	e779      	b.n	8005628 <_dtoa_r+0x710>
 8005734:	4602      	mov	r2, r0
 8005736:	e7f5      	b.n	8005724 <_dtoa_r+0x80c>
 8005738:	f1b9 0f00 	cmp.w	r9, #0
 800573c:	dc36      	bgt.n	80057ac <_dtoa_r+0x894>
 800573e:	9b06      	ldr	r3, [sp, #24]
 8005740:	2b02      	cmp	r3, #2
 8005742:	dd33      	ble.n	80057ac <_dtoa_r+0x894>
 8005744:	46ca      	mov	sl, r9
 8005746:	f1ba 0f00 	cmp.w	sl, #0
 800574a:	d10d      	bne.n	8005768 <_dtoa_r+0x850>
 800574c:	4621      	mov	r1, r4
 800574e:	4653      	mov	r3, sl
 8005750:	2205      	movs	r2, #5
 8005752:	4630      	mov	r0, r6
 8005754:	f000 faae 	bl	8005cb4 <__multadd>
 8005758:	4601      	mov	r1, r0
 800575a:	4604      	mov	r4, r0
 800575c:	4628      	mov	r0, r5
 800575e:	f000 fd0d 	bl	800617c <__mcmp>
 8005762:	2800      	cmp	r0, #0
 8005764:	f73f ade4 	bgt.w	8005330 <_dtoa_r+0x418>
 8005768:	9b08      	ldr	r3, [sp, #32]
 800576a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800576e:	ea6f 0b03 	mvn.w	fp, r3
 8005772:	f04f 0900 	mov.w	r9, #0
 8005776:	4621      	mov	r1, r4
 8005778:	4630      	mov	r0, r6
 800577a:	f000 fa79 	bl	8005c70 <_Bfree>
 800577e:	2f00      	cmp	r7, #0
 8005780:	f43f aea1 	beq.w	80054c6 <_dtoa_r+0x5ae>
 8005784:	f1b9 0f00 	cmp.w	r9, #0
 8005788:	d005      	beq.n	8005796 <_dtoa_r+0x87e>
 800578a:	45b9      	cmp	r9, r7
 800578c:	d003      	beq.n	8005796 <_dtoa_r+0x87e>
 800578e:	4649      	mov	r1, r9
 8005790:	4630      	mov	r0, r6
 8005792:	f000 fa6d 	bl	8005c70 <_Bfree>
 8005796:	4639      	mov	r1, r7
 8005798:	4630      	mov	r0, r6
 800579a:	f000 fa69 	bl	8005c70 <_Bfree>
 800579e:	e692      	b.n	80054c6 <_dtoa_r+0x5ae>
 80057a0:	2400      	movs	r4, #0
 80057a2:	4627      	mov	r7, r4
 80057a4:	e7e0      	b.n	8005768 <_dtoa_r+0x850>
 80057a6:	4693      	mov	fp, r2
 80057a8:	4627      	mov	r7, r4
 80057aa:	e5c1      	b.n	8005330 <_dtoa_r+0x418>
 80057ac:	9b07      	ldr	r3, [sp, #28]
 80057ae:	46ca      	mov	sl, r9
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	f000 8100 	beq.w	80059b6 <_dtoa_r+0xa9e>
 80057b6:	f1b8 0f00 	cmp.w	r8, #0
 80057ba:	dd05      	ble.n	80057c8 <_dtoa_r+0x8b0>
 80057bc:	4639      	mov	r1, r7
 80057be:	4642      	mov	r2, r8
 80057c0:	4630      	mov	r0, r6
 80057c2:	f000 fc6f 	bl	80060a4 <__lshift>
 80057c6:	4607      	mov	r7, r0
 80057c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d05d      	beq.n	800588a <_dtoa_r+0x972>
 80057ce:	6879      	ldr	r1, [r7, #4]
 80057d0:	4630      	mov	r0, r6
 80057d2:	f000 fa0d 	bl	8005bf0 <_Balloc>
 80057d6:	4680      	mov	r8, r0
 80057d8:	b928      	cbnz	r0, 80057e6 <_dtoa_r+0x8ce>
 80057da:	4b82      	ldr	r3, [pc, #520]	; (80059e4 <_dtoa_r+0xacc>)
 80057dc:	4602      	mov	r2, r0
 80057de:	f240 21ef 	movw	r1, #751	; 0x2ef
 80057e2:	f7ff bbb1 	b.w	8004f48 <_dtoa_r+0x30>
 80057e6:	693a      	ldr	r2, [r7, #16]
 80057e8:	3202      	adds	r2, #2
 80057ea:	0092      	lsls	r2, r2, #2
 80057ec:	f107 010c 	add.w	r1, r7, #12
 80057f0:	300c      	adds	r0, #12
 80057f2:	f001 ff3f 	bl	8007674 <memcpy>
 80057f6:	2201      	movs	r2, #1
 80057f8:	4641      	mov	r1, r8
 80057fa:	4630      	mov	r0, r6
 80057fc:	f000 fc52 	bl	80060a4 <__lshift>
 8005800:	9b01      	ldr	r3, [sp, #4]
 8005802:	3301      	adds	r3, #1
 8005804:	9304      	str	r3, [sp, #16]
 8005806:	9b01      	ldr	r3, [sp, #4]
 8005808:	4453      	add	r3, sl
 800580a:	9308      	str	r3, [sp, #32]
 800580c:	9b02      	ldr	r3, [sp, #8]
 800580e:	f003 0301 	and.w	r3, r3, #1
 8005812:	46b9      	mov	r9, r7
 8005814:	9307      	str	r3, [sp, #28]
 8005816:	4607      	mov	r7, r0
 8005818:	9b04      	ldr	r3, [sp, #16]
 800581a:	4621      	mov	r1, r4
 800581c:	3b01      	subs	r3, #1
 800581e:	4628      	mov	r0, r5
 8005820:	9302      	str	r3, [sp, #8]
 8005822:	f7ff faef 	bl	8004e04 <quorem>
 8005826:	4603      	mov	r3, r0
 8005828:	3330      	adds	r3, #48	; 0x30
 800582a:	9005      	str	r0, [sp, #20]
 800582c:	4649      	mov	r1, r9
 800582e:	4628      	mov	r0, r5
 8005830:	9309      	str	r3, [sp, #36]	; 0x24
 8005832:	f000 fca3 	bl	800617c <__mcmp>
 8005836:	463a      	mov	r2, r7
 8005838:	4682      	mov	sl, r0
 800583a:	4621      	mov	r1, r4
 800583c:	4630      	mov	r0, r6
 800583e:	f000 fcb9 	bl	80061b4 <__mdiff>
 8005842:	68c2      	ldr	r2, [r0, #12]
 8005844:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005846:	4680      	mov	r8, r0
 8005848:	bb0a      	cbnz	r2, 800588e <_dtoa_r+0x976>
 800584a:	4601      	mov	r1, r0
 800584c:	4628      	mov	r0, r5
 800584e:	f000 fc95 	bl	800617c <__mcmp>
 8005852:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005854:	4602      	mov	r2, r0
 8005856:	4641      	mov	r1, r8
 8005858:	4630      	mov	r0, r6
 800585a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800585e:	f000 fa07 	bl	8005c70 <_Bfree>
 8005862:	9b06      	ldr	r3, [sp, #24]
 8005864:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005866:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800586a:	ea43 0102 	orr.w	r1, r3, r2
 800586e:	9b07      	ldr	r3, [sp, #28]
 8005870:	4319      	orrs	r1, r3
 8005872:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005874:	d10d      	bne.n	8005892 <_dtoa_r+0x97a>
 8005876:	2b39      	cmp	r3, #57	; 0x39
 8005878:	d029      	beq.n	80058ce <_dtoa_r+0x9b6>
 800587a:	f1ba 0f00 	cmp.w	sl, #0
 800587e:	dd01      	ble.n	8005884 <_dtoa_r+0x96c>
 8005880:	9b05      	ldr	r3, [sp, #20]
 8005882:	3331      	adds	r3, #49	; 0x31
 8005884:	9a02      	ldr	r2, [sp, #8]
 8005886:	7013      	strb	r3, [r2, #0]
 8005888:	e775      	b.n	8005776 <_dtoa_r+0x85e>
 800588a:	4638      	mov	r0, r7
 800588c:	e7b8      	b.n	8005800 <_dtoa_r+0x8e8>
 800588e:	2201      	movs	r2, #1
 8005890:	e7e1      	b.n	8005856 <_dtoa_r+0x93e>
 8005892:	f1ba 0f00 	cmp.w	sl, #0
 8005896:	db06      	blt.n	80058a6 <_dtoa_r+0x98e>
 8005898:	9906      	ldr	r1, [sp, #24]
 800589a:	ea41 0a0a 	orr.w	sl, r1, sl
 800589e:	9907      	ldr	r1, [sp, #28]
 80058a0:	ea5a 0a01 	orrs.w	sl, sl, r1
 80058a4:	d120      	bne.n	80058e8 <_dtoa_r+0x9d0>
 80058a6:	2a00      	cmp	r2, #0
 80058a8:	ddec      	ble.n	8005884 <_dtoa_r+0x96c>
 80058aa:	4629      	mov	r1, r5
 80058ac:	2201      	movs	r2, #1
 80058ae:	4630      	mov	r0, r6
 80058b0:	9304      	str	r3, [sp, #16]
 80058b2:	f000 fbf7 	bl	80060a4 <__lshift>
 80058b6:	4621      	mov	r1, r4
 80058b8:	4605      	mov	r5, r0
 80058ba:	f000 fc5f 	bl	800617c <__mcmp>
 80058be:	2800      	cmp	r0, #0
 80058c0:	9b04      	ldr	r3, [sp, #16]
 80058c2:	dc02      	bgt.n	80058ca <_dtoa_r+0x9b2>
 80058c4:	d1de      	bne.n	8005884 <_dtoa_r+0x96c>
 80058c6:	07da      	lsls	r2, r3, #31
 80058c8:	d5dc      	bpl.n	8005884 <_dtoa_r+0x96c>
 80058ca:	2b39      	cmp	r3, #57	; 0x39
 80058cc:	d1d8      	bne.n	8005880 <_dtoa_r+0x968>
 80058ce:	9a02      	ldr	r2, [sp, #8]
 80058d0:	2339      	movs	r3, #57	; 0x39
 80058d2:	7013      	strb	r3, [r2, #0]
 80058d4:	4643      	mov	r3, r8
 80058d6:	4698      	mov	r8, r3
 80058d8:	3b01      	subs	r3, #1
 80058da:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80058de:	2a39      	cmp	r2, #57	; 0x39
 80058e0:	d051      	beq.n	8005986 <_dtoa_r+0xa6e>
 80058e2:	3201      	adds	r2, #1
 80058e4:	701a      	strb	r2, [r3, #0]
 80058e6:	e746      	b.n	8005776 <_dtoa_r+0x85e>
 80058e8:	2a00      	cmp	r2, #0
 80058ea:	dd03      	ble.n	80058f4 <_dtoa_r+0x9dc>
 80058ec:	2b39      	cmp	r3, #57	; 0x39
 80058ee:	d0ee      	beq.n	80058ce <_dtoa_r+0x9b6>
 80058f0:	3301      	adds	r3, #1
 80058f2:	e7c7      	b.n	8005884 <_dtoa_r+0x96c>
 80058f4:	9a04      	ldr	r2, [sp, #16]
 80058f6:	9908      	ldr	r1, [sp, #32]
 80058f8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80058fc:	428a      	cmp	r2, r1
 80058fe:	d02b      	beq.n	8005958 <_dtoa_r+0xa40>
 8005900:	4629      	mov	r1, r5
 8005902:	2300      	movs	r3, #0
 8005904:	220a      	movs	r2, #10
 8005906:	4630      	mov	r0, r6
 8005908:	f000 f9d4 	bl	8005cb4 <__multadd>
 800590c:	45b9      	cmp	r9, r7
 800590e:	4605      	mov	r5, r0
 8005910:	f04f 0300 	mov.w	r3, #0
 8005914:	f04f 020a 	mov.w	r2, #10
 8005918:	4649      	mov	r1, r9
 800591a:	4630      	mov	r0, r6
 800591c:	d107      	bne.n	800592e <_dtoa_r+0xa16>
 800591e:	f000 f9c9 	bl	8005cb4 <__multadd>
 8005922:	4681      	mov	r9, r0
 8005924:	4607      	mov	r7, r0
 8005926:	9b04      	ldr	r3, [sp, #16]
 8005928:	3301      	adds	r3, #1
 800592a:	9304      	str	r3, [sp, #16]
 800592c:	e774      	b.n	8005818 <_dtoa_r+0x900>
 800592e:	f000 f9c1 	bl	8005cb4 <__multadd>
 8005932:	4639      	mov	r1, r7
 8005934:	4681      	mov	r9, r0
 8005936:	2300      	movs	r3, #0
 8005938:	220a      	movs	r2, #10
 800593a:	4630      	mov	r0, r6
 800593c:	f000 f9ba 	bl	8005cb4 <__multadd>
 8005940:	4607      	mov	r7, r0
 8005942:	e7f0      	b.n	8005926 <_dtoa_r+0xa0e>
 8005944:	f1ba 0f00 	cmp.w	sl, #0
 8005948:	9a01      	ldr	r2, [sp, #4]
 800594a:	bfcc      	ite	gt
 800594c:	46d0      	movgt	r8, sl
 800594e:	f04f 0801 	movle.w	r8, #1
 8005952:	4490      	add	r8, r2
 8005954:	f04f 0900 	mov.w	r9, #0
 8005958:	4629      	mov	r1, r5
 800595a:	2201      	movs	r2, #1
 800595c:	4630      	mov	r0, r6
 800595e:	9302      	str	r3, [sp, #8]
 8005960:	f000 fba0 	bl	80060a4 <__lshift>
 8005964:	4621      	mov	r1, r4
 8005966:	4605      	mov	r5, r0
 8005968:	f000 fc08 	bl	800617c <__mcmp>
 800596c:	2800      	cmp	r0, #0
 800596e:	dcb1      	bgt.n	80058d4 <_dtoa_r+0x9bc>
 8005970:	d102      	bne.n	8005978 <_dtoa_r+0xa60>
 8005972:	9b02      	ldr	r3, [sp, #8]
 8005974:	07db      	lsls	r3, r3, #31
 8005976:	d4ad      	bmi.n	80058d4 <_dtoa_r+0x9bc>
 8005978:	4643      	mov	r3, r8
 800597a:	4698      	mov	r8, r3
 800597c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005980:	2a30      	cmp	r2, #48	; 0x30
 8005982:	d0fa      	beq.n	800597a <_dtoa_r+0xa62>
 8005984:	e6f7      	b.n	8005776 <_dtoa_r+0x85e>
 8005986:	9a01      	ldr	r2, [sp, #4]
 8005988:	429a      	cmp	r2, r3
 800598a:	d1a4      	bne.n	80058d6 <_dtoa_r+0x9be>
 800598c:	f10b 0b01 	add.w	fp, fp, #1
 8005990:	2331      	movs	r3, #49	; 0x31
 8005992:	e778      	b.n	8005886 <_dtoa_r+0x96e>
 8005994:	4b14      	ldr	r3, [pc, #80]	; (80059e8 <_dtoa_r+0xad0>)
 8005996:	f7ff bb2a 	b.w	8004fee <_dtoa_r+0xd6>
 800599a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800599c:	2b00      	cmp	r3, #0
 800599e:	f47f ab05 	bne.w	8004fac <_dtoa_r+0x94>
 80059a2:	4b12      	ldr	r3, [pc, #72]	; (80059ec <_dtoa_r+0xad4>)
 80059a4:	f7ff bb23 	b.w	8004fee <_dtoa_r+0xd6>
 80059a8:	f1ba 0f00 	cmp.w	sl, #0
 80059ac:	dc03      	bgt.n	80059b6 <_dtoa_r+0xa9e>
 80059ae:	9b06      	ldr	r3, [sp, #24]
 80059b0:	2b02      	cmp	r3, #2
 80059b2:	f73f aec8 	bgt.w	8005746 <_dtoa_r+0x82e>
 80059b6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80059ba:	4621      	mov	r1, r4
 80059bc:	4628      	mov	r0, r5
 80059be:	f7ff fa21 	bl	8004e04 <quorem>
 80059c2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80059c6:	f808 3b01 	strb.w	r3, [r8], #1
 80059ca:	9a01      	ldr	r2, [sp, #4]
 80059cc:	eba8 0202 	sub.w	r2, r8, r2
 80059d0:	4592      	cmp	sl, r2
 80059d2:	ddb7      	ble.n	8005944 <_dtoa_r+0xa2c>
 80059d4:	4629      	mov	r1, r5
 80059d6:	2300      	movs	r3, #0
 80059d8:	220a      	movs	r2, #10
 80059da:	4630      	mov	r0, r6
 80059dc:	f000 f96a 	bl	8005cb4 <__multadd>
 80059e0:	4605      	mov	r5, r0
 80059e2:	e7ea      	b.n	80059ba <_dtoa_r+0xaa2>
 80059e4:	080084dd 	.word	0x080084dd
 80059e8:	08008438 	.word	0x08008438
 80059ec:	08008461 	.word	0x08008461

080059f0 <_free_r>:
 80059f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80059f2:	2900      	cmp	r1, #0
 80059f4:	d044      	beq.n	8005a80 <_free_r+0x90>
 80059f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059fa:	9001      	str	r0, [sp, #4]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	f1a1 0404 	sub.w	r4, r1, #4
 8005a02:	bfb8      	it	lt
 8005a04:	18e4      	addlt	r4, r4, r3
 8005a06:	f000 f8e7 	bl	8005bd8 <__malloc_lock>
 8005a0a:	4a1e      	ldr	r2, [pc, #120]	; (8005a84 <_free_r+0x94>)
 8005a0c:	9801      	ldr	r0, [sp, #4]
 8005a0e:	6813      	ldr	r3, [r2, #0]
 8005a10:	b933      	cbnz	r3, 8005a20 <_free_r+0x30>
 8005a12:	6063      	str	r3, [r4, #4]
 8005a14:	6014      	str	r4, [r2, #0]
 8005a16:	b003      	add	sp, #12
 8005a18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005a1c:	f000 b8e2 	b.w	8005be4 <__malloc_unlock>
 8005a20:	42a3      	cmp	r3, r4
 8005a22:	d908      	bls.n	8005a36 <_free_r+0x46>
 8005a24:	6825      	ldr	r5, [r4, #0]
 8005a26:	1961      	adds	r1, r4, r5
 8005a28:	428b      	cmp	r3, r1
 8005a2a:	bf01      	itttt	eq
 8005a2c:	6819      	ldreq	r1, [r3, #0]
 8005a2e:	685b      	ldreq	r3, [r3, #4]
 8005a30:	1949      	addeq	r1, r1, r5
 8005a32:	6021      	streq	r1, [r4, #0]
 8005a34:	e7ed      	b.n	8005a12 <_free_r+0x22>
 8005a36:	461a      	mov	r2, r3
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	b10b      	cbz	r3, 8005a40 <_free_r+0x50>
 8005a3c:	42a3      	cmp	r3, r4
 8005a3e:	d9fa      	bls.n	8005a36 <_free_r+0x46>
 8005a40:	6811      	ldr	r1, [r2, #0]
 8005a42:	1855      	adds	r5, r2, r1
 8005a44:	42a5      	cmp	r5, r4
 8005a46:	d10b      	bne.n	8005a60 <_free_r+0x70>
 8005a48:	6824      	ldr	r4, [r4, #0]
 8005a4a:	4421      	add	r1, r4
 8005a4c:	1854      	adds	r4, r2, r1
 8005a4e:	42a3      	cmp	r3, r4
 8005a50:	6011      	str	r1, [r2, #0]
 8005a52:	d1e0      	bne.n	8005a16 <_free_r+0x26>
 8005a54:	681c      	ldr	r4, [r3, #0]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	6053      	str	r3, [r2, #4]
 8005a5a:	440c      	add	r4, r1
 8005a5c:	6014      	str	r4, [r2, #0]
 8005a5e:	e7da      	b.n	8005a16 <_free_r+0x26>
 8005a60:	d902      	bls.n	8005a68 <_free_r+0x78>
 8005a62:	230c      	movs	r3, #12
 8005a64:	6003      	str	r3, [r0, #0]
 8005a66:	e7d6      	b.n	8005a16 <_free_r+0x26>
 8005a68:	6825      	ldr	r5, [r4, #0]
 8005a6a:	1961      	adds	r1, r4, r5
 8005a6c:	428b      	cmp	r3, r1
 8005a6e:	bf04      	itt	eq
 8005a70:	6819      	ldreq	r1, [r3, #0]
 8005a72:	685b      	ldreq	r3, [r3, #4]
 8005a74:	6063      	str	r3, [r4, #4]
 8005a76:	bf04      	itt	eq
 8005a78:	1949      	addeq	r1, r1, r5
 8005a7a:	6021      	streq	r1, [r4, #0]
 8005a7c:	6054      	str	r4, [r2, #4]
 8005a7e:	e7ca      	b.n	8005a16 <_free_r+0x26>
 8005a80:	b003      	add	sp, #12
 8005a82:	bd30      	pop	{r4, r5, pc}
 8005a84:	200004dc 	.word	0x200004dc

08005a88 <malloc>:
 8005a88:	4b02      	ldr	r3, [pc, #8]	; (8005a94 <malloc+0xc>)
 8005a8a:	4601      	mov	r1, r0
 8005a8c:	6818      	ldr	r0, [r3, #0]
 8005a8e:	f000 b823 	b.w	8005ad8 <_malloc_r>
 8005a92:	bf00      	nop
 8005a94:	200000b4 	.word	0x200000b4

08005a98 <sbrk_aligned>:
 8005a98:	b570      	push	{r4, r5, r6, lr}
 8005a9a:	4e0e      	ldr	r6, [pc, #56]	; (8005ad4 <sbrk_aligned+0x3c>)
 8005a9c:	460c      	mov	r4, r1
 8005a9e:	6831      	ldr	r1, [r6, #0]
 8005aa0:	4605      	mov	r5, r0
 8005aa2:	b911      	cbnz	r1, 8005aaa <sbrk_aligned+0x12>
 8005aa4:	f001 fdd6 	bl	8007654 <_sbrk_r>
 8005aa8:	6030      	str	r0, [r6, #0]
 8005aaa:	4621      	mov	r1, r4
 8005aac:	4628      	mov	r0, r5
 8005aae:	f001 fdd1 	bl	8007654 <_sbrk_r>
 8005ab2:	1c43      	adds	r3, r0, #1
 8005ab4:	d00a      	beq.n	8005acc <sbrk_aligned+0x34>
 8005ab6:	1cc4      	adds	r4, r0, #3
 8005ab8:	f024 0403 	bic.w	r4, r4, #3
 8005abc:	42a0      	cmp	r0, r4
 8005abe:	d007      	beq.n	8005ad0 <sbrk_aligned+0x38>
 8005ac0:	1a21      	subs	r1, r4, r0
 8005ac2:	4628      	mov	r0, r5
 8005ac4:	f001 fdc6 	bl	8007654 <_sbrk_r>
 8005ac8:	3001      	adds	r0, #1
 8005aca:	d101      	bne.n	8005ad0 <sbrk_aligned+0x38>
 8005acc:	f04f 34ff 	mov.w	r4, #4294967295
 8005ad0:	4620      	mov	r0, r4
 8005ad2:	bd70      	pop	{r4, r5, r6, pc}
 8005ad4:	200004e0 	.word	0x200004e0

08005ad8 <_malloc_r>:
 8005ad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005adc:	1ccd      	adds	r5, r1, #3
 8005ade:	f025 0503 	bic.w	r5, r5, #3
 8005ae2:	3508      	adds	r5, #8
 8005ae4:	2d0c      	cmp	r5, #12
 8005ae6:	bf38      	it	cc
 8005ae8:	250c      	movcc	r5, #12
 8005aea:	2d00      	cmp	r5, #0
 8005aec:	4607      	mov	r7, r0
 8005aee:	db01      	blt.n	8005af4 <_malloc_r+0x1c>
 8005af0:	42a9      	cmp	r1, r5
 8005af2:	d905      	bls.n	8005b00 <_malloc_r+0x28>
 8005af4:	230c      	movs	r3, #12
 8005af6:	603b      	str	r3, [r7, #0]
 8005af8:	2600      	movs	r6, #0
 8005afa:	4630      	mov	r0, r6
 8005afc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b00:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005bd4 <_malloc_r+0xfc>
 8005b04:	f000 f868 	bl	8005bd8 <__malloc_lock>
 8005b08:	f8d8 3000 	ldr.w	r3, [r8]
 8005b0c:	461c      	mov	r4, r3
 8005b0e:	bb5c      	cbnz	r4, 8005b68 <_malloc_r+0x90>
 8005b10:	4629      	mov	r1, r5
 8005b12:	4638      	mov	r0, r7
 8005b14:	f7ff ffc0 	bl	8005a98 <sbrk_aligned>
 8005b18:	1c43      	adds	r3, r0, #1
 8005b1a:	4604      	mov	r4, r0
 8005b1c:	d155      	bne.n	8005bca <_malloc_r+0xf2>
 8005b1e:	f8d8 4000 	ldr.w	r4, [r8]
 8005b22:	4626      	mov	r6, r4
 8005b24:	2e00      	cmp	r6, #0
 8005b26:	d145      	bne.n	8005bb4 <_malloc_r+0xdc>
 8005b28:	2c00      	cmp	r4, #0
 8005b2a:	d048      	beq.n	8005bbe <_malloc_r+0xe6>
 8005b2c:	6823      	ldr	r3, [r4, #0]
 8005b2e:	4631      	mov	r1, r6
 8005b30:	4638      	mov	r0, r7
 8005b32:	eb04 0903 	add.w	r9, r4, r3
 8005b36:	f001 fd8d 	bl	8007654 <_sbrk_r>
 8005b3a:	4581      	cmp	r9, r0
 8005b3c:	d13f      	bne.n	8005bbe <_malloc_r+0xe6>
 8005b3e:	6821      	ldr	r1, [r4, #0]
 8005b40:	1a6d      	subs	r5, r5, r1
 8005b42:	4629      	mov	r1, r5
 8005b44:	4638      	mov	r0, r7
 8005b46:	f7ff ffa7 	bl	8005a98 <sbrk_aligned>
 8005b4a:	3001      	adds	r0, #1
 8005b4c:	d037      	beq.n	8005bbe <_malloc_r+0xe6>
 8005b4e:	6823      	ldr	r3, [r4, #0]
 8005b50:	442b      	add	r3, r5
 8005b52:	6023      	str	r3, [r4, #0]
 8005b54:	f8d8 3000 	ldr.w	r3, [r8]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d038      	beq.n	8005bce <_malloc_r+0xf6>
 8005b5c:	685a      	ldr	r2, [r3, #4]
 8005b5e:	42a2      	cmp	r2, r4
 8005b60:	d12b      	bne.n	8005bba <_malloc_r+0xe2>
 8005b62:	2200      	movs	r2, #0
 8005b64:	605a      	str	r2, [r3, #4]
 8005b66:	e00f      	b.n	8005b88 <_malloc_r+0xb0>
 8005b68:	6822      	ldr	r2, [r4, #0]
 8005b6a:	1b52      	subs	r2, r2, r5
 8005b6c:	d41f      	bmi.n	8005bae <_malloc_r+0xd6>
 8005b6e:	2a0b      	cmp	r2, #11
 8005b70:	d917      	bls.n	8005ba2 <_malloc_r+0xca>
 8005b72:	1961      	adds	r1, r4, r5
 8005b74:	42a3      	cmp	r3, r4
 8005b76:	6025      	str	r5, [r4, #0]
 8005b78:	bf18      	it	ne
 8005b7a:	6059      	strne	r1, [r3, #4]
 8005b7c:	6863      	ldr	r3, [r4, #4]
 8005b7e:	bf08      	it	eq
 8005b80:	f8c8 1000 	streq.w	r1, [r8]
 8005b84:	5162      	str	r2, [r4, r5]
 8005b86:	604b      	str	r3, [r1, #4]
 8005b88:	4638      	mov	r0, r7
 8005b8a:	f104 060b 	add.w	r6, r4, #11
 8005b8e:	f000 f829 	bl	8005be4 <__malloc_unlock>
 8005b92:	f026 0607 	bic.w	r6, r6, #7
 8005b96:	1d23      	adds	r3, r4, #4
 8005b98:	1af2      	subs	r2, r6, r3
 8005b9a:	d0ae      	beq.n	8005afa <_malloc_r+0x22>
 8005b9c:	1b9b      	subs	r3, r3, r6
 8005b9e:	50a3      	str	r3, [r4, r2]
 8005ba0:	e7ab      	b.n	8005afa <_malloc_r+0x22>
 8005ba2:	42a3      	cmp	r3, r4
 8005ba4:	6862      	ldr	r2, [r4, #4]
 8005ba6:	d1dd      	bne.n	8005b64 <_malloc_r+0x8c>
 8005ba8:	f8c8 2000 	str.w	r2, [r8]
 8005bac:	e7ec      	b.n	8005b88 <_malloc_r+0xb0>
 8005bae:	4623      	mov	r3, r4
 8005bb0:	6864      	ldr	r4, [r4, #4]
 8005bb2:	e7ac      	b.n	8005b0e <_malloc_r+0x36>
 8005bb4:	4634      	mov	r4, r6
 8005bb6:	6876      	ldr	r6, [r6, #4]
 8005bb8:	e7b4      	b.n	8005b24 <_malloc_r+0x4c>
 8005bba:	4613      	mov	r3, r2
 8005bbc:	e7cc      	b.n	8005b58 <_malloc_r+0x80>
 8005bbe:	230c      	movs	r3, #12
 8005bc0:	603b      	str	r3, [r7, #0]
 8005bc2:	4638      	mov	r0, r7
 8005bc4:	f000 f80e 	bl	8005be4 <__malloc_unlock>
 8005bc8:	e797      	b.n	8005afa <_malloc_r+0x22>
 8005bca:	6025      	str	r5, [r4, #0]
 8005bcc:	e7dc      	b.n	8005b88 <_malloc_r+0xb0>
 8005bce:	605b      	str	r3, [r3, #4]
 8005bd0:	deff      	udf	#255	; 0xff
 8005bd2:	bf00      	nop
 8005bd4:	200004dc 	.word	0x200004dc

08005bd8 <__malloc_lock>:
 8005bd8:	4801      	ldr	r0, [pc, #4]	; (8005be0 <__malloc_lock+0x8>)
 8005bda:	f7ff b90b 	b.w	8004df4 <__retarget_lock_acquire_recursive>
 8005bde:	bf00      	nop
 8005be0:	200004d8 	.word	0x200004d8

08005be4 <__malloc_unlock>:
 8005be4:	4801      	ldr	r0, [pc, #4]	; (8005bec <__malloc_unlock+0x8>)
 8005be6:	f7ff b906 	b.w	8004df6 <__retarget_lock_release_recursive>
 8005bea:	bf00      	nop
 8005bec:	200004d8 	.word	0x200004d8

08005bf0 <_Balloc>:
 8005bf0:	b570      	push	{r4, r5, r6, lr}
 8005bf2:	69c6      	ldr	r6, [r0, #28]
 8005bf4:	4604      	mov	r4, r0
 8005bf6:	460d      	mov	r5, r1
 8005bf8:	b976      	cbnz	r6, 8005c18 <_Balloc+0x28>
 8005bfa:	2010      	movs	r0, #16
 8005bfc:	f7ff ff44 	bl	8005a88 <malloc>
 8005c00:	4602      	mov	r2, r0
 8005c02:	61e0      	str	r0, [r4, #28]
 8005c04:	b920      	cbnz	r0, 8005c10 <_Balloc+0x20>
 8005c06:	4b18      	ldr	r3, [pc, #96]	; (8005c68 <_Balloc+0x78>)
 8005c08:	4818      	ldr	r0, [pc, #96]	; (8005c6c <_Balloc+0x7c>)
 8005c0a:	216b      	movs	r1, #107	; 0x6b
 8005c0c:	f001 fd48 	bl	80076a0 <__assert_func>
 8005c10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005c14:	6006      	str	r6, [r0, #0]
 8005c16:	60c6      	str	r6, [r0, #12]
 8005c18:	69e6      	ldr	r6, [r4, #28]
 8005c1a:	68f3      	ldr	r3, [r6, #12]
 8005c1c:	b183      	cbz	r3, 8005c40 <_Balloc+0x50>
 8005c1e:	69e3      	ldr	r3, [r4, #28]
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005c26:	b9b8      	cbnz	r0, 8005c58 <_Balloc+0x68>
 8005c28:	2101      	movs	r1, #1
 8005c2a:	fa01 f605 	lsl.w	r6, r1, r5
 8005c2e:	1d72      	adds	r2, r6, #5
 8005c30:	0092      	lsls	r2, r2, #2
 8005c32:	4620      	mov	r0, r4
 8005c34:	f001 fd52 	bl	80076dc <_calloc_r>
 8005c38:	b160      	cbz	r0, 8005c54 <_Balloc+0x64>
 8005c3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005c3e:	e00e      	b.n	8005c5e <_Balloc+0x6e>
 8005c40:	2221      	movs	r2, #33	; 0x21
 8005c42:	2104      	movs	r1, #4
 8005c44:	4620      	mov	r0, r4
 8005c46:	f001 fd49 	bl	80076dc <_calloc_r>
 8005c4a:	69e3      	ldr	r3, [r4, #28]
 8005c4c:	60f0      	str	r0, [r6, #12]
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d1e4      	bne.n	8005c1e <_Balloc+0x2e>
 8005c54:	2000      	movs	r0, #0
 8005c56:	bd70      	pop	{r4, r5, r6, pc}
 8005c58:	6802      	ldr	r2, [r0, #0]
 8005c5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005c5e:	2300      	movs	r3, #0
 8005c60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005c64:	e7f7      	b.n	8005c56 <_Balloc+0x66>
 8005c66:	bf00      	nop
 8005c68:	0800846e 	.word	0x0800846e
 8005c6c:	080084ee 	.word	0x080084ee

08005c70 <_Bfree>:
 8005c70:	b570      	push	{r4, r5, r6, lr}
 8005c72:	69c6      	ldr	r6, [r0, #28]
 8005c74:	4605      	mov	r5, r0
 8005c76:	460c      	mov	r4, r1
 8005c78:	b976      	cbnz	r6, 8005c98 <_Bfree+0x28>
 8005c7a:	2010      	movs	r0, #16
 8005c7c:	f7ff ff04 	bl	8005a88 <malloc>
 8005c80:	4602      	mov	r2, r0
 8005c82:	61e8      	str	r0, [r5, #28]
 8005c84:	b920      	cbnz	r0, 8005c90 <_Bfree+0x20>
 8005c86:	4b09      	ldr	r3, [pc, #36]	; (8005cac <_Bfree+0x3c>)
 8005c88:	4809      	ldr	r0, [pc, #36]	; (8005cb0 <_Bfree+0x40>)
 8005c8a:	218f      	movs	r1, #143	; 0x8f
 8005c8c:	f001 fd08 	bl	80076a0 <__assert_func>
 8005c90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005c94:	6006      	str	r6, [r0, #0]
 8005c96:	60c6      	str	r6, [r0, #12]
 8005c98:	b13c      	cbz	r4, 8005caa <_Bfree+0x3a>
 8005c9a:	69eb      	ldr	r3, [r5, #28]
 8005c9c:	6862      	ldr	r2, [r4, #4]
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ca4:	6021      	str	r1, [r4, #0]
 8005ca6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005caa:	bd70      	pop	{r4, r5, r6, pc}
 8005cac:	0800846e 	.word	0x0800846e
 8005cb0:	080084ee 	.word	0x080084ee

08005cb4 <__multadd>:
 8005cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cb8:	690d      	ldr	r5, [r1, #16]
 8005cba:	4607      	mov	r7, r0
 8005cbc:	460c      	mov	r4, r1
 8005cbe:	461e      	mov	r6, r3
 8005cc0:	f101 0c14 	add.w	ip, r1, #20
 8005cc4:	2000      	movs	r0, #0
 8005cc6:	f8dc 3000 	ldr.w	r3, [ip]
 8005cca:	b299      	uxth	r1, r3
 8005ccc:	fb02 6101 	mla	r1, r2, r1, r6
 8005cd0:	0c1e      	lsrs	r6, r3, #16
 8005cd2:	0c0b      	lsrs	r3, r1, #16
 8005cd4:	fb02 3306 	mla	r3, r2, r6, r3
 8005cd8:	b289      	uxth	r1, r1
 8005cda:	3001      	adds	r0, #1
 8005cdc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005ce0:	4285      	cmp	r5, r0
 8005ce2:	f84c 1b04 	str.w	r1, [ip], #4
 8005ce6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005cea:	dcec      	bgt.n	8005cc6 <__multadd+0x12>
 8005cec:	b30e      	cbz	r6, 8005d32 <__multadd+0x7e>
 8005cee:	68a3      	ldr	r3, [r4, #8]
 8005cf0:	42ab      	cmp	r3, r5
 8005cf2:	dc19      	bgt.n	8005d28 <__multadd+0x74>
 8005cf4:	6861      	ldr	r1, [r4, #4]
 8005cf6:	4638      	mov	r0, r7
 8005cf8:	3101      	adds	r1, #1
 8005cfa:	f7ff ff79 	bl	8005bf0 <_Balloc>
 8005cfe:	4680      	mov	r8, r0
 8005d00:	b928      	cbnz	r0, 8005d0e <__multadd+0x5a>
 8005d02:	4602      	mov	r2, r0
 8005d04:	4b0c      	ldr	r3, [pc, #48]	; (8005d38 <__multadd+0x84>)
 8005d06:	480d      	ldr	r0, [pc, #52]	; (8005d3c <__multadd+0x88>)
 8005d08:	21ba      	movs	r1, #186	; 0xba
 8005d0a:	f001 fcc9 	bl	80076a0 <__assert_func>
 8005d0e:	6922      	ldr	r2, [r4, #16]
 8005d10:	3202      	adds	r2, #2
 8005d12:	f104 010c 	add.w	r1, r4, #12
 8005d16:	0092      	lsls	r2, r2, #2
 8005d18:	300c      	adds	r0, #12
 8005d1a:	f001 fcab 	bl	8007674 <memcpy>
 8005d1e:	4621      	mov	r1, r4
 8005d20:	4638      	mov	r0, r7
 8005d22:	f7ff ffa5 	bl	8005c70 <_Bfree>
 8005d26:	4644      	mov	r4, r8
 8005d28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005d2c:	3501      	adds	r5, #1
 8005d2e:	615e      	str	r6, [r3, #20]
 8005d30:	6125      	str	r5, [r4, #16]
 8005d32:	4620      	mov	r0, r4
 8005d34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d38:	080084dd 	.word	0x080084dd
 8005d3c:	080084ee 	.word	0x080084ee

08005d40 <__s2b>:
 8005d40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d44:	460c      	mov	r4, r1
 8005d46:	4615      	mov	r5, r2
 8005d48:	461f      	mov	r7, r3
 8005d4a:	2209      	movs	r2, #9
 8005d4c:	3308      	adds	r3, #8
 8005d4e:	4606      	mov	r6, r0
 8005d50:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d54:	2100      	movs	r1, #0
 8005d56:	2201      	movs	r2, #1
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	db09      	blt.n	8005d70 <__s2b+0x30>
 8005d5c:	4630      	mov	r0, r6
 8005d5e:	f7ff ff47 	bl	8005bf0 <_Balloc>
 8005d62:	b940      	cbnz	r0, 8005d76 <__s2b+0x36>
 8005d64:	4602      	mov	r2, r0
 8005d66:	4b19      	ldr	r3, [pc, #100]	; (8005dcc <__s2b+0x8c>)
 8005d68:	4819      	ldr	r0, [pc, #100]	; (8005dd0 <__s2b+0x90>)
 8005d6a:	21d3      	movs	r1, #211	; 0xd3
 8005d6c:	f001 fc98 	bl	80076a0 <__assert_func>
 8005d70:	0052      	lsls	r2, r2, #1
 8005d72:	3101      	adds	r1, #1
 8005d74:	e7f0      	b.n	8005d58 <__s2b+0x18>
 8005d76:	9b08      	ldr	r3, [sp, #32]
 8005d78:	6143      	str	r3, [r0, #20]
 8005d7a:	2d09      	cmp	r5, #9
 8005d7c:	f04f 0301 	mov.w	r3, #1
 8005d80:	6103      	str	r3, [r0, #16]
 8005d82:	dd16      	ble.n	8005db2 <__s2b+0x72>
 8005d84:	f104 0909 	add.w	r9, r4, #9
 8005d88:	46c8      	mov	r8, r9
 8005d8a:	442c      	add	r4, r5
 8005d8c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005d90:	4601      	mov	r1, r0
 8005d92:	3b30      	subs	r3, #48	; 0x30
 8005d94:	220a      	movs	r2, #10
 8005d96:	4630      	mov	r0, r6
 8005d98:	f7ff ff8c 	bl	8005cb4 <__multadd>
 8005d9c:	45a0      	cmp	r8, r4
 8005d9e:	d1f5      	bne.n	8005d8c <__s2b+0x4c>
 8005da0:	f1a5 0408 	sub.w	r4, r5, #8
 8005da4:	444c      	add	r4, r9
 8005da6:	1b2d      	subs	r5, r5, r4
 8005da8:	1963      	adds	r3, r4, r5
 8005daa:	42bb      	cmp	r3, r7
 8005dac:	db04      	blt.n	8005db8 <__s2b+0x78>
 8005dae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005db2:	340a      	adds	r4, #10
 8005db4:	2509      	movs	r5, #9
 8005db6:	e7f6      	b.n	8005da6 <__s2b+0x66>
 8005db8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005dbc:	4601      	mov	r1, r0
 8005dbe:	3b30      	subs	r3, #48	; 0x30
 8005dc0:	220a      	movs	r2, #10
 8005dc2:	4630      	mov	r0, r6
 8005dc4:	f7ff ff76 	bl	8005cb4 <__multadd>
 8005dc8:	e7ee      	b.n	8005da8 <__s2b+0x68>
 8005dca:	bf00      	nop
 8005dcc:	080084dd 	.word	0x080084dd
 8005dd0:	080084ee 	.word	0x080084ee

08005dd4 <__hi0bits>:
 8005dd4:	0c03      	lsrs	r3, r0, #16
 8005dd6:	041b      	lsls	r3, r3, #16
 8005dd8:	b9d3      	cbnz	r3, 8005e10 <__hi0bits+0x3c>
 8005dda:	0400      	lsls	r0, r0, #16
 8005ddc:	2310      	movs	r3, #16
 8005dde:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005de2:	bf04      	itt	eq
 8005de4:	0200      	lsleq	r0, r0, #8
 8005de6:	3308      	addeq	r3, #8
 8005de8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005dec:	bf04      	itt	eq
 8005dee:	0100      	lsleq	r0, r0, #4
 8005df0:	3304      	addeq	r3, #4
 8005df2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005df6:	bf04      	itt	eq
 8005df8:	0080      	lsleq	r0, r0, #2
 8005dfa:	3302      	addeq	r3, #2
 8005dfc:	2800      	cmp	r0, #0
 8005dfe:	db05      	blt.n	8005e0c <__hi0bits+0x38>
 8005e00:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005e04:	f103 0301 	add.w	r3, r3, #1
 8005e08:	bf08      	it	eq
 8005e0a:	2320      	moveq	r3, #32
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	4770      	bx	lr
 8005e10:	2300      	movs	r3, #0
 8005e12:	e7e4      	b.n	8005dde <__hi0bits+0xa>

08005e14 <__lo0bits>:
 8005e14:	6803      	ldr	r3, [r0, #0]
 8005e16:	f013 0207 	ands.w	r2, r3, #7
 8005e1a:	d00c      	beq.n	8005e36 <__lo0bits+0x22>
 8005e1c:	07d9      	lsls	r1, r3, #31
 8005e1e:	d422      	bmi.n	8005e66 <__lo0bits+0x52>
 8005e20:	079a      	lsls	r2, r3, #30
 8005e22:	bf49      	itett	mi
 8005e24:	085b      	lsrmi	r3, r3, #1
 8005e26:	089b      	lsrpl	r3, r3, #2
 8005e28:	6003      	strmi	r3, [r0, #0]
 8005e2a:	2201      	movmi	r2, #1
 8005e2c:	bf5c      	itt	pl
 8005e2e:	6003      	strpl	r3, [r0, #0]
 8005e30:	2202      	movpl	r2, #2
 8005e32:	4610      	mov	r0, r2
 8005e34:	4770      	bx	lr
 8005e36:	b299      	uxth	r1, r3
 8005e38:	b909      	cbnz	r1, 8005e3e <__lo0bits+0x2a>
 8005e3a:	0c1b      	lsrs	r3, r3, #16
 8005e3c:	2210      	movs	r2, #16
 8005e3e:	b2d9      	uxtb	r1, r3
 8005e40:	b909      	cbnz	r1, 8005e46 <__lo0bits+0x32>
 8005e42:	3208      	adds	r2, #8
 8005e44:	0a1b      	lsrs	r3, r3, #8
 8005e46:	0719      	lsls	r1, r3, #28
 8005e48:	bf04      	itt	eq
 8005e4a:	091b      	lsreq	r3, r3, #4
 8005e4c:	3204      	addeq	r2, #4
 8005e4e:	0799      	lsls	r1, r3, #30
 8005e50:	bf04      	itt	eq
 8005e52:	089b      	lsreq	r3, r3, #2
 8005e54:	3202      	addeq	r2, #2
 8005e56:	07d9      	lsls	r1, r3, #31
 8005e58:	d403      	bmi.n	8005e62 <__lo0bits+0x4e>
 8005e5a:	085b      	lsrs	r3, r3, #1
 8005e5c:	f102 0201 	add.w	r2, r2, #1
 8005e60:	d003      	beq.n	8005e6a <__lo0bits+0x56>
 8005e62:	6003      	str	r3, [r0, #0]
 8005e64:	e7e5      	b.n	8005e32 <__lo0bits+0x1e>
 8005e66:	2200      	movs	r2, #0
 8005e68:	e7e3      	b.n	8005e32 <__lo0bits+0x1e>
 8005e6a:	2220      	movs	r2, #32
 8005e6c:	e7e1      	b.n	8005e32 <__lo0bits+0x1e>
	...

08005e70 <__i2b>:
 8005e70:	b510      	push	{r4, lr}
 8005e72:	460c      	mov	r4, r1
 8005e74:	2101      	movs	r1, #1
 8005e76:	f7ff febb 	bl	8005bf0 <_Balloc>
 8005e7a:	4602      	mov	r2, r0
 8005e7c:	b928      	cbnz	r0, 8005e8a <__i2b+0x1a>
 8005e7e:	4b05      	ldr	r3, [pc, #20]	; (8005e94 <__i2b+0x24>)
 8005e80:	4805      	ldr	r0, [pc, #20]	; (8005e98 <__i2b+0x28>)
 8005e82:	f240 1145 	movw	r1, #325	; 0x145
 8005e86:	f001 fc0b 	bl	80076a0 <__assert_func>
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	6144      	str	r4, [r0, #20]
 8005e8e:	6103      	str	r3, [r0, #16]
 8005e90:	bd10      	pop	{r4, pc}
 8005e92:	bf00      	nop
 8005e94:	080084dd 	.word	0x080084dd
 8005e98:	080084ee 	.word	0x080084ee

08005e9c <__multiply>:
 8005e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ea0:	4691      	mov	r9, r2
 8005ea2:	690a      	ldr	r2, [r1, #16]
 8005ea4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	bfb8      	it	lt
 8005eac:	460b      	movlt	r3, r1
 8005eae:	460c      	mov	r4, r1
 8005eb0:	bfbc      	itt	lt
 8005eb2:	464c      	movlt	r4, r9
 8005eb4:	4699      	movlt	r9, r3
 8005eb6:	6927      	ldr	r7, [r4, #16]
 8005eb8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005ebc:	68a3      	ldr	r3, [r4, #8]
 8005ebe:	6861      	ldr	r1, [r4, #4]
 8005ec0:	eb07 060a 	add.w	r6, r7, sl
 8005ec4:	42b3      	cmp	r3, r6
 8005ec6:	b085      	sub	sp, #20
 8005ec8:	bfb8      	it	lt
 8005eca:	3101      	addlt	r1, #1
 8005ecc:	f7ff fe90 	bl	8005bf0 <_Balloc>
 8005ed0:	b930      	cbnz	r0, 8005ee0 <__multiply+0x44>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	4b44      	ldr	r3, [pc, #272]	; (8005fe8 <__multiply+0x14c>)
 8005ed6:	4845      	ldr	r0, [pc, #276]	; (8005fec <__multiply+0x150>)
 8005ed8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8005edc:	f001 fbe0 	bl	80076a0 <__assert_func>
 8005ee0:	f100 0514 	add.w	r5, r0, #20
 8005ee4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005ee8:	462b      	mov	r3, r5
 8005eea:	2200      	movs	r2, #0
 8005eec:	4543      	cmp	r3, r8
 8005eee:	d321      	bcc.n	8005f34 <__multiply+0x98>
 8005ef0:	f104 0314 	add.w	r3, r4, #20
 8005ef4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005ef8:	f109 0314 	add.w	r3, r9, #20
 8005efc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005f00:	9202      	str	r2, [sp, #8]
 8005f02:	1b3a      	subs	r2, r7, r4
 8005f04:	3a15      	subs	r2, #21
 8005f06:	f022 0203 	bic.w	r2, r2, #3
 8005f0a:	3204      	adds	r2, #4
 8005f0c:	f104 0115 	add.w	r1, r4, #21
 8005f10:	428f      	cmp	r7, r1
 8005f12:	bf38      	it	cc
 8005f14:	2204      	movcc	r2, #4
 8005f16:	9201      	str	r2, [sp, #4]
 8005f18:	9a02      	ldr	r2, [sp, #8]
 8005f1a:	9303      	str	r3, [sp, #12]
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d80c      	bhi.n	8005f3a <__multiply+0x9e>
 8005f20:	2e00      	cmp	r6, #0
 8005f22:	dd03      	ble.n	8005f2c <__multiply+0x90>
 8005f24:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d05b      	beq.n	8005fe4 <__multiply+0x148>
 8005f2c:	6106      	str	r6, [r0, #16]
 8005f2e:	b005      	add	sp, #20
 8005f30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f34:	f843 2b04 	str.w	r2, [r3], #4
 8005f38:	e7d8      	b.n	8005eec <__multiply+0x50>
 8005f3a:	f8b3 a000 	ldrh.w	sl, [r3]
 8005f3e:	f1ba 0f00 	cmp.w	sl, #0
 8005f42:	d024      	beq.n	8005f8e <__multiply+0xf2>
 8005f44:	f104 0e14 	add.w	lr, r4, #20
 8005f48:	46a9      	mov	r9, r5
 8005f4a:	f04f 0c00 	mov.w	ip, #0
 8005f4e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005f52:	f8d9 1000 	ldr.w	r1, [r9]
 8005f56:	fa1f fb82 	uxth.w	fp, r2
 8005f5a:	b289      	uxth	r1, r1
 8005f5c:	fb0a 110b 	mla	r1, sl, fp, r1
 8005f60:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005f64:	f8d9 2000 	ldr.w	r2, [r9]
 8005f68:	4461      	add	r1, ip
 8005f6a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005f6e:	fb0a c20b 	mla	r2, sl, fp, ip
 8005f72:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005f76:	b289      	uxth	r1, r1
 8005f78:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005f7c:	4577      	cmp	r7, lr
 8005f7e:	f849 1b04 	str.w	r1, [r9], #4
 8005f82:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005f86:	d8e2      	bhi.n	8005f4e <__multiply+0xb2>
 8005f88:	9a01      	ldr	r2, [sp, #4]
 8005f8a:	f845 c002 	str.w	ip, [r5, r2]
 8005f8e:	9a03      	ldr	r2, [sp, #12]
 8005f90:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005f94:	3304      	adds	r3, #4
 8005f96:	f1b9 0f00 	cmp.w	r9, #0
 8005f9a:	d021      	beq.n	8005fe0 <__multiply+0x144>
 8005f9c:	6829      	ldr	r1, [r5, #0]
 8005f9e:	f104 0c14 	add.w	ip, r4, #20
 8005fa2:	46ae      	mov	lr, r5
 8005fa4:	f04f 0a00 	mov.w	sl, #0
 8005fa8:	f8bc b000 	ldrh.w	fp, [ip]
 8005fac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005fb0:	fb09 220b 	mla	r2, r9, fp, r2
 8005fb4:	4452      	add	r2, sl
 8005fb6:	b289      	uxth	r1, r1
 8005fb8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005fbc:	f84e 1b04 	str.w	r1, [lr], #4
 8005fc0:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005fc4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005fc8:	f8be 1000 	ldrh.w	r1, [lr]
 8005fcc:	fb09 110a 	mla	r1, r9, sl, r1
 8005fd0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8005fd4:	4567      	cmp	r7, ip
 8005fd6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005fda:	d8e5      	bhi.n	8005fa8 <__multiply+0x10c>
 8005fdc:	9a01      	ldr	r2, [sp, #4]
 8005fde:	50a9      	str	r1, [r5, r2]
 8005fe0:	3504      	adds	r5, #4
 8005fe2:	e799      	b.n	8005f18 <__multiply+0x7c>
 8005fe4:	3e01      	subs	r6, #1
 8005fe6:	e79b      	b.n	8005f20 <__multiply+0x84>
 8005fe8:	080084dd 	.word	0x080084dd
 8005fec:	080084ee 	.word	0x080084ee

08005ff0 <__pow5mult>:
 8005ff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ff4:	4615      	mov	r5, r2
 8005ff6:	f012 0203 	ands.w	r2, r2, #3
 8005ffa:	4606      	mov	r6, r0
 8005ffc:	460f      	mov	r7, r1
 8005ffe:	d007      	beq.n	8006010 <__pow5mult+0x20>
 8006000:	4c25      	ldr	r4, [pc, #148]	; (8006098 <__pow5mult+0xa8>)
 8006002:	3a01      	subs	r2, #1
 8006004:	2300      	movs	r3, #0
 8006006:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800600a:	f7ff fe53 	bl	8005cb4 <__multadd>
 800600e:	4607      	mov	r7, r0
 8006010:	10ad      	asrs	r5, r5, #2
 8006012:	d03d      	beq.n	8006090 <__pow5mult+0xa0>
 8006014:	69f4      	ldr	r4, [r6, #28]
 8006016:	b97c      	cbnz	r4, 8006038 <__pow5mult+0x48>
 8006018:	2010      	movs	r0, #16
 800601a:	f7ff fd35 	bl	8005a88 <malloc>
 800601e:	4602      	mov	r2, r0
 8006020:	61f0      	str	r0, [r6, #28]
 8006022:	b928      	cbnz	r0, 8006030 <__pow5mult+0x40>
 8006024:	4b1d      	ldr	r3, [pc, #116]	; (800609c <__pow5mult+0xac>)
 8006026:	481e      	ldr	r0, [pc, #120]	; (80060a0 <__pow5mult+0xb0>)
 8006028:	f240 11b3 	movw	r1, #435	; 0x1b3
 800602c:	f001 fb38 	bl	80076a0 <__assert_func>
 8006030:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006034:	6004      	str	r4, [r0, #0]
 8006036:	60c4      	str	r4, [r0, #12]
 8006038:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800603c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006040:	b94c      	cbnz	r4, 8006056 <__pow5mult+0x66>
 8006042:	f240 2171 	movw	r1, #625	; 0x271
 8006046:	4630      	mov	r0, r6
 8006048:	f7ff ff12 	bl	8005e70 <__i2b>
 800604c:	2300      	movs	r3, #0
 800604e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006052:	4604      	mov	r4, r0
 8006054:	6003      	str	r3, [r0, #0]
 8006056:	f04f 0900 	mov.w	r9, #0
 800605a:	07eb      	lsls	r3, r5, #31
 800605c:	d50a      	bpl.n	8006074 <__pow5mult+0x84>
 800605e:	4639      	mov	r1, r7
 8006060:	4622      	mov	r2, r4
 8006062:	4630      	mov	r0, r6
 8006064:	f7ff ff1a 	bl	8005e9c <__multiply>
 8006068:	4639      	mov	r1, r7
 800606a:	4680      	mov	r8, r0
 800606c:	4630      	mov	r0, r6
 800606e:	f7ff fdff 	bl	8005c70 <_Bfree>
 8006072:	4647      	mov	r7, r8
 8006074:	106d      	asrs	r5, r5, #1
 8006076:	d00b      	beq.n	8006090 <__pow5mult+0xa0>
 8006078:	6820      	ldr	r0, [r4, #0]
 800607a:	b938      	cbnz	r0, 800608c <__pow5mult+0x9c>
 800607c:	4622      	mov	r2, r4
 800607e:	4621      	mov	r1, r4
 8006080:	4630      	mov	r0, r6
 8006082:	f7ff ff0b 	bl	8005e9c <__multiply>
 8006086:	6020      	str	r0, [r4, #0]
 8006088:	f8c0 9000 	str.w	r9, [r0]
 800608c:	4604      	mov	r4, r0
 800608e:	e7e4      	b.n	800605a <__pow5mult+0x6a>
 8006090:	4638      	mov	r0, r7
 8006092:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006096:	bf00      	nop
 8006098:	08008638 	.word	0x08008638
 800609c:	0800846e 	.word	0x0800846e
 80060a0:	080084ee 	.word	0x080084ee

080060a4 <__lshift>:
 80060a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060a8:	460c      	mov	r4, r1
 80060aa:	6849      	ldr	r1, [r1, #4]
 80060ac:	6923      	ldr	r3, [r4, #16]
 80060ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80060b2:	68a3      	ldr	r3, [r4, #8]
 80060b4:	4607      	mov	r7, r0
 80060b6:	4691      	mov	r9, r2
 80060b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80060bc:	f108 0601 	add.w	r6, r8, #1
 80060c0:	42b3      	cmp	r3, r6
 80060c2:	db0b      	blt.n	80060dc <__lshift+0x38>
 80060c4:	4638      	mov	r0, r7
 80060c6:	f7ff fd93 	bl	8005bf0 <_Balloc>
 80060ca:	4605      	mov	r5, r0
 80060cc:	b948      	cbnz	r0, 80060e2 <__lshift+0x3e>
 80060ce:	4602      	mov	r2, r0
 80060d0:	4b28      	ldr	r3, [pc, #160]	; (8006174 <__lshift+0xd0>)
 80060d2:	4829      	ldr	r0, [pc, #164]	; (8006178 <__lshift+0xd4>)
 80060d4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80060d8:	f001 fae2 	bl	80076a0 <__assert_func>
 80060dc:	3101      	adds	r1, #1
 80060de:	005b      	lsls	r3, r3, #1
 80060e0:	e7ee      	b.n	80060c0 <__lshift+0x1c>
 80060e2:	2300      	movs	r3, #0
 80060e4:	f100 0114 	add.w	r1, r0, #20
 80060e8:	f100 0210 	add.w	r2, r0, #16
 80060ec:	4618      	mov	r0, r3
 80060ee:	4553      	cmp	r3, sl
 80060f0:	db33      	blt.n	800615a <__lshift+0xb6>
 80060f2:	6920      	ldr	r0, [r4, #16]
 80060f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80060f8:	f104 0314 	add.w	r3, r4, #20
 80060fc:	f019 091f 	ands.w	r9, r9, #31
 8006100:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006104:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006108:	d02b      	beq.n	8006162 <__lshift+0xbe>
 800610a:	f1c9 0e20 	rsb	lr, r9, #32
 800610e:	468a      	mov	sl, r1
 8006110:	2200      	movs	r2, #0
 8006112:	6818      	ldr	r0, [r3, #0]
 8006114:	fa00 f009 	lsl.w	r0, r0, r9
 8006118:	4310      	orrs	r0, r2
 800611a:	f84a 0b04 	str.w	r0, [sl], #4
 800611e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006122:	459c      	cmp	ip, r3
 8006124:	fa22 f20e 	lsr.w	r2, r2, lr
 8006128:	d8f3      	bhi.n	8006112 <__lshift+0x6e>
 800612a:	ebac 0304 	sub.w	r3, ip, r4
 800612e:	3b15      	subs	r3, #21
 8006130:	f023 0303 	bic.w	r3, r3, #3
 8006134:	3304      	adds	r3, #4
 8006136:	f104 0015 	add.w	r0, r4, #21
 800613a:	4584      	cmp	ip, r0
 800613c:	bf38      	it	cc
 800613e:	2304      	movcc	r3, #4
 8006140:	50ca      	str	r2, [r1, r3]
 8006142:	b10a      	cbz	r2, 8006148 <__lshift+0xa4>
 8006144:	f108 0602 	add.w	r6, r8, #2
 8006148:	3e01      	subs	r6, #1
 800614a:	4638      	mov	r0, r7
 800614c:	612e      	str	r6, [r5, #16]
 800614e:	4621      	mov	r1, r4
 8006150:	f7ff fd8e 	bl	8005c70 <_Bfree>
 8006154:	4628      	mov	r0, r5
 8006156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800615a:	f842 0f04 	str.w	r0, [r2, #4]!
 800615e:	3301      	adds	r3, #1
 8006160:	e7c5      	b.n	80060ee <__lshift+0x4a>
 8006162:	3904      	subs	r1, #4
 8006164:	f853 2b04 	ldr.w	r2, [r3], #4
 8006168:	f841 2f04 	str.w	r2, [r1, #4]!
 800616c:	459c      	cmp	ip, r3
 800616e:	d8f9      	bhi.n	8006164 <__lshift+0xc0>
 8006170:	e7ea      	b.n	8006148 <__lshift+0xa4>
 8006172:	bf00      	nop
 8006174:	080084dd 	.word	0x080084dd
 8006178:	080084ee 	.word	0x080084ee

0800617c <__mcmp>:
 800617c:	b530      	push	{r4, r5, lr}
 800617e:	6902      	ldr	r2, [r0, #16]
 8006180:	690c      	ldr	r4, [r1, #16]
 8006182:	1b12      	subs	r2, r2, r4
 8006184:	d10e      	bne.n	80061a4 <__mcmp+0x28>
 8006186:	f100 0314 	add.w	r3, r0, #20
 800618a:	3114      	adds	r1, #20
 800618c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006190:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006194:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006198:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800619c:	42a5      	cmp	r5, r4
 800619e:	d003      	beq.n	80061a8 <__mcmp+0x2c>
 80061a0:	d305      	bcc.n	80061ae <__mcmp+0x32>
 80061a2:	2201      	movs	r2, #1
 80061a4:	4610      	mov	r0, r2
 80061a6:	bd30      	pop	{r4, r5, pc}
 80061a8:	4283      	cmp	r3, r0
 80061aa:	d3f3      	bcc.n	8006194 <__mcmp+0x18>
 80061ac:	e7fa      	b.n	80061a4 <__mcmp+0x28>
 80061ae:	f04f 32ff 	mov.w	r2, #4294967295
 80061b2:	e7f7      	b.n	80061a4 <__mcmp+0x28>

080061b4 <__mdiff>:
 80061b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061b8:	460c      	mov	r4, r1
 80061ba:	4606      	mov	r6, r0
 80061bc:	4611      	mov	r1, r2
 80061be:	4620      	mov	r0, r4
 80061c0:	4690      	mov	r8, r2
 80061c2:	f7ff ffdb 	bl	800617c <__mcmp>
 80061c6:	1e05      	subs	r5, r0, #0
 80061c8:	d110      	bne.n	80061ec <__mdiff+0x38>
 80061ca:	4629      	mov	r1, r5
 80061cc:	4630      	mov	r0, r6
 80061ce:	f7ff fd0f 	bl	8005bf0 <_Balloc>
 80061d2:	b930      	cbnz	r0, 80061e2 <__mdiff+0x2e>
 80061d4:	4b3a      	ldr	r3, [pc, #232]	; (80062c0 <__mdiff+0x10c>)
 80061d6:	4602      	mov	r2, r0
 80061d8:	f240 2137 	movw	r1, #567	; 0x237
 80061dc:	4839      	ldr	r0, [pc, #228]	; (80062c4 <__mdiff+0x110>)
 80061de:	f001 fa5f 	bl	80076a0 <__assert_func>
 80061e2:	2301      	movs	r3, #1
 80061e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80061e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061ec:	bfa4      	itt	ge
 80061ee:	4643      	movge	r3, r8
 80061f0:	46a0      	movge	r8, r4
 80061f2:	4630      	mov	r0, r6
 80061f4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80061f8:	bfa6      	itte	ge
 80061fa:	461c      	movge	r4, r3
 80061fc:	2500      	movge	r5, #0
 80061fe:	2501      	movlt	r5, #1
 8006200:	f7ff fcf6 	bl	8005bf0 <_Balloc>
 8006204:	b920      	cbnz	r0, 8006210 <__mdiff+0x5c>
 8006206:	4b2e      	ldr	r3, [pc, #184]	; (80062c0 <__mdiff+0x10c>)
 8006208:	4602      	mov	r2, r0
 800620a:	f240 2145 	movw	r1, #581	; 0x245
 800620e:	e7e5      	b.n	80061dc <__mdiff+0x28>
 8006210:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006214:	6926      	ldr	r6, [r4, #16]
 8006216:	60c5      	str	r5, [r0, #12]
 8006218:	f104 0914 	add.w	r9, r4, #20
 800621c:	f108 0514 	add.w	r5, r8, #20
 8006220:	f100 0e14 	add.w	lr, r0, #20
 8006224:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006228:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800622c:	f108 0210 	add.w	r2, r8, #16
 8006230:	46f2      	mov	sl, lr
 8006232:	2100      	movs	r1, #0
 8006234:	f859 3b04 	ldr.w	r3, [r9], #4
 8006238:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800623c:	fa11 f88b 	uxtah	r8, r1, fp
 8006240:	b299      	uxth	r1, r3
 8006242:	0c1b      	lsrs	r3, r3, #16
 8006244:	eba8 0801 	sub.w	r8, r8, r1
 8006248:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800624c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006250:	fa1f f888 	uxth.w	r8, r8
 8006254:	1419      	asrs	r1, r3, #16
 8006256:	454e      	cmp	r6, r9
 8006258:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800625c:	f84a 3b04 	str.w	r3, [sl], #4
 8006260:	d8e8      	bhi.n	8006234 <__mdiff+0x80>
 8006262:	1b33      	subs	r3, r6, r4
 8006264:	3b15      	subs	r3, #21
 8006266:	f023 0303 	bic.w	r3, r3, #3
 800626a:	3304      	adds	r3, #4
 800626c:	3415      	adds	r4, #21
 800626e:	42a6      	cmp	r6, r4
 8006270:	bf38      	it	cc
 8006272:	2304      	movcc	r3, #4
 8006274:	441d      	add	r5, r3
 8006276:	4473      	add	r3, lr
 8006278:	469e      	mov	lr, r3
 800627a:	462e      	mov	r6, r5
 800627c:	4566      	cmp	r6, ip
 800627e:	d30e      	bcc.n	800629e <__mdiff+0xea>
 8006280:	f10c 0203 	add.w	r2, ip, #3
 8006284:	1b52      	subs	r2, r2, r5
 8006286:	f022 0203 	bic.w	r2, r2, #3
 800628a:	3d03      	subs	r5, #3
 800628c:	45ac      	cmp	ip, r5
 800628e:	bf38      	it	cc
 8006290:	2200      	movcc	r2, #0
 8006292:	4413      	add	r3, r2
 8006294:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006298:	b17a      	cbz	r2, 80062ba <__mdiff+0x106>
 800629a:	6107      	str	r7, [r0, #16]
 800629c:	e7a4      	b.n	80061e8 <__mdiff+0x34>
 800629e:	f856 8b04 	ldr.w	r8, [r6], #4
 80062a2:	fa11 f288 	uxtah	r2, r1, r8
 80062a6:	1414      	asrs	r4, r2, #16
 80062a8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80062ac:	b292      	uxth	r2, r2
 80062ae:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80062b2:	f84e 2b04 	str.w	r2, [lr], #4
 80062b6:	1421      	asrs	r1, r4, #16
 80062b8:	e7e0      	b.n	800627c <__mdiff+0xc8>
 80062ba:	3f01      	subs	r7, #1
 80062bc:	e7ea      	b.n	8006294 <__mdiff+0xe0>
 80062be:	bf00      	nop
 80062c0:	080084dd 	.word	0x080084dd
 80062c4:	080084ee 	.word	0x080084ee

080062c8 <__ulp>:
 80062c8:	b082      	sub	sp, #8
 80062ca:	ed8d 0b00 	vstr	d0, [sp]
 80062ce:	9a01      	ldr	r2, [sp, #4]
 80062d0:	4b0f      	ldr	r3, [pc, #60]	; (8006310 <__ulp+0x48>)
 80062d2:	4013      	ands	r3, r2
 80062d4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80062d8:	2b00      	cmp	r3, #0
 80062da:	dc08      	bgt.n	80062ee <__ulp+0x26>
 80062dc:	425b      	negs	r3, r3
 80062de:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80062e2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80062e6:	da04      	bge.n	80062f2 <__ulp+0x2a>
 80062e8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80062ec:	4113      	asrs	r3, r2
 80062ee:	2200      	movs	r2, #0
 80062f0:	e008      	b.n	8006304 <__ulp+0x3c>
 80062f2:	f1a2 0314 	sub.w	r3, r2, #20
 80062f6:	2b1e      	cmp	r3, #30
 80062f8:	bfda      	itte	le
 80062fa:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80062fe:	40da      	lsrle	r2, r3
 8006300:	2201      	movgt	r2, #1
 8006302:	2300      	movs	r3, #0
 8006304:	4619      	mov	r1, r3
 8006306:	4610      	mov	r0, r2
 8006308:	ec41 0b10 	vmov	d0, r0, r1
 800630c:	b002      	add	sp, #8
 800630e:	4770      	bx	lr
 8006310:	7ff00000 	.word	0x7ff00000

08006314 <__b2d>:
 8006314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006318:	6906      	ldr	r6, [r0, #16]
 800631a:	f100 0814 	add.w	r8, r0, #20
 800631e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006322:	1f37      	subs	r7, r6, #4
 8006324:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006328:	4610      	mov	r0, r2
 800632a:	f7ff fd53 	bl	8005dd4 <__hi0bits>
 800632e:	f1c0 0320 	rsb	r3, r0, #32
 8006332:	280a      	cmp	r0, #10
 8006334:	600b      	str	r3, [r1, #0]
 8006336:	491b      	ldr	r1, [pc, #108]	; (80063a4 <__b2d+0x90>)
 8006338:	dc15      	bgt.n	8006366 <__b2d+0x52>
 800633a:	f1c0 0c0b 	rsb	ip, r0, #11
 800633e:	fa22 f30c 	lsr.w	r3, r2, ip
 8006342:	45b8      	cmp	r8, r7
 8006344:	ea43 0501 	orr.w	r5, r3, r1
 8006348:	bf34      	ite	cc
 800634a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800634e:	2300      	movcs	r3, #0
 8006350:	3015      	adds	r0, #21
 8006352:	fa02 f000 	lsl.w	r0, r2, r0
 8006356:	fa23 f30c 	lsr.w	r3, r3, ip
 800635a:	4303      	orrs	r3, r0
 800635c:	461c      	mov	r4, r3
 800635e:	ec45 4b10 	vmov	d0, r4, r5
 8006362:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006366:	45b8      	cmp	r8, r7
 8006368:	bf3a      	itte	cc
 800636a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800636e:	f1a6 0708 	subcc.w	r7, r6, #8
 8006372:	2300      	movcs	r3, #0
 8006374:	380b      	subs	r0, #11
 8006376:	d012      	beq.n	800639e <__b2d+0x8a>
 8006378:	f1c0 0120 	rsb	r1, r0, #32
 800637c:	fa23 f401 	lsr.w	r4, r3, r1
 8006380:	4082      	lsls	r2, r0
 8006382:	4322      	orrs	r2, r4
 8006384:	4547      	cmp	r7, r8
 8006386:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800638a:	bf8c      	ite	hi
 800638c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006390:	2200      	movls	r2, #0
 8006392:	4083      	lsls	r3, r0
 8006394:	40ca      	lsrs	r2, r1
 8006396:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800639a:	4313      	orrs	r3, r2
 800639c:	e7de      	b.n	800635c <__b2d+0x48>
 800639e:	ea42 0501 	orr.w	r5, r2, r1
 80063a2:	e7db      	b.n	800635c <__b2d+0x48>
 80063a4:	3ff00000 	.word	0x3ff00000

080063a8 <__d2b>:
 80063a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80063ac:	460f      	mov	r7, r1
 80063ae:	2101      	movs	r1, #1
 80063b0:	ec59 8b10 	vmov	r8, r9, d0
 80063b4:	4616      	mov	r6, r2
 80063b6:	f7ff fc1b 	bl	8005bf0 <_Balloc>
 80063ba:	4604      	mov	r4, r0
 80063bc:	b930      	cbnz	r0, 80063cc <__d2b+0x24>
 80063be:	4602      	mov	r2, r0
 80063c0:	4b24      	ldr	r3, [pc, #144]	; (8006454 <__d2b+0xac>)
 80063c2:	4825      	ldr	r0, [pc, #148]	; (8006458 <__d2b+0xb0>)
 80063c4:	f240 310f 	movw	r1, #783	; 0x30f
 80063c8:	f001 f96a 	bl	80076a0 <__assert_func>
 80063cc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80063d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80063d4:	bb2d      	cbnz	r5, 8006422 <__d2b+0x7a>
 80063d6:	9301      	str	r3, [sp, #4]
 80063d8:	f1b8 0300 	subs.w	r3, r8, #0
 80063dc:	d026      	beq.n	800642c <__d2b+0x84>
 80063de:	4668      	mov	r0, sp
 80063e0:	9300      	str	r3, [sp, #0]
 80063e2:	f7ff fd17 	bl	8005e14 <__lo0bits>
 80063e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80063ea:	b1e8      	cbz	r0, 8006428 <__d2b+0x80>
 80063ec:	f1c0 0320 	rsb	r3, r0, #32
 80063f0:	fa02 f303 	lsl.w	r3, r2, r3
 80063f4:	430b      	orrs	r3, r1
 80063f6:	40c2      	lsrs	r2, r0
 80063f8:	6163      	str	r3, [r4, #20]
 80063fa:	9201      	str	r2, [sp, #4]
 80063fc:	9b01      	ldr	r3, [sp, #4]
 80063fe:	61a3      	str	r3, [r4, #24]
 8006400:	2b00      	cmp	r3, #0
 8006402:	bf14      	ite	ne
 8006404:	2202      	movne	r2, #2
 8006406:	2201      	moveq	r2, #1
 8006408:	6122      	str	r2, [r4, #16]
 800640a:	b1bd      	cbz	r5, 800643c <__d2b+0x94>
 800640c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006410:	4405      	add	r5, r0
 8006412:	603d      	str	r5, [r7, #0]
 8006414:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006418:	6030      	str	r0, [r6, #0]
 800641a:	4620      	mov	r0, r4
 800641c:	b003      	add	sp, #12
 800641e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006422:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006426:	e7d6      	b.n	80063d6 <__d2b+0x2e>
 8006428:	6161      	str	r1, [r4, #20]
 800642a:	e7e7      	b.n	80063fc <__d2b+0x54>
 800642c:	a801      	add	r0, sp, #4
 800642e:	f7ff fcf1 	bl	8005e14 <__lo0bits>
 8006432:	9b01      	ldr	r3, [sp, #4]
 8006434:	6163      	str	r3, [r4, #20]
 8006436:	3020      	adds	r0, #32
 8006438:	2201      	movs	r2, #1
 800643a:	e7e5      	b.n	8006408 <__d2b+0x60>
 800643c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006440:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006444:	6038      	str	r0, [r7, #0]
 8006446:	6918      	ldr	r0, [r3, #16]
 8006448:	f7ff fcc4 	bl	8005dd4 <__hi0bits>
 800644c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006450:	e7e2      	b.n	8006418 <__d2b+0x70>
 8006452:	bf00      	nop
 8006454:	080084dd 	.word	0x080084dd
 8006458:	080084ee 	.word	0x080084ee

0800645c <__ratio>:
 800645c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006460:	4688      	mov	r8, r1
 8006462:	4669      	mov	r1, sp
 8006464:	4681      	mov	r9, r0
 8006466:	f7ff ff55 	bl	8006314 <__b2d>
 800646a:	a901      	add	r1, sp, #4
 800646c:	4640      	mov	r0, r8
 800646e:	ec55 4b10 	vmov	r4, r5, d0
 8006472:	ee10 aa10 	vmov	sl, s0
 8006476:	f7ff ff4d 	bl	8006314 <__b2d>
 800647a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800647e:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8006482:	1ad2      	subs	r2, r2, r3
 8006484:	e9dd 3100 	ldrd	r3, r1, [sp]
 8006488:	1a5b      	subs	r3, r3, r1
 800648a:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800648e:	ec57 6b10 	vmov	r6, r7, d0
 8006492:	2b00      	cmp	r3, #0
 8006494:	bfd6      	itet	le
 8006496:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800649a:	462a      	movgt	r2, r5
 800649c:	463a      	movle	r2, r7
 800649e:	46ab      	mov	fp, r5
 80064a0:	bfd6      	itet	le
 80064a2:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 80064a6:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80064aa:	ee00 3a90 	vmovle	s1, r3
 80064ae:	ec4b ab17 	vmov	d7, sl, fp
 80064b2:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80064b6:	b003      	add	sp, #12
 80064b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080064bc <__copybits>:
 80064bc:	3901      	subs	r1, #1
 80064be:	b570      	push	{r4, r5, r6, lr}
 80064c0:	1149      	asrs	r1, r1, #5
 80064c2:	6914      	ldr	r4, [r2, #16]
 80064c4:	3101      	adds	r1, #1
 80064c6:	f102 0314 	add.w	r3, r2, #20
 80064ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80064ce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80064d2:	1f05      	subs	r5, r0, #4
 80064d4:	42a3      	cmp	r3, r4
 80064d6:	d30c      	bcc.n	80064f2 <__copybits+0x36>
 80064d8:	1aa3      	subs	r3, r4, r2
 80064da:	3b11      	subs	r3, #17
 80064dc:	f023 0303 	bic.w	r3, r3, #3
 80064e0:	3211      	adds	r2, #17
 80064e2:	42a2      	cmp	r2, r4
 80064e4:	bf88      	it	hi
 80064e6:	2300      	movhi	r3, #0
 80064e8:	4418      	add	r0, r3
 80064ea:	2300      	movs	r3, #0
 80064ec:	4288      	cmp	r0, r1
 80064ee:	d305      	bcc.n	80064fc <__copybits+0x40>
 80064f0:	bd70      	pop	{r4, r5, r6, pc}
 80064f2:	f853 6b04 	ldr.w	r6, [r3], #4
 80064f6:	f845 6f04 	str.w	r6, [r5, #4]!
 80064fa:	e7eb      	b.n	80064d4 <__copybits+0x18>
 80064fc:	f840 3b04 	str.w	r3, [r0], #4
 8006500:	e7f4      	b.n	80064ec <__copybits+0x30>

08006502 <__any_on>:
 8006502:	f100 0214 	add.w	r2, r0, #20
 8006506:	6900      	ldr	r0, [r0, #16]
 8006508:	114b      	asrs	r3, r1, #5
 800650a:	4298      	cmp	r0, r3
 800650c:	b510      	push	{r4, lr}
 800650e:	db11      	blt.n	8006534 <__any_on+0x32>
 8006510:	dd0a      	ble.n	8006528 <__any_on+0x26>
 8006512:	f011 011f 	ands.w	r1, r1, #31
 8006516:	d007      	beq.n	8006528 <__any_on+0x26>
 8006518:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800651c:	fa24 f001 	lsr.w	r0, r4, r1
 8006520:	fa00 f101 	lsl.w	r1, r0, r1
 8006524:	428c      	cmp	r4, r1
 8006526:	d10b      	bne.n	8006540 <__any_on+0x3e>
 8006528:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800652c:	4293      	cmp	r3, r2
 800652e:	d803      	bhi.n	8006538 <__any_on+0x36>
 8006530:	2000      	movs	r0, #0
 8006532:	bd10      	pop	{r4, pc}
 8006534:	4603      	mov	r3, r0
 8006536:	e7f7      	b.n	8006528 <__any_on+0x26>
 8006538:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800653c:	2900      	cmp	r1, #0
 800653e:	d0f5      	beq.n	800652c <__any_on+0x2a>
 8006540:	2001      	movs	r0, #1
 8006542:	e7f6      	b.n	8006532 <__any_on+0x30>

08006544 <sulp>:
 8006544:	b570      	push	{r4, r5, r6, lr}
 8006546:	4604      	mov	r4, r0
 8006548:	460d      	mov	r5, r1
 800654a:	4616      	mov	r6, r2
 800654c:	ec45 4b10 	vmov	d0, r4, r5
 8006550:	f7ff feba 	bl	80062c8 <__ulp>
 8006554:	b17e      	cbz	r6, 8006576 <sulp+0x32>
 8006556:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800655a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800655e:	2b00      	cmp	r3, #0
 8006560:	dd09      	ble.n	8006576 <sulp+0x32>
 8006562:	051b      	lsls	r3, r3, #20
 8006564:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8006568:	2000      	movs	r0, #0
 800656a:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800656e:	ec41 0b17 	vmov	d7, r0, r1
 8006572:	ee20 0b07 	vmul.f64	d0, d0, d7
 8006576:	bd70      	pop	{r4, r5, r6, pc}

08006578 <_strtod_l>:
 8006578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800657c:	ed2d 8b0e 	vpush	{d8-d14}
 8006580:	b097      	sub	sp, #92	; 0x5c
 8006582:	4604      	mov	r4, r0
 8006584:	920d      	str	r2, [sp, #52]	; 0x34
 8006586:	2200      	movs	r2, #0
 8006588:	9212      	str	r2, [sp, #72]	; 0x48
 800658a:	468a      	mov	sl, r1
 800658c:	f04f 0800 	mov.w	r8, #0
 8006590:	f04f 0900 	mov.w	r9, #0
 8006594:	460a      	mov	r2, r1
 8006596:	9211      	str	r2, [sp, #68]	; 0x44
 8006598:	7811      	ldrb	r1, [r2, #0]
 800659a:	292b      	cmp	r1, #43	; 0x2b
 800659c:	d04c      	beq.n	8006638 <_strtod_l+0xc0>
 800659e:	d839      	bhi.n	8006614 <_strtod_l+0x9c>
 80065a0:	290d      	cmp	r1, #13
 80065a2:	d833      	bhi.n	800660c <_strtod_l+0x94>
 80065a4:	2908      	cmp	r1, #8
 80065a6:	d833      	bhi.n	8006610 <_strtod_l+0x98>
 80065a8:	2900      	cmp	r1, #0
 80065aa:	d03c      	beq.n	8006626 <_strtod_l+0xae>
 80065ac:	2200      	movs	r2, #0
 80065ae:	9208      	str	r2, [sp, #32]
 80065b0:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80065b2:	7832      	ldrb	r2, [r6, #0]
 80065b4:	2a30      	cmp	r2, #48	; 0x30
 80065b6:	f040 80b8 	bne.w	800672a <_strtod_l+0x1b2>
 80065ba:	7872      	ldrb	r2, [r6, #1]
 80065bc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80065c0:	2a58      	cmp	r2, #88	; 0x58
 80065c2:	d170      	bne.n	80066a6 <_strtod_l+0x12e>
 80065c4:	9302      	str	r3, [sp, #8]
 80065c6:	9b08      	ldr	r3, [sp, #32]
 80065c8:	9301      	str	r3, [sp, #4]
 80065ca:	ab12      	add	r3, sp, #72	; 0x48
 80065cc:	9300      	str	r3, [sp, #0]
 80065ce:	4a91      	ldr	r2, [pc, #580]	; (8006814 <_strtod_l+0x29c>)
 80065d0:	ab13      	add	r3, sp, #76	; 0x4c
 80065d2:	a911      	add	r1, sp, #68	; 0x44
 80065d4:	4620      	mov	r0, r4
 80065d6:	f001 f8ff 	bl	80077d8 <__gethex>
 80065da:	f010 070f 	ands.w	r7, r0, #15
 80065de:	4605      	mov	r5, r0
 80065e0:	d005      	beq.n	80065ee <_strtod_l+0x76>
 80065e2:	2f06      	cmp	r7, #6
 80065e4:	d12a      	bne.n	800663c <_strtod_l+0xc4>
 80065e6:	3601      	adds	r6, #1
 80065e8:	2300      	movs	r3, #0
 80065ea:	9611      	str	r6, [sp, #68]	; 0x44
 80065ec:	9308      	str	r3, [sp, #32]
 80065ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	f040 8555 	bne.w	80070a0 <_strtod_l+0xb28>
 80065f6:	9b08      	ldr	r3, [sp, #32]
 80065f8:	ec49 8b10 	vmov	d0, r8, r9
 80065fc:	b1cb      	cbz	r3, 8006632 <_strtod_l+0xba>
 80065fe:	eeb1 0b40 	vneg.f64	d0, d0
 8006602:	b017      	add	sp, #92	; 0x5c
 8006604:	ecbd 8b0e 	vpop	{d8-d14}
 8006608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800660c:	2920      	cmp	r1, #32
 800660e:	d1cd      	bne.n	80065ac <_strtod_l+0x34>
 8006610:	3201      	adds	r2, #1
 8006612:	e7c0      	b.n	8006596 <_strtod_l+0x1e>
 8006614:	292d      	cmp	r1, #45	; 0x2d
 8006616:	d1c9      	bne.n	80065ac <_strtod_l+0x34>
 8006618:	2101      	movs	r1, #1
 800661a:	9108      	str	r1, [sp, #32]
 800661c:	1c51      	adds	r1, r2, #1
 800661e:	9111      	str	r1, [sp, #68]	; 0x44
 8006620:	7852      	ldrb	r2, [r2, #1]
 8006622:	2a00      	cmp	r2, #0
 8006624:	d1c4      	bne.n	80065b0 <_strtod_l+0x38>
 8006626:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006628:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 800662c:	2b00      	cmp	r3, #0
 800662e:	f040 8535 	bne.w	800709c <_strtod_l+0xb24>
 8006632:	ec49 8b10 	vmov	d0, r8, r9
 8006636:	e7e4      	b.n	8006602 <_strtod_l+0x8a>
 8006638:	2100      	movs	r1, #0
 800663a:	e7ee      	b.n	800661a <_strtod_l+0xa2>
 800663c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800663e:	b13a      	cbz	r2, 8006650 <_strtod_l+0xd8>
 8006640:	2135      	movs	r1, #53	; 0x35
 8006642:	a814      	add	r0, sp, #80	; 0x50
 8006644:	f7ff ff3a 	bl	80064bc <__copybits>
 8006648:	9912      	ldr	r1, [sp, #72]	; 0x48
 800664a:	4620      	mov	r0, r4
 800664c:	f7ff fb10 	bl	8005c70 <_Bfree>
 8006650:	1e7b      	subs	r3, r7, #1
 8006652:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006654:	2b04      	cmp	r3, #4
 8006656:	d806      	bhi.n	8006666 <_strtod_l+0xee>
 8006658:	e8df f003 	tbb	[pc, r3]
 800665c:	201d0314 	.word	0x201d0314
 8006660:	14          	.byte	0x14
 8006661:	00          	.byte	0x00
 8006662:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 8006666:	05eb      	lsls	r3, r5, #23
 8006668:	bf48      	it	mi
 800666a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800666e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006672:	0d1b      	lsrs	r3, r3, #20
 8006674:	051b      	lsls	r3, r3, #20
 8006676:	2b00      	cmp	r3, #0
 8006678:	d1b9      	bne.n	80065ee <_strtod_l+0x76>
 800667a:	f7fe fb91 	bl	8004da0 <__errno>
 800667e:	2322      	movs	r3, #34	; 0x22
 8006680:	6003      	str	r3, [r0, #0]
 8006682:	e7b4      	b.n	80065ee <_strtod_l+0x76>
 8006684:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 8006688:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800668c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006690:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006694:	e7e7      	b.n	8006666 <_strtod_l+0xee>
 8006696:	f8df 9184 	ldr.w	r9, [pc, #388]	; 800681c <_strtod_l+0x2a4>
 800669a:	e7e4      	b.n	8006666 <_strtod_l+0xee>
 800669c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80066a0:	f04f 38ff 	mov.w	r8, #4294967295
 80066a4:	e7df      	b.n	8006666 <_strtod_l+0xee>
 80066a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80066a8:	1c5a      	adds	r2, r3, #1
 80066aa:	9211      	str	r2, [sp, #68]	; 0x44
 80066ac:	785b      	ldrb	r3, [r3, #1]
 80066ae:	2b30      	cmp	r3, #48	; 0x30
 80066b0:	d0f9      	beq.n	80066a6 <_strtod_l+0x12e>
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d09b      	beq.n	80065ee <_strtod_l+0x76>
 80066b6:	2301      	movs	r3, #1
 80066b8:	9306      	str	r3, [sp, #24]
 80066ba:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80066bc:	9309      	str	r3, [sp, #36]	; 0x24
 80066be:	2300      	movs	r3, #0
 80066c0:	9305      	str	r3, [sp, #20]
 80066c2:	9307      	str	r3, [sp, #28]
 80066c4:	461e      	mov	r6, r3
 80066c6:	220a      	movs	r2, #10
 80066c8:	9811      	ldr	r0, [sp, #68]	; 0x44
 80066ca:	7805      	ldrb	r5, [r0, #0]
 80066cc:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80066d0:	b2d9      	uxtb	r1, r3
 80066d2:	2909      	cmp	r1, #9
 80066d4:	d92b      	bls.n	800672e <_strtod_l+0x1b6>
 80066d6:	4950      	ldr	r1, [pc, #320]	; (8006818 <_strtod_l+0x2a0>)
 80066d8:	2201      	movs	r2, #1
 80066da:	f000 ffa9 	bl	8007630 <strncmp>
 80066de:	2800      	cmp	r0, #0
 80066e0:	d035      	beq.n	800674e <_strtod_l+0x1d6>
 80066e2:	2000      	movs	r0, #0
 80066e4:	462a      	mov	r2, r5
 80066e6:	4633      	mov	r3, r6
 80066e8:	4683      	mov	fp, r0
 80066ea:	4601      	mov	r1, r0
 80066ec:	2a65      	cmp	r2, #101	; 0x65
 80066ee:	d001      	beq.n	80066f4 <_strtod_l+0x17c>
 80066f0:	2a45      	cmp	r2, #69	; 0x45
 80066f2:	d118      	bne.n	8006726 <_strtod_l+0x1ae>
 80066f4:	b91b      	cbnz	r3, 80066fe <_strtod_l+0x186>
 80066f6:	9b06      	ldr	r3, [sp, #24]
 80066f8:	4303      	orrs	r3, r0
 80066fa:	d094      	beq.n	8006626 <_strtod_l+0xae>
 80066fc:	2300      	movs	r3, #0
 80066fe:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 8006702:	f10a 0201 	add.w	r2, sl, #1
 8006706:	9211      	str	r2, [sp, #68]	; 0x44
 8006708:	f89a 2001 	ldrb.w	r2, [sl, #1]
 800670c:	2a2b      	cmp	r2, #43	; 0x2b
 800670e:	d075      	beq.n	80067fc <_strtod_l+0x284>
 8006710:	2a2d      	cmp	r2, #45	; 0x2d
 8006712:	d07b      	beq.n	800680c <_strtod_l+0x294>
 8006714:	f04f 0e00 	mov.w	lr, #0
 8006718:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800671c:	2d09      	cmp	r5, #9
 800671e:	f240 8083 	bls.w	8006828 <_strtod_l+0x2b0>
 8006722:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 8006726:	2500      	movs	r5, #0
 8006728:	e09e      	b.n	8006868 <_strtod_l+0x2f0>
 800672a:	2300      	movs	r3, #0
 800672c:	e7c4      	b.n	80066b8 <_strtod_l+0x140>
 800672e:	2e08      	cmp	r6, #8
 8006730:	bfd5      	itete	le
 8006732:	9907      	ldrle	r1, [sp, #28]
 8006734:	9905      	ldrgt	r1, [sp, #20]
 8006736:	fb02 3301 	mlale	r3, r2, r1, r3
 800673a:	fb02 3301 	mlagt	r3, r2, r1, r3
 800673e:	f100 0001 	add.w	r0, r0, #1
 8006742:	bfd4      	ite	le
 8006744:	9307      	strle	r3, [sp, #28]
 8006746:	9305      	strgt	r3, [sp, #20]
 8006748:	3601      	adds	r6, #1
 800674a:	9011      	str	r0, [sp, #68]	; 0x44
 800674c:	e7bc      	b.n	80066c8 <_strtod_l+0x150>
 800674e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006750:	1c5a      	adds	r2, r3, #1
 8006752:	9211      	str	r2, [sp, #68]	; 0x44
 8006754:	785a      	ldrb	r2, [r3, #1]
 8006756:	b3ae      	cbz	r6, 80067c4 <_strtod_l+0x24c>
 8006758:	4683      	mov	fp, r0
 800675a:	4633      	mov	r3, r6
 800675c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006760:	2909      	cmp	r1, #9
 8006762:	d912      	bls.n	800678a <_strtod_l+0x212>
 8006764:	2101      	movs	r1, #1
 8006766:	e7c1      	b.n	80066ec <_strtod_l+0x174>
 8006768:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800676a:	1c5a      	adds	r2, r3, #1
 800676c:	9211      	str	r2, [sp, #68]	; 0x44
 800676e:	785a      	ldrb	r2, [r3, #1]
 8006770:	3001      	adds	r0, #1
 8006772:	2a30      	cmp	r2, #48	; 0x30
 8006774:	d0f8      	beq.n	8006768 <_strtod_l+0x1f0>
 8006776:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800677a:	2b08      	cmp	r3, #8
 800677c:	f200 8495 	bhi.w	80070aa <_strtod_l+0xb32>
 8006780:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006782:	9309      	str	r3, [sp, #36]	; 0x24
 8006784:	4683      	mov	fp, r0
 8006786:	2000      	movs	r0, #0
 8006788:	4603      	mov	r3, r0
 800678a:	3a30      	subs	r2, #48	; 0x30
 800678c:	f100 0101 	add.w	r1, r0, #1
 8006790:	d012      	beq.n	80067b8 <_strtod_l+0x240>
 8006792:	448b      	add	fp, r1
 8006794:	eb00 0c03 	add.w	ip, r0, r3
 8006798:	4619      	mov	r1, r3
 800679a:	250a      	movs	r5, #10
 800679c:	4561      	cmp	r1, ip
 800679e:	d113      	bne.n	80067c8 <_strtod_l+0x250>
 80067a0:	1819      	adds	r1, r3, r0
 80067a2:	2908      	cmp	r1, #8
 80067a4:	f103 0301 	add.w	r3, r3, #1
 80067a8:	4403      	add	r3, r0
 80067aa:	dc1b      	bgt.n	80067e4 <_strtod_l+0x26c>
 80067ac:	9807      	ldr	r0, [sp, #28]
 80067ae:	210a      	movs	r1, #10
 80067b0:	fb01 2200 	mla	r2, r1, r0, r2
 80067b4:	9207      	str	r2, [sp, #28]
 80067b6:	2100      	movs	r1, #0
 80067b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80067ba:	1c50      	adds	r0, r2, #1
 80067bc:	9011      	str	r0, [sp, #68]	; 0x44
 80067be:	7852      	ldrb	r2, [r2, #1]
 80067c0:	4608      	mov	r0, r1
 80067c2:	e7cb      	b.n	800675c <_strtod_l+0x1e4>
 80067c4:	4630      	mov	r0, r6
 80067c6:	e7d4      	b.n	8006772 <_strtod_l+0x1fa>
 80067c8:	2908      	cmp	r1, #8
 80067ca:	f101 0101 	add.w	r1, r1, #1
 80067ce:	dc03      	bgt.n	80067d8 <_strtod_l+0x260>
 80067d0:	9f07      	ldr	r7, [sp, #28]
 80067d2:	436f      	muls	r7, r5
 80067d4:	9707      	str	r7, [sp, #28]
 80067d6:	e7e1      	b.n	800679c <_strtod_l+0x224>
 80067d8:	2910      	cmp	r1, #16
 80067da:	bfde      	ittt	le
 80067dc:	9f05      	ldrle	r7, [sp, #20]
 80067de:	436f      	mulle	r7, r5
 80067e0:	9705      	strle	r7, [sp, #20]
 80067e2:	e7db      	b.n	800679c <_strtod_l+0x224>
 80067e4:	2b10      	cmp	r3, #16
 80067e6:	bfdf      	itttt	le
 80067e8:	9805      	ldrle	r0, [sp, #20]
 80067ea:	210a      	movle	r1, #10
 80067ec:	fb01 2200 	mlale	r2, r1, r0, r2
 80067f0:	9205      	strle	r2, [sp, #20]
 80067f2:	e7e0      	b.n	80067b6 <_strtod_l+0x23e>
 80067f4:	f04f 0b00 	mov.w	fp, #0
 80067f8:	2101      	movs	r1, #1
 80067fa:	e77c      	b.n	80066f6 <_strtod_l+0x17e>
 80067fc:	f04f 0e00 	mov.w	lr, #0
 8006800:	f10a 0202 	add.w	r2, sl, #2
 8006804:	9211      	str	r2, [sp, #68]	; 0x44
 8006806:	f89a 2002 	ldrb.w	r2, [sl, #2]
 800680a:	e785      	b.n	8006718 <_strtod_l+0x1a0>
 800680c:	f04f 0e01 	mov.w	lr, #1
 8006810:	e7f6      	b.n	8006800 <_strtod_l+0x288>
 8006812:	bf00      	nop
 8006814:	08008648 	.word	0x08008648
 8006818:	08008644 	.word	0x08008644
 800681c:	7ff00000 	.word	0x7ff00000
 8006820:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006822:	1c55      	adds	r5, r2, #1
 8006824:	9511      	str	r5, [sp, #68]	; 0x44
 8006826:	7852      	ldrb	r2, [r2, #1]
 8006828:	2a30      	cmp	r2, #48	; 0x30
 800682a:	d0f9      	beq.n	8006820 <_strtod_l+0x2a8>
 800682c:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8006830:	2d08      	cmp	r5, #8
 8006832:	f63f af78 	bhi.w	8006726 <_strtod_l+0x1ae>
 8006836:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800683a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800683c:	920a      	str	r2, [sp, #40]	; 0x28
 800683e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006840:	1c55      	adds	r5, r2, #1
 8006842:	9511      	str	r5, [sp, #68]	; 0x44
 8006844:	7852      	ldrb	r2, [r2, #1]
 8006846:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 800684a:	2f09      	cmp	r7, #9
 800684c:	d937      	bls.n	80068be <_strtod_l+0x346>
 800684e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8006850:	1bed      	subs	r5, r5, r7
 8006852:	2d08      	cmp	r5, #8
 8006854:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8006858:	dc02      	bgt.n	8006860 <_strtod_l+0x2e8>
 800685a:	4565      	cmp	r5, ip
 800685c:	bfa8      	it	ge
 800685e:	4665      	movge	r5, ip
 8006860:	f1be 0f00 	cmp.w	lr, #0
 8006864:	d000      	beq.n	8006868 <_strtod_l+0x2f0>
 8006866:	426d      	negs	r5, r5
 8006868:	2b00      	cmp	r3, #0
 800686a:	d14d      	bne.n	8006908 <_strtod_l+0x390>
 800686c:	9b06      	ldr	r3, [sp, #24]
 800686e:	4303      	orrs	r3, r0
 8006870:	f47f aebd 	bne.w	80065ee <_strtod_l+0x76>
 8006874:	2900      	cmp	r1, #0
 8006876:	f47f aed6 	bne.w	8006626 <_strtod_l+0xae>
 800687a:	2a69      	cmp	r2, #105	; 0x69
 800687c:	d027      	beq.n	80068ce <_strtod_l+0x356>
 800687e:	dc24      	bgt.n	80068ca <_strtod_l+0x352>
 8006880:	2a49      	cmp	r2, #73	; 0x49
 8006882:	d024      	beq.n	80068ce <_strtod_l+0x356>
 8006884:	2a4e      	cmp	r2, #78	; 0x4e
 8006886:	f47f aece 	bne.w	8006626 <_strtod_l+0xae>
 800688a:	4995      	ldr	r1, [pc, #596]	; (8006ae0 <_strtod_l+0x568>)
 800688c:	a811      	add	r0, sp, #68	; 0x44
 800688e:	f001 f9e3 	bl	8007c58 <__match>
 8006892:	2800      	cmp	r0, #0
 8006894:	f43f aec7 	beq.w	8006626 <_strtod_l+0xae>
 8006898:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	2b28      	cmp	r3, #40	; 0x28
 800689e:	d12d      	bne.n	80068fc <_strtod_l+0x384>
 80068a0:	4990      	ldr	r1, [pc, #576]	; (8006ae4 <_strtod_l+0x56c>)
 80068a2:	aa14      	add	r2, sp, #80	; 0x50
 80068a4:	a811      	add	r0, sp, #68	; 0x44
 80068a6:	f001 f9eb 	bl	8007c80 <__hexnan>
 80068aa:	2805      	cmp	r0, #5
 80068ac:	d126      	bne.n	80068fc <_strtod_l+0x384>
 80068ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80068b0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80068b4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80068b8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80068bc:	e697      	b.n	80065ee <_strtod_l+0x76>
 80068be:	250a      	movs	r5, #10
 80068c0:	fb05 2c0c 	mla	ip, r5, ip, r2
 80068c4:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80068c8:	e7b9      	b.n	800683e <_strtod_l+0x2c6>
 80068ca:	2a6e      	cmp	r2, #110	; 0x6e
 80068cc:	e7db      	b.n	8006886 <_strtod_l+0x30e>
 80068ce:	4986      	ldr	r1, [pc, #536]	; (8006ae8 <_strtod_l+0x570>)
 80068d0:	a811      	add	r0, sp, #68	; 0x44
 80068d2:	f001 f9c1 	bl	8007c58 <__match>
 80068d6:	2800      	cmp	r0, #0
 80068d8:	f43f aea5 	beq.w	8006626 <_strtod_l+0xae>
 80068dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80068de:	4983      	ldr	r1, [pc, #524]	; (8006aec <_strtod_l+0x574>)
 80068e0:	3b01      	subs	r3, #1
 80068e2:	a811      	add	r0, sp, #68	; 0x44
 80068e4:	9311      	str	r3, [sp, #68]	; 0x44
 80068e6:	f001 f9b7 	bl	8007c58 <__match>
 80068ea:	b910      	cbnz	r0, 80068f2 <_strtod_l+0x37a>
 80068ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80068ee:	3301      	adds	r3, #1
 80068f0:	9311      	str	r3, [sp, #68]	; 0x44
 80068f2:	f8df 920c 	ldr.w	r9, [pc, #524]	; 8006b00 <_strtod_l+0x588>
 80068f6:	f04f 0800 	mov.w	r8, #0
 80068fa:	e678      	b.n	80065ee <_strtod_l+0x76>
 80068fc:	487c      	ldr	r0, [pc, #496]	; (8006af0 <_strtod_l+0x578>)
 80068fe:	f000 fec7 	bl	8007690 <nan>
 8006902:	ec59 8b10 	vmov	r8, r9, d0
 8006906:	e672      	b.n	80065ee <_strtod_l+0x76>
 8006908:	eddd 7a07 	vldr	s15, [sp, #28]
 800690c:	eba5 020b 	sub.w	r2, r5, fp
 8006910:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006914:	2e00      	cmp	r6, #0
 8006916:	bf08      	it	eq
 8006918:	461e      	moveq	r6, r3
 800691a:	2b10      	cmp	r3, #16
 800691c:	9206      	str	r2, [sp, #24]
 800691e:	461a      	mov	r2, r3
 8006920:	bfa8      	it	ge
 8006922:	2210      	movge	r2, #16
 8006924:	2b09      	cmp	r3, #9
 8006926:	ec59 8b17 	vmov	r8, r9, d7
 800692a:	dd0c      	ble.n	8006946 <_strtod_l+0x3ce>
 800692c:	4971      	ldr	r1, [pc, #452]	; (8006af4 <_strtod_l+0x57c>)
 800692e:	eddd 6a05 	vldr	s13, [sp, #20]
 8006932:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8006936:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 800693a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800693e:	eea7 6b05 	vfma.f64	d6, d7, d5
 8006942:	ec59 8b16 	vmov	r8, r9, d6
 8006946:	2b0f      	cmp	r3, #15
 8006948:	dc37      	bgt.n	80069ba <_strtod_l+0x442>
 800694a:	9906      	ldr	r1, [sp, #24]
 800694c:	2900      	cmp	r1, #0
 800694e:	f43f ae4e 	beq.w	80065ee <_strtod_l+0x76>
 8006952:	dd23      	ble.n	800699c <_strtod_l+0x424>
 8006954:	2916      	cmp	r1, #22
 8006956:	dc0b      	bgt.n	8006970 <_strtod_l+0x3f8>
 8006958:	4b66      	ldr	r3, [pc, #408]	; (8006af4 <_strtod_l+0x57c>)
 800695a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800695e:	ed93 7b00 	vldr	d7, [r3]
 8006962:	ec49 8b16 	vmov	d6, r8, r9
 8006966:	ee27 7b06 	vmul.f64	d7, d7, d6
 800696a:	ec59 8b17 	vmov	r8, r9, d7
 800696e:	e63e      	b.n	80065ee <_strtod_l+0x76>
 8006970:	9806      	ldr	r0, [sp, #24]
 8006972:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8006976:	4281      	cmp	r1, r0
 8006978:	db1f      	blt.n	80069ba <_strtod_l+0x442>
 800697a:	4a5e      	ldr	r2, [pc, #376]	; (8006af4 <_strtod_l+0x57c>)
 800697c:	f1c3 030f 	rsb	r3, r3, #15
 8006980:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8006984:	ed91 7b00 	vldr	d7, [r1]
 8006988:	ec49 8b16 	vmov	d6, r8, r9
 800698c:	1ac3      	subs	r3, r0, r3
 800698e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8006992:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006996:	ed92 6b00 	vldr	d6, [r2]
 800699a:	e7e4      	b.n	8006966 <_strtod_l+0x3ee>
 800699c:	9906      	ldr	r1, [sp, #24]
 800699e:	3116      	adds	r1, #22
 80069a0:	db0b      	blt.n	80069ba <_strtod_l+0x442>
 80069a2:	4b54      	ldr	r3, [pc, #336]	; (8006af4 <_strtod_l+0x57c>)
 80069a4:	ebab 0505 	sub.w	r5, fp, r5
 80069a8:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80069ac:	ed95 7b00 	vldr	d7, [r5]
 80069b0:	ec49 8b16 	vmov	d6, r8, r9
 80069b4:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80069b8:	e7d7      	b.n	800696a <_strtod_l+0x3f2>
 80069ba:	9906      	ldr	r1, [sp, #24]
 80069bc:	1a9a      	subs	r2, r3, r2
 80069be:	440a      	add	r2, r1
 80069c0:	2a00      	cmp	r2, #0
 80069c2:	dd6e      	ble.n	8006aa2 <_strtod_l+0x52a>
 80069c4:	f012 000f 	ands.w	r0, r2, #15
 80069c8:	d00a      	beq.n	80069e0 <_strtod_l+0x468>
 80069ca:	494a      	ldr	r1, [pc, #296]	; (8006af4 <_strtod_l+0x57c>)
 80069cc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80069d0:	ed91 7b00 	vldr	d7, [r1]
 80069d4:	ec49 8b16 	vmov	d6, r8, r9
 80069d8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80069dc:	ec59 8b17 	vmov	r8, r9, d7
 80069e0:	f032 020f 	bics.w	r2, r2, #15
 80069e4:	d04e      	beq.n	8006a84 <_strtod_l+0x50c>
 80069e6:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 80069ea:	dd22      	ble.n	8006a32 <_strtod_l+0x4ba>
 80069ec:	2500      	movs	r5, #0
 80069ee:	462e      	mov	r6, r5
 80069f0:	9507      	str	r5, [sp, #28]
 80069f2:	462f      	mov	r7, r5
 80069f4:	2322      	movs	r3, #34	; 0x22
 80069f6:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8006b00 <_strtod_l+0x588>
 80069fa:	6023      	str	r3, [r4, #0]
 80069fc:	f04f 0800 	mov.w	r8, #0
 8006a00:	9b07      	ldr	r3, [sp, #28]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	f43f adf3 	beq.w	80065ee <_strtod_l+0x76>
 8006a08:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006a0a:	4620      	mov	r0, r4
 8006a0c:	f7ff f930 	bl	8005c70 <_Bfree>
 8006a10:	4639      	mov	r1, r7
 8006a12:	4620      	mov	r0, r4
 8006a14:	f7ff f92c 	bl	8005c70 <_Bfree>
 8006a18:	4631      	mov	r1, r6
 8006a1a:	4620      	mov	r0, r4
 8006a1c:	f7ff f928 	bl	8005c70 <_Bfree>
 8006a20:	9907      	ldr	r1, [sp, #28]
 8006a22:	4620      	mov	r0, r4
 8006a24:	f7ff f924 	bl	8005c70 <_Bfree>
 8006a28:	4629      	mov	r1, r5
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	f7ff f920 	bl	8005c70 <_Bfree>
 8006a30:	e5dd      	b.n	80065ee <_strtod_l+0x76>
 8006a32:	2000      	movs	r0, #0
 8006a34:	ec49 8b17 	vmov	d7, r8, r9
 8006a38:	4f2f      	ldr	r7, [pc, #188]	; (8006af8 <_strtod_l+0x580>)
 8006a3a:	1112      	asrs	r2, r2, #4
 8006a3c:	4601      	mov	r1, r0
 8006a3e:	2a01      	cmp	r2, #1
 8006a40:	dc23      	bgt.n	8006a8a <_strtod_l+0x512>
 8006a42:	b108      	cbz	r0, 8006a48 <_strtod_l+0x4d0>
 8006a44:	ec59 8b17 	vmov	r8, r9, d7
 8006a48:	4a2b      	ldr	r2, [pc, #172]	; (8006af8 <_strtod_l+0x580>)
 8006a4a:	482c      	ldr	r0, [pc, #176]	; (8006afc <_strtod_l+0x584>)
 8006a4c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8006a50:	ed92 7b00 	vldr	d7, [r2]
 8006a54:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006a58:	ec49 8b16 	vmov	d6, r8, r9
 8006a5c:	4a28      	ldr	r2, [pc, #160]	; (8006b00 <_strtod_l+0x588>)
 8006a5e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006a62:	ee17 1a90 	vmov	r1, s15
 8006a66:	400a      	ands	r2, r1
 8006a68:	4282      	cmp	r2, r0
 8006a6a:	ec59 8b17 	vmov	r8, r9, d7
 8006a6e:	d8bd      	bhi.n	80069ec <_strtod_l+0x474>
 8006a70:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8006a74:	4282      	cmp	r2, r0
 8006a76:	bf86      	itte	hi
 8006a78:	f8df 9088 	ldrhi.w	r9, [pc, #136]	; 8006b04 <_strtod_l+0x58c>
 8006a7c:	f04f 38ff 	movhi.w	r8, #4294967295
 8006a80:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8006a84:	2200      	movs	r2, #0
 8006a86:	9205      	str	r2, [sp, #20]
 8006a88:	e076      	b.n	8006b78 <_strtod_l+0x600>
 8006a8a:	f012 0f01 	tst.w	r2, #1
 8006a8e:	d004      	beq.n	8006a9a <_strtod_l+0x522>
 8006a90:	ed97 6b00 	vldr	d6, [r7]
 8006a94:	2001      	movs	r0, #1
 8006a96:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006a9a:	3101      	adds	r1, #1
 8006a9c:	1052      	asrs	r2, r2, #1
 8006a9e:	3708      	adds	r7, #8
 8006aa0:	e7cd      	b.n	8006a3e <_strtod_l+0x4c6>
 8006aa2:	d0ef      	beq.n	8006a84 <_strtod_l+0x50c>
 8006aa4:	4252      	negs	r2, r2
 8006aa6:	f012 000f 	ands.w	r0, r2, #15
 8006aaa:	d00a      	beq.n	8006ac2 <_strtod_l+0x54a>
 8006aac:	4911      	ldr	r1, [pc, #68]	; (8006af4 <_strtod_l+0x57c>)
 8006aae:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8006ab2:	ed91 7b00 	vldr	d7, [r1]
 8006ab6:	ec49 8b16 	vmov	d6, r8, r9
 8006aba:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8006abe:	ec59 8b17 	vmov	r8, r9, d7
 8006ac2:	1112      	asrs	r2, r2, #4
 8006ac4:	d0de      	beq.n	8006a84 <_strtod_l+0x50c>
 8006ac6:	2a1f      	cmp	r2, #31
 8006ac8:	dd1e      	ble.n	8006b08 <_strtod_l+0x590>
 8006aca:	2500      	movs	r5, #0
 8006acc:	462e      	mov	r6, r5
 8006ace:	9507      	str	r5, [sp, #28]
 8006ad0:	462f      	mov	r7, r5
 8006ad2:	2322      	movs	r3, #34	; 0x22
 8006ad4:	f04f 0800 	mov.w	r8, #0
 8006ad8:	f04f 0900 	mov.w	r9, #0
 8006adc:	6023      	str	r3, [r4, #0]
 8006ade:	e78f      	b.n	8006a00 <_strtod_l+0x488>
 8006ae0:	08008435 	.word	0x08008435
 8006ae4:	0800865c 	.word	0x0800865c
 8006ae8:	0800842d 	.word	0x0800842d
 8006aec:	08008464 	.word	0x08008464
 8006af0:	080087ed 	.word	0x080087ed
 8006af4:	08008570 	.word	0x08008570
 8006af8:	08008548 	.word	0x08008548
 8006afc:	7ca00000 	.word	0x7ca00000
 8006b00:	7ff00000 	.word	0x7ff00000
 8006b04:	7fefffff 	.word	0x7fefffff
 8006b08:	f012 0110 	ands.w	r1, r2, #16
 8006b0c:	bf18      	it	ne
 8006b0e:	216a      	movne	r1, #106	; 0x6a
 8006b10:	9105      	str	r1, [sp, #20]
 8006b12:	ec49 8b17 	vmov	d7, r8, r9
 8006b16:	49be      	ldr	r1, [pc, #760]	; (8006e10 <_strtod_l+0x898>)
 8006b18:	2000      	movs	r0, #0
 8006b1a:	07d7      	lsls	r7, r2, #31
 8006b1c:	d504      	bpl.n	8006b28 <_strtod_l+0x5b0>
 8006b1e:	ed91 6b00 	vldr	d6, [r1]
 8006b22:	2001      	movs	r0, #1
 8006b24:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006b28:	1052      	asrs	r2, r2, #1
 8006b2a:	f101 0108 	add.w	r1, r1, #8
 8006b2e:	d1f4      	bne.n	8006b1a <_strtod_l+0x5a2>
 8006b30:	b108      	cbz	r0, 8006b36 <_strtod_l+0x5be>
 8006b32:	ec59 8b17 	vmov	r8, r9, d7
 8006b36:	9a05      	ldr	r2, [sp, #20]
 8006b38:	b1ba      	cbz	r2, 8006b6a <_strtod_l+0x5f2>
 8006b3a:	f3c9 510a 	ubfx	r1, r9, #20, #11
 8006b3e:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 8006b42:	2a00      	cmp	r2, #0
 8006b44:	4648      	mov	r0, r9
 8006b46:	dd10      	ble.n	8006b6a <_strtod_l+0x5f2>
 8006b48:	2a1f      	cmp	r2, #31
 8006b4a:	f340 812c 	ble.w	8006da6 <_strtod_l+0x82e>
 8006b4e:	2a34      	cmp	r2, #52	; 0x34
 8006b50:	bfde      	ittt	le
 8006b52:	f04f 32ff 	movle.w	r2, #4294967295
 8006b56:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 8006b5a:	408a      	lslle	r2, r1
 8006b5c:	f04f 0800 	mov.w	r8, #0
 8006b60:	bfcc      	ite	gt
 8006b62:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006b66:	ea02 0900 	andle.w	r9, r2, r0
 8006b6a:	ec49 8b17 	vmov	d7, r8, r9
 8006b6e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b76:	d0a8      	beq.n	8006aca <_strtod_l+0x552>
 8006b78:	9a07      	ldr	r2, [sp, #28]
 8006b7a:	9200      	str	r2, [sp, #0]
 8006b7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b7e:	4632      	mov	r2, r6
 8006b80:	4620      	mov	r0, r4
 8006b82:	f7ff f8dd 	bl	8005d40 <__s2b>
 8006b86:	9007      	str	r0, [sp, #28]
 8006b88:	2800      	cmp	r0, #0
 8006b8a:	f43f af2f 	beq.w	80069ec <_strtod_l+0x474>
 8006b8e:	9a06      	ldr	r2, [sp, #24]
 8006b90:	2a00      	cmp	r2, #0
 8006b92:	ebab 0305 	sub.w	r3, fp, r5
 8006b96:	ed9f 9b96 	vldr	d9, [pc, #600]	; 8006df0 <_strtod_l+0x878>
 8006b9a:	bfa8      	it	ge
 8006b9c:	2300      	movge	r3, #0
 8006b9e:	ed9f ab96 	vldr	d10, [pc, #600]	; 8006df8 <_strtod_l+0x880>
 8006ba2:	ed9f bb97 	vldr	d11, [pc, #604]	; 8006e00 <_strtod_l+0x888>
 8006ba6:	9309      	str	r3, [sp, #36]	; 0x24
 8006ba8:	2500      	movs	r5, #0
 8006baa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006bae:	930c      	str	r3, [sp, #48]	; 0x30
 8006bb0:	462e      	mov	r6, r5
 8006bb2:	9b07      	ldr	r3, [sp, #28]
 8006bb4:	4620      	mov	r0, r4
 8006bb6:	6859      	ldr	r1, [r3, #4]
 8006bb8:	f7ff f81a 	bl	8005bf0 <_Balloc>
 8006bbc:	4607      	mov	r7, r0
 8006bbe:	2800      	cmp	r0, #0
 8006bc0:	f43f af18 	beq.w	80069f4 <_strtod_l+0x47c>
 8006bc4:	9b07      	ldr	r3, [sp, #28]
 8006bc6:	691a      	ldr	r2, [r3, #16]
 8006bc8:	3202      	adds	r2, #2
 8006bca:	f103 010c 	add.w	r1, r3, #12
 8006bce:	0092      	lsls	r2, r2, #2
 8006bd0:	300c      	adds	r0, #12
 8006bd2:	f000 fd4f 	bl	8007674 <memcpy>
 8006bd6:	ec49 8b10 	vmov	d0, r8, r9
 8006bda:	aa14      	add	r2, sp, #80	; 0x50
 8006bdc:	a913      	add	r1, sp, #76	; 0x4c
 8006bde:	4620      	mov	r0, r4
 8006be0:	f7ff fbe2 	bl	80063a8 <__d2b>
 8006be4:	ec49 8b18 	vmov	d8, r8, r9
 8006be8:	9012      	str	r0, [sp, #72]	; 0x48
 8006bea:	2800      	cmp	r0, #0
 8006bec:	f43f af02 	beq.w	80069f4 <_strtod_l+0x47c>
 8006bf0:	2101      	movs	r1, #1
 8006bf2:	4620      	mov	r0, r4
 8006bf4:	f7ff f93c 	bl	8005e70 <__i2b>
 8006bf8:	4606      	mov	r6, r0
 8006bfa:	2800      	cmp	r0, #0
 8006bfc:	f43f aefa 	beq.w	80069f4 <_strtod_l+0x47c>
 8006c00:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006c02:	9914      	ldr	r1, [sp, #80]	; 0x50
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	bfab      	itete	ge
 8006c08:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 8006c0a:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8006c0c:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 8006c10:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 8006c14:	bfac      	ite	ge
 8006c16:	eb03 0b02 	addge.w	fp, r3, r2
 8006c1a:	eba2 0a03 	sublt.w	sl, r2, r3
 8006c1e:	9a05      	ldr	r2, [sp, #20]
 8006c20:	1a9b      	subs	r3, r3, r2
 8006c22:	440b      	add	r3, r1
 8006c24:	4a7b      	ldr	r2, [pc, #492]	; (8006e14 <_strtod_l+0x89c>)
 8006c26:	3b01      	subs	r3, #1
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8006c2e:	f280 80cd 	bge.w	8006dcc <_strtod_l+0x854>
 8006c32:	1ad2      	subs	r2, r2, r3
 8006c34:	2a1f      	cmp	r2, #31
 8006c36:	eba1 0102 	sub.w	r1, r1, r2
 8006c3a:	f04f 0001 	mov.w	r0, #1
 8006c3e:	f300 80b9 	bgt.w	8006db4 <_strtod_l+0x83c>
 8006c42:	fa00 f302 	lsl.w	r3, r0, r2
 8006c46:	930b      	str	r3, [sp, #44]	; 0x2c
 8006c48:	2300      	movs	r3, #0
 8006c4a:	930a      	str	r3, [sp, #40]	; 0x28
 8006c4c:	eb0b 0301 	add.w	r3, fp, r1
 8006c50:	9a05      	ldr	r2, [sp, #20]
 8006c52:	459b      	cmp	fp, r3
 8006c54:	448a      	add	sl, r1
 8006c56:	4492      	add	sl, r2
 8006c58:	465a      	mov	r2, fp
 8006c5a:	bfa8      	it	ge
 8006c5c:	461a      	movge	r2, r3
 8006c5e:	4552      	cmp	r2, sl
 8006c60:	bfa8      	it	ge
 8006c62:	4652      	movge	r2, sl
 8006c64:	2a00      	cmp	r2, #0
 8006c66:	bfc2      	ittt	gt
 8006c68:	1a9b      	subgt	r3, r3, r2
 8006c6a:	ebaa 0a02 	subgt.w	sl, sl, r2
 8006c6e:	ebab 0b02 	subgt.w	fp, fp, r2
 8006c72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c74:	2a00      	cmp	r2, #0
 8006c76:	dd18      	ble.n	8006caa <_strtod_l+0x732>
 8006c78:	4631      	mov	r1, r6
 8006c7a:	4620      	mov	r0, r4
 8006c7c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006c7e:	f7ff f9b7 	bl	8005ff0 <__pow5mult>
 8006c82:	4606      	mov	r6, r0
 8006c84:	2800      	cmp	r0, #0
 8006c86:	f43f aeb5 	beq.w	80069f4 <_strtod_l+0x47c>
 8006c8a:	4601      	mov	r1, r0
 8006c8c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006c8e:	4620      	mov	r0, r4
 8006c90:	f7ff f904 	bl	8005e9c <__multiply>
 8006c94:	900e      	str	r0, [sp, #56]	; 0x38
 8006c96:	2800      	cmp	r0, #0
 8006c98:	f43f aeac 	beq.w	80069f4 <_strtod_l+0x47c>
 8006c9c:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006c9e:	4620      	mov	r0, r4
 8006ca0:	f7fe ffe6 	bl	8005c70 <_Bfree>
 8006ca4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ca6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006ca8:	9212      	str	r2, [sp, #72]	; 0x48
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	f300 8093 	bgt.w	8006dd6 <_strtod_l+0x85e>
 8006cb0:	9b06      	ldr	r3, [sp, #24]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	dd08      	ble.n	8006cc8 <_strtod_l+0x750>
 8006cb6:	4639      	mov	r1, r7
 8006cb8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006cba:	4620      	mov	r0, r4
 8006cbc:	f7ff f998 	bl	8005ff0 <__pow5mult>
 8006cc0:	4607      	mov	r7, r0
 8006cc2:	2800      	cmp	r0, #0
 8006cc4:	f43f ae96 	beq.w	80069f4 <_strtod_l+0x47c>
 8006cc8:	f1ba 0f00 	cmp.w	sl, #0
 8006ccc:	dd08      	ble.n	8006ce0 <_strtod_l+0x768>
 8006cce:	4639      	mov	r1, r7
 8006cd0:	4652      	mov	r2, sl
 8006cd2:	4620      	mov	r0, r4
 8006cd4:	f7ff f9e6 	bl	80060a4 <__lshift>
 8006cd8:	4607      	mov	r7, r0
 8006cda:	2800      	cmp	r0, #0
 8006cdc:	f43f ae8a 	beq.w	80069f4 <_strtod_l+0x47c>
 8006ce0:	f1bb 0f00 	cmp.w	fp, #0
 8006ce4:	dd08      	ble.n	8006cf8 <_strtod_l+0x780>
 8006ce6:	4631      	mov	r1, r6
 8006ce8:	465a      	mov	r2, fp
 8006cea:	4620      	mov	r0, r4
 8006cec:	f7ff f9da 	bl	80060a4 <__lshift>
 8006cf0:	4606      	mov	r6, r0
 8006cf2:	2800      	cmp	r0, #0
 8006cf4:	f43f ae7e 	beq.w	80069f4 <_strtod_l+0x47c>
 8006cf8:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006cfa:	463a      	mov	r2, r7
 8006cfc:	4620      	mov	r0, r4
 8006cfe:	f7ff fa59 	bl	80061b4 <__mdiff>
 8006d02:	4605      	mov	r5, r0
 8006d04:	2800      	cmp	r0, #0
 8006d06:	f43f ae75 	beq.w	80069f4 <_strtod_l+0x47c>
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8006d10:	60c3      	str	r3, [r0, #12]
 8006d12:	4631      	mov	r1, r6
 8006d14:	f7ff fa32 	bl	800617c <__mcmp>
 8006d18:	2800      	cmp	r0, #0
 8006d1a:	da7f      	bge.n	8006e1c <_strtod_l+0x8a4>
 8006d1c:	ea5a 0a08 	orrs.w	sl, sl, r8
 8006d20:	f040 80a5 	bne.w	8006e6e <_strtod_l+0x8f6>
 8006d24:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	f040 80a0 	bne.w	8006e6e <_strtod_l+0x8f6>
 8006d2e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006d32:	0d1b      	lsrs	r3, r3, #20
 8006d34:	051b      	lsls	r3, r3, #20
 8006d36:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006d3a:	f240 8098 	bls.w	8006e6e <_strtod_l+0x8f6>
 8006d3e:	696b      	ldr	r3, [r5, #20]
 8006d40:	b91b      	cbnz	r3, 8006d4a <_strtod_l+0x7d2>
 8006d42:	692b      	ldr	r3, [r5, #16]
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	f340 8092 	ble.w	8006e6e <_strtod_l+0x8f6>
 8006d4a:	4629      	mov	r1, r5
 8006d4c:	2201      	movs	r2, #1
 8006d4e:	4620      	mov	r0, r4
 8006d50:	f7ff f9a8 	bl	80060a4 <__lshift>
 8006d54:	4631      	mov	r1, r6
 8006d56:	4605      	mov	r5, r0
 8006d58:	f7ff fa10 	bl	800617c <__mcmp>
 8006d5c:	2800      	cmp	r0, #0
 8006d5e:	f340 8086 	ble.w	8006e6e <_strtod_l+0x8f6>
 8006d62:	9905      	ldr	r1, [sp, #20]
 8006d64:	4a2c      	ldr	r2, [pc, #176]	; (8006e18 <_strtod_l+0x8a0>)
 8006d66:	464b      	mov	r3, r9
 8006d68:	2900      	cmp	r1, #0
 8006d6a:	f000 809f 	beq.w	8006eac <_strtod_l+0x934>
 8006d6e:	ea02 0109 	and.w	r1, r2, r9
 8006d72:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006d76:	f300 8099 	bgt.w	8006eac <_strtod_l+0x934>
 8006d7a:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006d7e:	f77f aea8 	ble.w	8006ad2 <_strtod_l+0x55a>
 8006d82:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8006e08 <_strtod_l+0x890>
 8006d86:	ec49 8b16 	vmov	d6, r8, r9
 8006d8a:	4b23      	ldr	r3, [pc, #140]	; (8006e18 <_strtod_l+0x8a0>)
 8006d8c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8006d90:	ee17 2a90 	vmov	r2, s15
 8006d94:	4013      	ands	r3, r2
 8006d96:	ec59 8b17 	vmov	r8, r9, d7
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	f47f ae34 	bne.w	8006a08 <_strtod_l+0x490>
 8006da0:	2322      	movs	r3, #34	; 0x22
 8006da2:	6023      	str	r3, [r4, #0]
 8006da4:	e630      	b.n	8006a08 <_strtod_l+0x490>
 8006da6:	f04f 31ff 	mov.w	r1, #4294967295
 8006daa:	fa01 f202 	lsl.w	r2, r1, r2
 8006dae:	ea02 0808 	and.w	r8, r2, r8
 8006db2:	e6da      	b.n	8006b6a <_strtod_l+0x5f2>
 8006db4:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8006db8:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8006dbc:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8006dc0:	33e2      	adds	r3, #226	; 0xe2
 8006dc2:	fa00 f303 	lsl.w	r3, r0, r3
 8006dc6:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 8006dca:	e73f      	b.n	8006c4c <_strtod_l+0x6d4>
 8006dcc:	2200      	movs	r2, #0
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006dd4:	e73a      	b.n	8006c4c <_strtod_l+0x6d4>
 8006dd6:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006dd8:	461a      	mov	r2, r3
 8006dda:	4620      	mov	r0, r4
 8006ddc:	f7ff f962 	bl	80060a4 <__lshift>
 8006de0:	9012      	str	r0, [sp, #72]	; 0x48
 8006de2:	2800      	cmp	r0, #0
 8006de4:	f47f af64 	bne.w	8006cb0 <_strtod_l+0x738>
 8006de8:	e604      	b.n	80069f4 <_strtod_l+0x47c>
 8006dea:	bf00      	nop
 8006dec:	f3af 8000 	nop.w
 8006df0:	94a03595 	.word	0x94a03595
 8006df4:	3fcfffff 	.word	0x3fcfffff
 8006df8:	94a03595 	.word	0x94a03595
 8006dfc:	3fdfffff 	.word	0x3fdfffff
 8006e00:	35afe535 	.word	0x35afe535
 8006e04:	3fe00000 	.word	0x3fe00000
 8006e08:	00000000 	.word	0x00000000
 8006e0c:	39500000 	.word	0x39500000
 8006e10:	08008670 	.word	0x08008670
 8006e14:	fffffc02 	.word	0xfffffc02
 8006e18:	7ff00000 	.word	0x7ff00000
 8006e1c:	46cb      	mov	fp, r9
 8006e1e:	d15f      	bne.n	8006ee0 <_strtod_l+0x968>
 8006e20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006e24:	f1ba 0f00 	cmp.w	sl, #0
 8006e28:	d02a      	beq.n	8006e80 <_strtod_l+0x908>
 8006e2a:	4aa7      	ldr	r2, [pc, #668]	; (80070c8 <_strtod_l+0xb50>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d12b      	bne.n	8006e88 <_strtod_l+0x910>
 8006e30:	9b05      	ldr	r3, [sp, #20]
 8006e32:	4642      	mov	r2, r8
 8006e34:	b1fb      	cbz	r3, 8006e76 <_strtod_l+0x8fe>
 8006e36:	4ba5      	ldr	r3, [pc, #660]	; (80070cc <_strtod_l+0xb54>)
 8006e38:	ea09 0303 	and.w	r3, r9, r3
 8006e3c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006e40:	f04f 31ff 	mov.w	r1, #4294967295
 8006e44:	d81a      	bhi.n	8006e7c <_strtod_l+0x904>
 8006e46:	0d1b      	lsrs	r3, r3, #20
 8006e48:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8006e50:	429a      	cmp	r2, r3
 8006e52:	d119      	bne.n	8006e88 <_strtod_l+0x910>
 8006e54:	4b9e      	ldr	r3, [pc, #632]	; (80070d0 <_strtod_l+0xb58>)
 8006e56:	459b      	cmp	fp, r3
 8006e58:	d102      	bne.n	8006e60 <_strtod_l+0x8e8>
 8006e5a:	3201      	adds	r2, #1
 8006e5c:	f43f adca 	beq.w	80069f4 <_strtod_l+0x47c>
 8006e60:	4b9a      	ldr	r3, [pc, #616]	; (80070cc <_strtod_l+0xb54>)
 8006e62:	ea0b 0303 	and.w	r3, fp, r3
 8006e66:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8006e6a:	f04f 0800 	mov.w	r8, #0
 8006e6e:	9b05      	ldr	r3, [sp, #20]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d186      	bne.n	8006d82 <_strtod_l+0x80a>
 8006e74:	e5c8      	b.n	8006a08 <_strtod_l+0x490>
 8006e76:	f04f 33ff 	mov.w	r3, #4294967295
 8006e7a:	e7e9      	b.n	8006e50 <_strtod_l+0x8d8>
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	e7e7      	b.n	8006e50 <_strtod_l+0x8d8>
 8006e80:	ea53 0308 	orrs.w	r3, r3, r8
 8006e84:	f43f af6d 	beq.w	8006d62 <_strtod_l+0x7ea>
 8006e88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e8a:	b1cb      	cbz	r3, 8006ec0 <_strtod_l+0x948>
 8006e8c:	ea13 0f0b 	tst.w	r3, fp
 8006e90:	d0ed      	beq.n	8006e6e <_strtod_l+0x8f6>
 8006e92:	9a05      	ldr	r2, [sp, #20]
 8006e94:	4640      	mov	r0, r8
 8006e96:	4649      	mov	r1, r9
 8006e98:	f1ba 0f00 	cmp.w	sl, #0
 8006e9c:	d014      	beq.n	8006ec8 <_strtod_l+0x950>
 8006e9e:	f7ff fb51 	bl	8006544 <sulp>
 8006ea2:	ee38 7b00 	vadd.f64	d7, d8, d0
 8006ea6:	ec59 8b17 	vmov	r8, r9, d7
 8006eaa:	e7e0      	b.n	8006e6e <_strtod_l+0x8f6>
 8006eac:	4013      	ands	r3, r2
 8006eae:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006eb2:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8006eb6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8006eba:	f04f 38ff 	mov.w	r8, #4294967295
 8006ebe:	e7d6      	b.n	8006e6e <_strtod_l+0x8f6>
 8006ec0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ec2:	ea13 0f08 	tst.w	r3, r8
 8006ec6:	e7e3      	b.n	8006e90 <_strtod_l+0x918>
 8006ec8:	f7ff fb3c 	bl	8006544 <sulp>
 8006ecc:	ee38 0b40 	vsub.f64	d0, d8, d0
 8006ed0:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8006ed4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ed8:	ec59 8b10 	vmov	r8, r9, d0
 8006edc:	d1c7      	bne.n	8006e6e <_strtod_l+0x8f6>
 8006ede:	e5f8      	b.n	8006ad2 <_strtod_l+0x55a>
 8006ee0:	4631      	mov	r1, r6
 8006ee2:	4628      	mov	r0, r5
 8006ee4:	f7ff faba 	bl	800645c <__ratio>
 8006ee8:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8006eec:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8006ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ef4:	d85f      	bhi.n	8006fb6 <_strtod_l+0xa3e>
 8006ef6:	f1ba 0f00 	cmp.w	sl, #0
 8006efa:	d166      	bne.n	8006fca <_strtod_l+0xa52>
 8006efc:	f1b8 0f00 	cmp.w	r8, #0
 8006f00:	d14d      	bne.n	8006f9e <_strtod_l+0xa26>
 8006f02:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f06:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d162      	bne.n	8006fd4 <_strtod_l+0xa5c>
 8006f0e:	eeb4 0bcd 	vcmpe.f64	d0, d13
 8006f12:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8006f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f1a:	d401      	bmi.n	8006f20 <_strtod_l+0x9a8>
 8006f1c:	ee20 db0d 	vmul.f64	d13, d0, d13
 8006f20:	eeb1 cb4d 	vneg.f64	d12, d13
 8006f24:	4869      	ldr	r0, [pc, #420]	; (80070cc <_strtod_l+0xb54>)
 8006f26:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 80070d8 <_strtod_l+0xb60>
 8006f2a:	ea0b 0100 	and.w	r1, fp, r0
 8006f2e:	4561      	cmp	r1, ip
 8006f30:	ec53 2b1c 	vmov	r2, r3, d12
 8006f34:	d17a      	bne.n	800702c <_strtod_l+0xab4>
 8006f36:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8006f3a:	ec49 8b10 	vmov	d0, r8, r9
 8006f3e:	910a      	str	r1, [sp, #40]	; 0x28
 8006f40:	f7ff f9c2 	bl	80062c8 <__ulp>
 8006f44:	ec49 8b1e 	vmov	d14, r8, r9
 8006f48:	4860      	ldr	r0, [pc, #384]	; (80070cc <_strtod_l+0xb54>)
 8006f4a:	eea0 eb0c 	vfma.f64	d14, d0, d12
 8006f4e:	ee1e 3a90 	vmov	r3, s29
 8006f52:	4a60      	ldr	r2, [pc, #384]	; (80070d4 <_strtod_l+0xb5c>)
 8006f54:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006f56:	4018      	ands	r0, r3
 8006f58:	4290      	cmp	r0, r2
 8006f5a:	ec59 8b1e 	vmov	r8, r9, d14
 8006f5e:	d93c      	bls.n	8006fda <_strtod_l+0xa62>
 8006f60:	ee18 2a90 	vmov	r2, s17
 8006f64:	4b5a      	ldr	r3, [pc, #360]	; (80070d0 <_strtod_l+0xb58>)
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d104      	bne.n	8006f74 <_strtod_l+0x9fc>
 8006f6a:	ee18 3a10 	vmov	r3, s16
 8006f6e:	3301      	adds	r3, #1
 8006f70:	f43f ad40 	beq.w	80069f4 <_strtod_l+0x47c>
 8006f74:	f8df 9158 	ldr.w	r9, [pc, #344]	; 80070d0 <_strtod_l+0xb58>
 8006f78:	f04f 38ff 	mov.w	r8, #4294967295
 8006f7c:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006f7e:	4620      	mov	r0, r4
 8006f80:	f7fe fe76 	bl	8005c70 <_Bfree>
 8006f84:	4639      	mov	r1, r7
 8006f86:	4620      	mov	r0, r4
 8006f88:	f7fe fe72 	bl	8005c70 <_Bfree>
 8006f8c:	4631      	mov	r1, r6
 8006f8e:	4620      	mov	r0, r4
 8006f90:	f7fe fe6e 	bl	8005c70 <_Bfree>
 8006f94:	4629      	mov	r1, r5
 8006f96:	4620      	mov	r0, r4
 8006f98:	f7fe fe6a 	bl	8005c70 <_Bfree>
 8006f9c:	e609      	b.n	8006bb2 <_strtod_l+0x63a>
 8006f9e:	f1b8 0f01 	cmp.w	r8, #1
 8006fa2:	d103      	bne.n	8006fac <_strtod_l+0xa34>
 8006fa4:	f1b9 0f00 	cmp.w	r9, #0
 8006fa8:	f43f ad93 	beq.w	8006ad2 <_strtod_l+0x55a>
 8006fac:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 8006fb0:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8006fb4:	e7b6      	b.n	8006f24 <_strtod_l+0x9ac>
 8006fb6:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8006fba:	ee20 db0d 	vmul.f64	d13, d0, d13
 8006fbe:	f1ba 0f00 	cmp.w	sl, #0
 8006fc2:	d0ad      	beq.n	8006f20 <_strtod_l+0x9a8>
 8006fc4:	eeb0 cb4d 	vmov.f64	d12, d13
 8006fc8:	e7ac      	b.n	8006f24 <_strtod_l+0x9ac>
 8006fca:	eeb7 cb00 	vmov.f64	d12, #112	; 0x3f800000  1.0
 8006fce:	eeb0 db4c 	vmov.f64	d13, d12
 8006fd2:	e7a7      	b.n	8006f24 <_strtod_l+0x9ac>
 8006fd4:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 8006fd8:	e7a4      	b.n	8006f24 <_strtod_l+0x9ac>
 8006fda:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8006fde:	9b05      	ldr	r3, [sp, #20]
 8006fe0:	46cb      	mov	fp, r9
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d1ca      	bne.n	8006f7c <_strtod_l+0xa04>
 8006fe6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006fea:	0d1b      	lsrs	r3, r3, #20
 8006fec:	051b      	lsls	r3, r3, #20
 8006fee:	4299      	cmp	r1, r3
 8006ff0:	d1c4      	bne.n	8006f7c <_strtod_l+0xa04>
 8006ff2:	ec51 0b1d 	vmov	r0, r1, d13
 8006ff6:	f7f9 fb4f 	bl	8000698 <__aeabi_d2lz>
 8006ffa:	f7f9 fb07 	bl	800060c <__aeabi_l2d>
 8006ffe:	f3c9 0b13 	ubfx	fp, r9, #0, #20
 8007002:	ec41 0b17 	vmov	d7, r0, r1
 8007006:	ea4b 0b08 	orr.w	fp, fp, r8
 800700a:	ea5b 0b0a 	orrs.w	fp, fp, sl
 800700e:	ee3d db47 	vsub.f64	d13, d13, d7
 8007012:	d03c      	beq.n	800708e <_strtod_l+0xb16>
 8007014:	eeb4 dbca 	vcmpe.f64	d13, d10
 8007018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800701c:	f53f acf4 	bmi.w	8006a08 <_strtod_l+0x490>
 8007020:	eeb4 dbcb 	vcmpe.f64	d13, d11
 8007024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007028:	dda8      	ble.n	8006f7c <_strtod_l+0xa04>
 800702a:	e4ed      	b.n	8006a08 <_strtod_l+0x490>
 800702c:	9805      	ldr	r0, [sp, #20]
 800702e:	b1f0      	cbz	r0, 800706e <_strtod_l+0xaf6>
 8007030:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8007034:	d81b      	bhi.n	800706e <_strtod_l+0xaf6>
 8007036:	ed9f 7b22 	vldr	d7, [pc, #136]	; 80070c0 <_strtod_l+0xb48>
 800703a:	eeb4 dbc7 	vcmpe.f64	d13, d7
 800703e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007042:	d811      	bhi.n	8007068 <_strtod_l+0xaf0>
 8007044:	eebc dbcd 	vcvt.u32.f64	s26, d13
 8007048:	ee1d 3a10 	vmov	r3, s26
 800704c:	2b01      	cmp	r3, #1
 800704e:	bf38      	it	cc
 8007050:	2301      	movcc	r3, #1
 8007052:	ee0d 3a10 	vmov	s26, r3
 8007056:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 800705a:	f1ba 0f00 	cmp.w	sl, #0
 800705e:	d113      	bne.n	8007088 <_strtod_l+0xb10>
 8007060:	eeb1 7b4d 	vneg.f64	d7, d13
 8007064:	ec53 2b17 	vmov	r2, r3, d7
 8007068:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 800706c:	1a43      	subs	r3, r0, r1
 800706e:	eeb0 0b48 	vmov.f64	d0, d8
 8007072:	ec43 2b1c 	vmov	d12, r2, r3
 8007076:	910a      	str	r1, [sp, #40]	; 0x28
 8007078:	f7ff f926 	bl	80062c8 <__ulp>
 800707c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800707e:	eeac 8b00 	vfma.f64	d8, d12, d0
 8007082:	ec59 8b18 	vmov	r8, r9, d8
 8007086:	e7aa      	b.n	8006fde <_strtod_l+0xa66>
 8007088:	eeb0 7b4d 	vmov.f64	d7, d13
 800708c:	e7ea      	b.n	8007064 <_strtod_l+0xaec>
 800708e:	eeb4 dbc9 	vcmpe.f64	d13, d9
 8007092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007096:	f57f af71 	bpl.w	8006f7c <_strtod_l+0xa04>
 800709a:	e4b5      	b.n	8006a08 <_strtod_l+0x490>
 800709c:	2300      	movs	r3, #0
 800709e:	9308      	str	r3, [sp, #32]
 80070a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80070a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80070a4:	6013      	str	r3, [r2, #0]
 80070a6:	f7ff baa6 	b.w	80065f6 <_strtod_l+0x7e>
 80070aa:	2a65      	cmp	r2, #101	; 0x65
 80070ac:	f43f aba2 	beq.w	80067f4 <_strtod_l+0x27c>
 80070b0:	2a45      	cmp	r2, #69	; 0x45
 80070b2:	f43f ab9f 	beq.w	80067f4 <_strtod_l+0x27c>
 80070b6:	2101      	movs	r1, #1
 80070b8:	f7ff bbd8 	b.w	800686c <_strtod_l+0x2f4>
 80070bc:	f3af 8000 	nop.w
 80070c0:	ffc00000 	.word	0xffc00000
 80070c4:	41dfffff 	.word	0x41dfffff
 80070c8:	000fffff 	.word	0x000fffff
 80070cc:	7ff00000 	.word	0x7ff00000
 80070d0:	7fefffff 	.word	0x7fefffff
 80070d4:	7c9fffff 	.word	0x7c9fffff
 80070d8:	7fe00000 	.word	0x7fe00000

080070dc <_strtod_r>:
 80070dc:	4b01      	ldr	r3, [pc, #4]	; (80070e4 <_strtod_r+0x8>)
 80070de:	f7ff ba4b 	b.w	8006578 <_strtod_l>
 80070e2:	bf00      	nop
 80070e4:	200000b8 	.word	0x200000b8

080070e8 <_strtol_l.constprop.0>:
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070ee:	d001      	beq.n	80070f4 <_strtol_l.constprop.0+0xc>
 80070f0:	2b24      	cmp	r3, #36	; 0x24
 80070f2:	d906      	bls.n	8007102 <_strtol_l.constprop.0+0x1a>
 80070f4:	f7fd fe54 	bl	8004da0 <__errno>
 80070f8:	2316      	movs	r3, #22
 80070fa:	6003      	str	r3, [r0, #0]
 80070fc:	2000      	movs	r0, #0
 80070fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007102:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80071e8 <_strtol_l.constprop.0+0x100>
 8007106:	460d      	mov	r5, r1
 8007108:	462e      	mov	r6, r5
 800710a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800710e:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8007112:	f017 0708 	ands.w	r7, r7, #8
 8007116:	d1f7      	bne.n	8007108 <_strtol_l.constprop.0+0x20>
 8007118:	2c2d      	cmp	r4, #45	; 0x2d
 800711a:	d132      	bne.n	8007182 <_strtol_l.constprop.0+0x9a>
 800711c:	782c      	ldrb	r4, [r5, #0]
 800711e:	2701      	movs	r7, #1
 8007120:	1cb5      	adds	r5, r6, #2
 8007122:	2b00      	cmp	r3, #0
 8007124:	d05b      	beq.n	80071de <_strtol_l.constprop.0+0xf6>
 8007126:	2b10      	cmp	r3, #16
 8007128:	d109      	bne.n	800713e <_strtol_l.constprop.0+0x56>
 800712a:	2c30      	cmp	r4, #48	; 0x30
 800712c:	d107      	bne.n	800713e <_strtol_l.constprop.0+0x56>
 800712e:	782c      	ldrb	r4, [r5, #0]
 8007130:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007134:	2c58      	cmp	r4, #88	; 0x58
 8007136:	d14d      	bne.n	80071d4 <_strtol_l.constprop.0+0xec>
 8007138:	786c      	ldrb	r4, [r5, #1]
 800713a:	2310      	movs	r3, #16
 800713c:	3502      	adds	r5, #2
 800713e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007142:	f108 38ff 	add.w	r8, r8, #4294967295
 8007146:	f04f 0e00 	mov.w	lr, #0
 800714a:	fbb8 f9f3 	udiv	r9, r8, r3
 800714e:	4676      	mov	r6, lr
 8007150:	fb03 8a19 	mls	sl, r3, r9, r8
 8007154:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007158:	f1bc 0f09 	cmp.w	ip, #9
 800715c:	d816      	bhi.n	800718c <_strtol_l.constprop.0+0xa4>
 800715e:	4664      	mov	r4, ip
 8007160:	42a3      	cmp	r3, r4
 8007162:	dd24      	ble.n	80071ae <_strtol_l.constprop.0+0xc6>
 8007164:	f1be 3fff 	cmp.w	lr, #4294967295
 8007168:	d008      	beq.n	800717c <_strtol_l.constprop.0+0x94>
 800716a:	45b1      	cmp	r9, r6
 800716c:	d31c      	bcc.n	80071a8 <_strtol_l.constprop.0+0xc0>
 800716e:	d101      	bne.n	8007174 <_strtol_l.constprop.0+0x8c>
 8007170:	45a2      	cmp	sl, r4
 8007172:	db19      	blt.n	80071a8 <_strtol_l.constprop.0+0xc0>
 8007174:	fb06 4603 	mla	r6, r6, r3, r4
 8007178:	f04f 0e01 	mov.w	lr, #1
 800717c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007180:	e7e8      	b.n	8007154 <_strtol_l.constprop.0+0x6c>
 8007182:	2c2b      	cmp	r4, #43	; 0x2b
 8007184:	bf04      	itt	eq
 8007186:	782c      	ldrbeq	r4, [r5, #0]
 8007188:	1cb5      	addeq	r5, r6, #2
 800718a:	e7ca      	b.n	8007122 <_strtol_l.constprop.0+0x3a>
 800718c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007190:	f1bc 0f19 	cmp.w	ip, #25
 8007194:	d801      	bhi.n	800719a <_strtol_l.constprop.0+0xb2>
 8007196:	3c37      	subs	r4, #55	; 0x37
 8007198:	e7e2      	b.n	8007160 <_strtol_l.constprop.0+0x78>
 800719a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800719e:	f1bc 0f19 	cmp.w	ip, #25
 80071a2:	d804      	bhi.n	80071ae <_strtol_l.constprop.0+0xc6>
 80071a4:	3c57      	subs	r4, #87	; 0x57
 80071a6:	e7db      	b.n	8007160 <_strtol_l.constprop.0+0x78>
 80071a8:	f04f 3eff 	mov.w	lr, #4294967295
 80071ac:	e7e6      	b.n	800717c <_strtol_l.constprop.0+0x94>
 80071ae:	f1be 3fff 	cmp.w	lr, #4294967295
 80071b2:	d105      	bne.n	80071c0 <_strtol_l.constprop.0+0xd8>
 80071b4:	2322      	movs	r3, #34	; 0x22
 80071b6:	6003      	str	r3, [r0, #0]
 80071b8:	4646      	mov	r6, r8
 80071ba:	b942      	cbnz	r2, 80071ce <_strtol_l.constprop.0+0xe6>
 80071bc:	4630      	mov	r0, r6
 80071be:	e79e      	b.n	80070fe <_strtol_l.constprop.0+0x16>
 80071c0:	b107      	cbz	r7, 80071c4 <_strtol_l.constprop.0+0xdc>
 80071c2:	4276      	negs	r6, r6
 80071c4:	2a00      	cmp	r2, #0
 80071c6:	d0f9      	beq.n	80071bc <_strtol_l.constprop.0+0xd4>
 80071c8:	f1be 0f00 	cmp.w	lr, #0
 80071cc:	d000      	beq.n	80071d0 <_strtol_l.constprop.0+0xe8>
 80071ce:	1e69      	subs	r1, r5, #1
 80071d0:	6011      	str	r1, [r2, #0]
 80071d2:	e7f3      	b.n	80071bc <_strtol_l.constprop.0+0xd4>
 80071d4:	2430      	movs	r4, #48	; 0x30
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d1b1      	bne.n	800713e <_strtol_l.constprop.0+0x56>
 80071da:	2308      	movs	r3, #8
 80071dc:	e7af      	b.n	800713e <_strtol_l.constprop.0+0x56>
 80071de:	2c30      	cmp	r4, #48	; 0x30
 80071e0:	d0a5      	beq.n	800712e <_strtol_l.constprop.0+0x46>
 80071e2:	230a      	movs	r3, #10
 80071e4:	e7ab      	b.n	800713e <_strtol_l.constprop.0+0x56>
 80071e6:	bf00      	nop
 80071e8:	08008699 	.word	0x08008699

080071ec <_strtol_r>:
 80071ec:	f7ff bf7c 	b.w	80070e8 <_strtol_l.constprop.0>

080071f0 <__ssputs_r>:
 80071f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071f4:	688e      	ldr	r6, [r1, #8]
 80071f6:	461f      	mov	r7, r3
 80071f8:	42be      	cmp	r6, r7
 80071fa:	680b      	ldr	r3, [r1, #0]
 80071fc:	4682      	mov	sl, r0
 80071fe:	460c      	mov	r4, r1
 8007200:	4690      	mov	r8, r2
 8007202:	d82c      	bhi.n	800725e <__ssputs_r+0x6e>
 8007204:	898a      	ldrh	r2, [r1, #12]
 8007206:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800720a:	d026      	beq.n	800725a <__ssputs_r+0x6a>
 800720c:	6965      	ldr	r5, [r4, #20]
 800720e:	6909      	ldr	r1, [r1, #16]
 8007210:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007214:	eba3 0901 	sub.w	r9, r3, r1
 8007218:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800721c:	1c7b      	adds	r3, r7, #1
 800721e:	444b      	add	r3, r9
 8007220:	106d      	asrs	r5, r5, #1
 8007222:	429d      	cmp	r5, r3
 8007224:	bf38      	it	cc
 8007226:	461d      	movcc	r5, r3
 8007228:	0553      	lsls	r3, r2, #21
 800722a:	d527      	bpl.n	800727c <__ssputs_r+0x8c>
 800722c:	4629      	mov	r1, r5
 800722e:	f7fe fc53 	bl	8005ad8 <_malloc_r>
 8007232:	4606      	mov	r6, r0
 8007234:	b360      	cbz	r0, 8007290 <__ssputs_r+0xa0>
 8007236:	6921      	ldr	r1, [r4, #16]
 8007238:	464a      	mov	r2, r9
 800723a:	f000 fa1b 	bl	8007674 <memcpy>
 800723e:	89a3      	ldrh	r3, [r4, #12]
 8007240:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007244:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007248:	81a3      	strh	r3, [r4, #12]
 800724a:	6126      	str	r6, [r4, #16]
 800724c:	6165      	str	r5, [r4, #20]
 800724e:	444e      	add	r6, r9
 8007250:	eba5 0509 	sub.w	r5, r5, r9
 8007254:	6026      	str	r6, [r4, #0]
 8007256:	60a5      	str	r5, [r4, #8]
 8007258:	463e      	mov	r6, r7
 800725a:	42be      	cmp	r6, r7
 800725c:	d900      	bls.n	8007260 <__ssputs_r+0x70>
 800725e:	463e      	mov	r6, r7
 8007260:	6820      	ldr	r0, [r4, #0]
 8007262:	4632      	mov	r2, r6
 8007264:	4641      	mov	r1, r8
 8007266:	f000 f9c9 	bl	80075fc <memmove>
 800726a:	68a3      	ldr	r3, [r4, #8]
 800726c:	1b9b      	subs	r3, r3, r6
 800726e:	60a3      	str	r3, [r4, #8]
 8007270:	6823      	ldr	r3, [r4, #0]
 8007272:	4433      	add	r3, r6
 8007274:	6023      	str	r3, [r4, #0]
 8007276:	2000      	movs	r0, #0
 8007278:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800727c:	462a      	mov	r2, r5
 800727e:	f000 fdac 	bl	8007dda <_realloc_r>
 8007282:	4606      	mov	r6, r0
 8007284:	2800      	cmp	r0, #0
 8007286:	d1e0      	bne.n	800724a <__ssputs_r+0x5a>
 8007288:	6921      	ldr	r1, [r4, #16]
 800728a:	4650      	mov	r0, sl
 800728c:	f7fe fbb0 	bl	80059f0 <_free_r>
 8007290:	230c      	movs	r3, #12
 8007292:	f8ca 3000 	str.w	r3, [sl]
 8007296:	89a3      	ldrh	r3, [r4, #12]
 8007298:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800729c:	81a3      	strh	r3, [r4, #12]
 800729e:	f04f 30ff 	mov.w	r0, #4294967295
 80072a2:	e7e9      	b.n	8007278 <__ssputs_r+0x88>

080072a4 <_svfiprintf_r>:
 80072a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072a8:	4698      	mov	r8, r3
 80072aa:	898b      	ldrh	r3, [r1, #12]
 80072ac:	061b      	lsls	r3, r3, #24
 80072ae:	b09d      	sub	sp, #116	; 0x74
 80072b0:	4607      	mov	r7, r0
 80072b2:	460d      	mov	r5, r1
 80072b4:	4614      	mov	r4, r2
 80072b6:	d50e      	bpl.n	80072d6 <_svfiprintf_r+0x32>
 80072b8:	690b      	ldr	r3, [r1, #16]
 80072ba:	b963      	cbnz	r3, 80072d6 <_svfiprintf_r+0x32>
 80072bc:	2140      	movs	r1, #64	; 0x40
 80072be:	f7fe fc0b 	bl	8005ad8 <_malloc_r>
 80072c2:	6028      	str	r0, [r5, #0]
 80072c4:	6128      	str	r0, [r5, #16]
 80072c6:	b920      	cbnz	r0, 80072d2 <_svfiprintf_r+0x2e>
 80072c8:	230c      	movs	r3, #12
 80072ca:	603b      	str	r3, [r7, #0]
 80072cc:	f04f 30ff 	mov.w	r0, #4294967295
 80072d0:	e0d0      	b.n	8007474 <_svfiprintf_r+0x1d0>
 80072d2:	2340      	movs	r3, #64	; 0x40
 80072d4:	616b      	str	r3, [r5, #20]
 80072d6:	2300      	movs	r3, #0
 80072d8:	9309      	str	r3, [sp, #36]	; 0x24
 80072da:	2320      	movs	r3, #32
 80072dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80072e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80072e4:	2330      	movs	r3, #48	; 0x30
 80072e6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800748c <_svfiprintf_r+0x1e8>
 80072ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80072ee:	f04f 0901 	mov.w	r9, #1
 80072f2:	4623      	mov	r3, r4
 80072f4:	469a      	mov	sl, r3
 80072f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072fa:	b10a      	cbz	r2, 8007300 <_svfiprintf_r+0x5c>
 80072fc:	2a25      	cmp	r2, #37	; 0x25
 80072fe:	d1f9      	bne.n	80072f4 <_svfiprintf_r+0x50>
 8007300:	ebba 0b04 	subs.w	fp, sl, r4
 8007304:	d00b      	beq.n	800731e <_svfiprintf_r+0x7a>
 8007306:	465b      	mov	r3, fp
 8007308:	4622      	mov	r2, r4
 800730a:	4629      	mov	r1, r5
 800730c:	4638      	mov	r0, r7
 800730e:	f7ff ff6f 	bl	80071f0 <__ssputs_r>
 8007312:	3001      	adds	r0, #1
 8007314:	f000 80a9 	beq.w	800746a <_svfiprintf_r+0x1c6>
 8007318:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800731a:	445a      	add	r2, fp
 800731c:	9209      	str	r2, [sp, #36]	; 0x24
 800731e:	f89a 3000 	ldrb.w	r3, [sl]
 8007322:	2b00      	cmp	r3, #0
 8007324:	f000 80a1 	beq.w	800746a <_svfiprintf_r+0x1c6>
 8007328:	2300      	movs	r3, #0
 800732a:	f04f 32ff 	mov.w	r2, #4294967295
 800732e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007332:	f10a 0a01 	add.w	sl, sl, #1
 8007336:	9304      	str	r3, [sp, #16]
 8007338:	9307      	str	r3, [sp, #28]
 800733a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800733e:	931a      	str	r3, [sp, #104]	; 0x68
 8007340:	4654      	mov	r4, sl
 8007342:	2205      	movs	r2, #5
 8007344:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007348:	4850      	ldr	r0, [pc, #320]	; (800748c <_svfiprintf_r+0x1e8>)
 800734a:	f7f8 ff79 	bl	8000240 <memchr>
 800734e:	9a04      	ldr	r2, [sp, #16]
 8007350:	b9d8      	cbnz	r0, 800738a <_svfiprintf_r+0xe6>
 8007352:	06d0      	lsls	r0, r2, #27
 8007354:	bf44      	itt	mi
 8007356:	2320      	movmi	r3, #32
 8007358:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800735c:	0711      	lsls	r1, r2, #28
 800735e:	bf44      	itt	mi
 8007360:	232b      	movmi	r3, #43	; 0x2b
 8007362:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007366:	f89a 3000 	ldrb.w	r3, [sl]
 800736a:	2b2a      	cmp	r3, #42	; 0x2a
 800736c:	d015      	beq.n	800739a <_svfiprintf_r+0xf6>
 800736e:	9a07      	ldr	r2, [sp, #28]
 8007370:	4654      	mov	r4, sl
 8007372:	2000      	movs	r0, #0
 8007374:	f04f 0c0a 	mov.w	ip, #10
 8007378:	4621      	mov	r1, r4
 800737a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800737e:	3b30      	subs	r3, #48	; 0x30
 8007380:	2b09      	cmp	r3, #9
 8007382:	d94d      	bls.n	8007420 <_svfiprintf_r+0x17c>
 8007384:	b1b0      	cbz	r0, 80073b4 <_svfiprintf_r+0x110>
 8007386:	9207      	str	r2, [sp, #28]
 8007388:	e014      	b.n	80073b4 <_svfiprintf_r+0x110>
 800738a:	eba0 0308 	sub.w	r3, r0, r8
 800738e:	fa09 f303 	lsl.w	r3, r9, r3
 8007392:	4313      	orrs	r3, r2
 8007394:	9304      	str	r3, [sp, #16]
 8007396:	46a2      	mov	sl, r4
 8007398:	e7d2      	b.n	8007340 <_svfiprintf_r+0x9c>
 800739a:	9b03      	ldr	r3, [sp, #12]
 800739c:	1d19      	adds	r1, r3, #4
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	9103      	str	r1, [sp, #12]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	bfbb      	ittet	lt
 80073a6:	425b      	neglt	r3, r3
 80073a8:	f042 0202 	orrlt.w	r2, r2, #2
 80073ac:	9307      	strge	r3, [sp, #28]
 80073ae:	9307      	strlt	r3, [sp, #28]
 80073b0:	bfb8      	it	lt
 80073b2:	9204      	strlt	r2, [sp, #16]
 80073b4:	7823      	ldrb	r3, [r4, #0]
 80073b6:	2b2e      	cmp	r3, #46	; 0x2e
 80073b8:	d10c      	bne.n	80073d4 <_svfiprintf_r+0x130>
 80073ba:	7863      	ldrb	r3, [r4, #1]
 80073bc:	2b2a      	cmp	r3, #42	; 0x2a
 80073be:	d134      	bne.n	800742a <_svfiprintf_r+0x186>
 80073c0:	9b03      	ldr	r3, [sp, #12]
 80073c2:	1d1a      	adds	r2, r3, #4
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	9203      	str	r2, [sp, #12]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	bfb8      	it	lt
 80073cc:	f04f 33ff 	movlt.w	r3, #4294967295
 80073d0:	3402      	adds	r4, #2
 80073d2:	9305      	str	r3, [sp, #20]
 80073d4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800749c <_svfiprintf_r+0x1f8>
 80073d8:	7821      	ldrb	r1, [r4, #0]
 80073da:	2203      	movs	r2, #3
 80073dc:	4650      	mov	r0, sl
 80073de:	f7f8 ff2f 	bl	8000240 <memchr>
 80073e2:	b138      	cbz	r0, 80073f4 <_svfiprintf_r+0x150>
 80073e4:	9b04      	ldr	r3, [sp, #16]
 80073e6:	eba0 000a 	sub.w	r0, r0, sl
 80073ea:	2240      	movs	r2, #64	; 0x40
 80073ec:	4082      	lsls	r2, r0
 80073ee:	4313      	orrs	r3, r2
 80073f0:	3401      	adds	r4, #1
 80073f2:	9304      	str	r3, [sp, #16]
 80073f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073f8:	4825      	ldr	r0, [pc, #148]	; (8007490 <_svfiprintf_r+0x1ec>)
 80073fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80073fe:	2206      	movs	r2, #6
 8007400:	f7f8 ff1e 	bl	8000240 <memchr>
 8007404:	2800      	cmp	r0, #0
 8007406:	d038      	beq.n	800747a <_svfiprintf_r+0x1d6>
 8007408:	4b22      	ldr	r3, [pc, #136]	; (8007494 <_svfiprintf_r+0x1f0>)
 800740a:	bb1b      	cbnz	r3, 8007454 <_svfiprintf_r+0x1b0>
 800740c:	9b03      	ldr	r3, [sp, #12]
 800740e:	3307      	adds	r3, #7
 8007410:	f023 0307 	bic.w	r3, r3, #7
 8007414:	3308      	adds	r3, #8
 8007416:	9303      	str	r3, [sp, #12]
 8007418:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800741a:	4433      	add	r3, r6
 800741c:	9309      	str	r3, [sp, #36]	; 0x24
 800741e:	e768      	b.n	80072f2 <_svfiprintf_r+0x4e>
 8007420:	fb0c 3202 	mla	r2, ip, r2, r3
 8007424:	460c      	mov	r4, r1
 8007426:	2001      	movs	r0, #1
 8007428:	e7a6      	b.n	8007378 <_svfiprintf_r+0xd4>
 800742a:	2300      	movs	r3, #0
 800742c:	3401      	adds	r4, #1
 800742e:	9305      	str	r3, [sp, #20]
 8007430:	4619      	mov	r1, r3
 8007432:	f04f 0c0a 	mov.w	ip, #10
 8007436:	4620      	mov	r0, r4
 8007438:	f810 2b01 	ldrb.w	r2, [r0], #1
 800743c:	3a30      	subs	r2, #48	; 0x30
 800743e:	2a09      	cmp	r2, #9
 8007440:	d903      	bls.n	800744a <_svfiprintf_r+0x1a6>
 8007442:	2b00      	cmp	r3, #0
 8007444:	d0c6      	beq.n	80073d4 <_svfiprintf_r+0x130>
 8007446:	9105      	str	r1, [sp, #20]
 8007448:	e7c4      	b.n	80073d4 <_svfiprintf_r+0x130>
 800744a:	fb0c 2101 	mla	r1, ip, r1, r2
 800744e:	4604      	mov	r4, r0
 8007450:	2301      	movs	r3, #1
 8007452:	e7f0      	b.n	8007436 <_svfiprintf_r+0x192>
 8007454:	ab03      	add	r3, sp, #12
 8007456:	9300      	str	r3, [sp, #0]
 8007458:	462a      	mov	r2, r5
 800745a:	4b0f      	ldr	r3, [pc, #60]	; (8007498 <_svfiprintf_r+0x1f4>)
 800745c:	a904      	add	r1, sp, #16
 800745e:	4638      	mov	r0, r7
 8007460:	f7fc fd8a 	bl	8003f78 <_printf_float>
 8007464:	1c42      	adds	r2, r0, #1
 8007466:	4606      	mov	r6, r0
 8007468:	d1d6      	bne.n	8007418 <_svfiprintf_r+0x174>
 800746a:	89ab      	ldrh	r3, [r5, #12]
 800746c:	065b      	lsls	r3, r3, #25
 800746e:	f53f af2d 	bmi.w	80072cc <_svfiprintf_r+0x28>
 8007472:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007474:	b01d      	add	sp, #116	; 0x74
 8007476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800747a:	ab03      	add	r3, sp, #12
 800747c:	9300      	str	r3, [sp, #0]
 800747e:	462a      	mov	r2, r5
 8007480:	4b05      	ldr	r3, [pc, #20]	; (8007498 <_svfiprintf_r+0x1f4>)
 8007482:	a904      	add	r1, sp, #16
 8007484:	4638      	mov	r0, r7
 8007486:	f7fc ffff 	bl	8004488 <_printf_i>
 800748a:	e7eb      	b.n	8007464 <_svfiprintf_r+0x1c0>
 800748c:	08008799 	.word	0x08008799
 8007490:	080087a3 	.word	0x080087a3
 8007494:	08003f79 	.word	0x08003f79
 8007498:	080071f1 	.word	0x080071f1
 800749c:	0800879f 	.word	0x0800879f

080074a0 <__sflush_r>:
 80074a0:	898a      	ldrh	r2, [r1, #12]
 80074a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074a6:	4605      	mov	r5, r0
 80074a8:	0710      	lsls	r0, r2, #28
 80074aa:	460c      	mov	r4, r1
 80074ac:	d458      	bmi.n	8007560 <__sflush_r+0xc0>
 80074ae:	684b      	ldr	r3, [r1, #4]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	dc05      	bgt.n	80074c0 <__sflush_r+0x20>
 80074b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	dc02      	bgt.n	80074c0 <__sflush_r+0x20>
 80074ba:	2000      	movs	r0, #0
 80074bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074c2:	2e00      	cmp	r6, #0
 80074c4:	d0f9      	beq.n	80074ba <__sflush_r+0x1a>
 80074c6:	2300      	movs	r3, #0
 80074c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80074cc:	682f      	ldr	r7, [r5, #0]
 80074ce:	6a21      	ldr	r1, [r4, #32]
 80074d0:	602b      	str	r3, [r5, #0]
 80074d2:	d032      	beq.n	800753a <__sflush_r+0x9a>
 80074d4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80074d6:	89a3      	ldrh	r3, [r4, #12]
 80074d8:	075a      	lsls	r2, r3, #29
 80074da:	d505      	bpl.n	80074e8 <__sflush_r+0x48>
 80074dc:	6863      	ldr	r3, [r4, #4]
 80074de:	1ac0      	subs	r0, r0, r3
 80074e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80074e2:	b10b      	cbz	r3, 80074e8 <__sflush_r+0x48>
 80074e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80074e6:	1ac0      	subs	r0, r0, r3
 80074e8:	2300      	movs	r3, #0
 80074ea:	4602      	mov	r2, r0
 80074ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80074ee:	6a21      	ldr	r1, [r4, #32]
 80074f0:	4628      	mov	r0, r5
 80074f2:	47b0      	blx	r6
 80074f4:	1c43      	adds	r3, r0, #1
 80074f6:	89a3      	ldrh	r3, [r4, #12]
 80074f8:	d106      	bne.n	8007508 <__sflush_r+0x68>
 80074fa:	6829      	ldr	r1, [r5, #0]
 80074fc:	291d      	cmp	r1, #29
 80074fe:	d82b      	bhi.n	8007558 <__sflush_r+0xb8>
 8007500:	4a29      	ldr	r2, [pc, #164]	; (80075a8 <__sflush_r+0x108>)
 8007502:	410a      	asrs	r2, r1
 8007504:	07d6      	lsls	r6, r2, #31
 8007506:	d427      	bmi.n	8007558 <__sflush_r+0xb8>
 8007508:	2200      	movs	r2, #0
 800750a:	6062      	str	r2, [r4, #4]
 800750c:	04d9      	lsls	r1, r3, #19
 800750e:	6922      	ldr	r2, [r4, #16]
 8007510:	6022      	str	r2, [r4, #0]
 8007512:	d504      	bpl.n	800751e <__sflush_r+0x7e>
 8007514:	1c42      	adds	r2, r0, #1
 8007516:	d101      	bne.n	800751c <__sflush_r+0x7c>
 8007518:	682b      	ldr	r3, [r5, #0]
 800751a:	b903      	cbnz	r3, 800751e <__sflush_r+0x7e>
 800751c:	6560      	str	r0, [r4, #84]	; 0x54
 800751e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007520:	602f      	str	r7, [r5, #0]
 8007522:	2900      	cmp	r1, #0
 8007524:	d0c9      	beq.n	80074ba <__sflush_r+0x1a>
 8007526:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800752a:	4299      	cmp	r1, r3
 800752c:	d002      	beq.n	8007534 <__sflush_r+0x94>
 800752e:	4628      	mov	r0, r5
 8007530:	f7fe fa5e 	bl	80059f0 <_free_r>
 8007534:	2000      	movs	r0, #0
 8007536:	6360      	str	r0, [r4, #52]	; 0x34
 8007538:	e7c0      	b.n	80074bc <__sflush_r+0x1c>
 800753a:	2301      	movs	r3, #1
 800753c:	4628      	mov	r0, r5
 800753e:	47b0      	blx	r6
 8007540:	1c41      	adds	r1, r0, #1
 8007542:	d1c8      	bne.n	80074d6 <__sflush_r+0x36>
 8007544:	682b      	ldr	r3, [r5, #0]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d0c5      	beq.n	80074d6 <__sflush_r+0x36>
 800754a:	2b1d      	cmp	r3, #29
 800754c:	d001      	beq.n	8007552 <__sflush_r+0xb2>
 800754e:	2b16      	cmp	r3, #22
 8007550:	d101      	bne.n	8007556 <__sflush_r+0xb6>
 8007552:	602f      	str	r7, [r5, #0]
 8007554:	e7b1      	b.n	80074ba <__sflush_r+0x1a>
 8007556:	89a3      	ldrh	r3, [r4, #12]
 8007558:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800755c:	81a3      	strh	r3, [r4, #12]
 800755e:	e7ad      	b.n	80074bc <__sflush_r+0x1c>
 8007560:	690f      	ldr	r7, [r1, #16]
 8007562:	2f00      	cmp	r7, #0
 8007564:	d0a9      	beq.n	80074ba <__sflush_r+0x1a>
 8007566:	0793      	lsls	r3, r2, #30
 8007568:	680e      	ldr	r6, [r1, #0]
 800756a:	bf08      	it	eq
 800756c:	694b      	ldreq	r3, [r1, #20]
 800756e:	600f      	str	r7, [r1, #0]
 8007570:	bf18      	it	ne
 8007572:	2300      	movne	r3, #0
 8007574:	eba6 0807 	sub.w	r8, r6, r7
 8007578:	608b      	str	r3, [r1, #8]
 800757a:	f1b8 0f00 	cmp.w	r8, #0
 800757e:	dd9c      	ble.n	80074ba <__sflush_r+0x1a>
 8007580:	6a21      	ldr	r1, [r4, #32]
 8007582:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007584:	4643      	mov	r3, r8
 8007586:	463a      	mov	r2, r7
 8007588:	4628      	mov	r0, r5
 800758a:	47b0      	blx	r6
 800758c:	2800      	cmp	r0, #0
 800758e:	dc06      	bgt.n	800759e <__sflush_r+0xfe>
 8007590:	89a3      	ldrh	r3, [r4, #12]
 8007592:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007596:	81a3      	strh	r3, [r4, #12]
 8007598:	f04f 30ff 	mov.w	r0, #4294967295
 800759c:	e78e      	b.n	80074bc <__sflush_r+0x1c>
 800759e:	4407      	add	r7, r0
 80075a0:	eba8 0800 	sub.w	r8, r8, r0
 80075a4:	e7e9      	b.n	800757a <__sflush_r+0xda>
 80075a6:	bf00      	nop
 80075a8:	dfbffffe 	.word	0xdfbffffe

080075ac <_fflush_r>:
 80075ac:	b538      	push	{r3, r4, r5, lr}
 80075ae:	690b      	ldr	r3, [r1, #16]
 80075b0:	4605      	mov	r5, r0
 80075b2:	460c      	mov	r4, r1
 80075b4:	b913      	cbnz	r3, 80075bc <_fflush_r+0x10>
 80075b6:	2500      	movs	r5, #0
 80075b8:	4628      	mov	r0, r5
 80075ba:	bd38      	pop	{r3, r4, r5, pc}
 80075bc:	b118      	cbz	r0, 80075c6 <_fflush_r+0x1a>
 80075be:	6a03      	ldr	r3, [r0, #32]
 80075c0:	b90b      	cbnz	r3, 80075c6 <_fflush_r+0x1a>
 80075c2:	f7fd fb01 	bl	8004bc8 <__sinit>
 80075c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d0f3      	beq.n	80075b6 <_fflush_r+0xa>
 80075ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80075d0:	07d0      	lsls	r0, r2, #31
 80075d2:	d404      	bmi.n	80075de <_fflush_r+0x32>
 80075d4:	0599      	lsls	r1, r3, #22
 80075d6:	d402      	bmi.n	80075de <_fflush_r+0x32>
 80075d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075da:	f7fd fc0b 	bl	8004df4 <__retarget_lock_acquire_recursive>
 80075de:	4628      	mov	r0, r5
 80075e0:	4621      	mov	r1, r4
 80075e2:	f7ff ff5d 	bl	80074a0 <__sflush_r>
 80075e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80075e8:	07da      	lsls	r2, r3, #31
 80075ea:	4605      	mov	r5, r0
 80075ec:	d4e4      	bmi.n	80075b8 <_fflush_r+0xc>
 80075ee:	89a3      	ldrh	r3, [r4, #12]
 80075f0:	059b      	lsls	r3, r3, #22
 80075f2:	d4e1      	bmi.n	80075b8 <_fflush_r+0xc>
 80075f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075f6:	f7fd fbfe 	bl	8004df6 <__retarget_lock_release_recursive>
 80075fa:	e7dd      	b.n	80075b8 <_fflush_r+0xc>

080075fc <memmove>:
 80075fc:	4288      	cmp	r0, r1
 80075fe:	b510      	push	{r4, lr}
 8007600:	eb01 0402 	add.w	r4, r1, r2
 8007604:	d902      	bls.n	800760c <memmove+0x10>
 8007606:	4284      	cmp	r4, r0
 8007608:	4623      	mov	r3, r4
 800760a:	d807      	bhi.n	800761c <memmove+0x20>
 800760c:	1e43      	subs	r3, r0, #1
 800760e:	42a1      	cmp	r1, r4
 8007610:	d008      	beq.n	8007624 <memmove+0x28>
 8007612:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007616:	f803 2f01 	strb.w	r2, [r3, #1]!
 800761a:	e7f8      	b.n	800760e <memmove+0x12>
 800761c:	4402      	add	r2, r0
 800761e:	4601      	mov	r1, r0
 8007620:	428a      	cmp	r2, r1
 8007622:	d100      	bne.n	8007626 <memmove+0x2a>
 8007624:	bd10      	pop	{r4, pc}
 8007626:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800762a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800762e:	e7f7      	b.n	8007620 <memmove+0x24>

08007630 <strncmp>:
 8007630:	b510      	push	{r4, lr}
 8007632:	b16a      	cbz	r2, 8007650 <strncmp+0x20>
 8007634:	3901      	subs	r1, #1
 8007636:	1884      	adds	r4, r0, r2
 8007638:	f810 2b01 	ldrb.w	r2, [r0], #1
 800763c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007640:	429a      	cmp	r2, r3
 8007642:	d103      	bne.n	800764c <strncmp+0x1c>
 8007644:	42a0      	cmp	r0, r4
 8007646:	d001      	beq.n	800764c <strncmp+0x1c>
 8007648:	2a00      	cmp	r2, #0
 800764a:	d1f5      	bne.n	8007638 <strncmp+0x8>
 800764c:	1ad0      	subs	r0, r2, r3
 800764e:	bd10      	pop	{r4, pc}
 8007650:	4610      	mov	r0, r2
 8007652:	e7fc      	b.n	800764e <strncmp+0x1e>

08007654 <_sbrk_r>:
 8007654:	b538      	push	{r3, r4, r5, lr}
 8007656:	4d06      	ldr	r5, [pc, #24]	; (8007670 <_sbrk_r+0x1c>)
 8007658:	2300      	movs	r3, #0
 800765a:	4604      	mov	r4, r0
 800765c:	4608      	mov	r0, r1
 800765e:	602b      	str	r3, [r5, #0]
 8007660:	f7f9 fd5c 	bl	800111c <_sbrk>
 8007664:	1c43      	adds	r3, r0, #1
 8007666:	d102      	bne.n	800766e <_sbrk_r+0x1a>
 8007668:	682b      	ldr	r3, [r5, #0]
 800766a:	b103      	cbz	r3, 800766e <_sbrk_r+0x1a>
 800766c:	6023      	str	r3, [r4, #0]
 800766e:	bd38      	pop	{r3, r4, r5, pc}
 8007670:	200004d4 	.word	0x200004d4

08007674 <memcpy>:
 8007674:	440a      	add	r2, r1
 8007676:	4291      	cmp	r1, r2
 8007678:	f100 33ff 	add.w	r3, r0, #4294967295
 800767c:	d100      	bne.n	8007680 <memcpy+0xc>
 800767e:	4770      	bx	lr
 8007680:	b510      	push	{r4, lr}
 8007682:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007686:	f803 4f01 	strb.w	r4, [r3, #1]!
 800768a:	4291      	cmp	r1, r2
 800768c:	d1f9      	bne.n	8007682 <memcpy+0xe>
 800768e:	bd10      	pop	{r4, pc}

08007690 <nan>:
 8007690:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007698 <nan+0x8>
 8007694:	4770      	bx	lr
 8007696:	bf00      	nop
 8007698:	00000000 	.word	0x00000000
 800769c:	7ff80000 	.word	0x7ff80000

080076a0 <__assert_func>:
 80076a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80076a2:	4614      	mov	r4, r2
 80076a4:	461a      	mov	r2, r3
 80076a6:	4b09      	ldr	r3, [pc, #36]	; (80076cc <__assert_func+0x2c>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4605      	mov	r5, r0
 80076ac:	68d8      	ldr	r0, [r3, #12]
 80076ae:	b14c      	cbz	r4, 80076c4 <__assert_func+0x24>
 80076b0:	4b07      	ldr	r3, [pc, #28]	; (80076d0 <__assert_func+0x30>)
 80076b2:	9100      	str	r1, [sp, #0]
 80076b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80076b8:	4906      	ldr	r1, [pc, #24]	; (80076d4 <__assert_func+0x34>)
 80076ba:	462b      	mov	r3, r5
 80076bc:	f000 fbca 	bl	8007e54 <fiprintf>
 80076c0:	f000 fbda 	bl	8007e78 <abort>
 80076c4:	4b04      	ldr	r3, [pc, #16]	; (80076d8 <__assert_func+0x38>)
 80076c6:	461c      	mov	r4, r3
 80076c8:	e7f3      	b.n	80076b2 <__assert_func+0x12>
 80076ca:	bf00      	nop
 80076cc:	200000b4 	.word	0x200000b4
 80076d0:	080087b2 	.word	0x080087b2
 80076d4:	080087bf 	.word	0x080087bf
 80076d8:	080087ed 	.word	0x080087ed

080076dc <_calloc_r>:
 80076dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80076de:	fba1 2402 	umull	r2, r4, r1, r2
 80076e2:	b94c      	cbnz	r4, 80076f8 <_calloc_r+0x1c>
 80076e4:	4611      	mov	r1, r2
 80076e6:	9201      	str	r2, [sp, #4]
 80076e8:	f7fe f9f6 	bl	8005ad8 <_malloc_r>
 80076ec:	9a01      	ldr	r2, [sp, #4]
 80076ee:	4605      	mov	r5, r0
 80076f0:	b930      	cbnz	r0, 8007700 <_calloc_r+0x24>
 80076f2:	4628      	mov	r0, r5
 80076f4:	b003      	add	sp, #12
 80076f6:	bd30      	pop	{r4, r5, pc}
 80076f8:	220c      	movs	r2, #12
 80076fa:	6002      	str	r2, [r0, #0]
 80076fc:	2500      	movs	r5, #0
 80076fe:	e7f8      	b.n	80076f2 <_calloc_r+0x16>
 8007700:	4621      	mov	r1, r4
 8007702:	f7fd fafa 	bl	8004cfa <memset>
 8007706:	e7f4      	b.n	80076f2 <_calloc_r+0x16>

08007708 <rshift>:
 8007708:	6903      	ldr	r3, [r0, #16]
 800770a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800770e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007712:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007716:	f100 0414 	add.w	r4, r0, #20
 800771a:	dd45      	ble.n	80077a8 <rshift+0xa0>
 800771c:	f011 011f 	ands.w	r1, r1, #31
 8007720:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007724:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007728:	d10c      	bne.n	8007744 <rshift+0x3c>
 800772a:	f100 0710 	add.w	r7, r0, #16
 800772e:	4629      	mov	r1, r5
 8007730:	42b1      	cmp	r1, r6
 8007732:	d334      	bcc.n	800779e <rshift+0x96>
 8007734:	1a9b      	subs	r3, r3, r2
 8007736:	009b      	lsls	r3, r3, #2
 8007738:	1eea      	subs	r2, r5, #3
 800773a:	4296      	cmp	r6, r2
 800773c:	bf38      	it	cc
 800773e:	2300      	movcc	r3, #0
 8007740:	4423      	add	r3, r4
 8007742:	e015      	b.n	8007770 <rshift+0x68>
 8007744:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007748:	f1c1 0820 	rsb	r8, r1, #32
 800774c:	40cf      	lsrs	r7, r1
 800774e:	f105 0e04 	add.w	lr, r5, #4
 8007752:	46a1      	mov	r9, r4
 8007754:	4576      	cmp	r6, lr
 8007756:	46f4      	mov	ip, lr
 8007758:	d815      	bhi.n	8007786 <rshift+0x7e>
 800775a:	1a9a      	subs	r2, r3, r2
 800775c:	0092      	lsls	r2, r2, #2
 800775e:	3a04      	subs	r2, #4
 8007760:	3501      	adds	r5, #1
 8007762:	42ae      	cmp	r6, r5
 8007764:	bf38      	it	cc
 8007766:	2200      	movcc	r2, #0
 8007768:	18a3      	adds	r3, r4, r2
 800776a:	50a7      	str	r7, [r4, r2]
 800776c:	b107      	cbz	r7, 8007770 <rshift+0x68>
 800776e:	3304      	adds	r3, #4
 8007770:	1b1a      	subs	r2, r3, r4
 8007772:	42a3      	cmp	r3, r4
 8007774:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007778:	bf08      	it	eq
 800777a:	2300      	moveq	r3, #0
 800777c:	6102      	str	r2, [r0, #16]
 800777e:	bf08      	it	eq
 8007780:	6143      	streq	r3, [r0, #20]
 8007782:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007786:	f8dc c000 	ldr.w	ip, [ip]
 800778a:	fa0c fc08 	lsl.w	ip, ip, r8
 800778e:	ea4c 0707 	orr.w	r7, ip, r7
 8007792:	f849 7b04 	str.w	r7, [r9], #4
 8007796:	f85e 7b04 	ldr.w	r7, [lr], #4
 800779a:	40cf      	lsrs	r7, r1
 800779c:	e7da      	b.n	8007754 <rshift+0x4c>
 800779e:	f851 cb04 	ldr.w	ip, [r1], #4
 80077a2:	f847 cf04 	str.w	ip, [r7, #4]!
 80077a6:	e7c3      	b.n	8007730 <rshift+0x28>
 80077a8:	4623      	mov	r3, r4
 80077aa:	e7e1      	b.n	8007770 <rshift+0x68>

080077ac <__hexdig_fun>:
 80077ac:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80077b0:	2b09      	cmp	r3, #9
 80077b2:	d802      	bhi.n	80077ba <__hexdig_fun+0xe>
 80077b4:	3820      	subs	r0, #32
 80077b6:	b2c0      	uxtb	r0, r0
 80077b8:	4770      	bx	lr
 80077ba:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80077be:	2b05      	cmp	r3, #5
 80077c0:	d801      	bhi.n	80077c6 <__hexdig_fun+0x1a>
 80077c2:	3847      	subs	r0, #71	; 0x47
 80077c4:	e7f7      	b.n	80077b6 <__hexdig_fun+0xa>
 80077c6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80077ca:	2b05      	cmp	r3, #5
 80077cc:	d801      	bhi.n	80077d2 <__hexdig_fun+0x26>
 80077ce:	3827      	subs	r0, #39	; 0x27
 80077d0:	e7f1      	b.n	80077b6 <__hexdig_fun+0xa>
 80077d2:	2000      	movs	r0, #0
 80077d4:	4770      	bx	lr
	...

080077d8 <__gethex>:
 80077d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077dc:	4617      	mov	r7, r2
 80077de:	680a      	ldr	r2, [r1, #0]
 80077e0:	b085      	sub	sp, #20
 80077e2:	f102 0b02 	add.w	fp, r2, #2
 80077e6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80077ea:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80077ee:	4681      	mov	r9, r0
 80077f0:	468a      	mov	sl, r1
 80077f2:	9302      	str	r3, [sp, #8]
 80077f4:	32fe      	adds	r2, #254	; 0xfe
 80077f6:	eb02 030b 	add.w	r3, r2, fp
 80077fa:	46d8      	mov	r8, fp
 80077fc:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8007800:	9301      	str	r3, [sp, #4]
 8007802:	2830      	cmp	r0, #48	; 0x30
 8007804:	d0f7      	beq.n	80077f6 <__gethex+0x1e>
 8007806:	f7ff ffd1 	bl	80077ac <__hexdig_fun>
 800780a:	4604      	mov	r4, r0
 800780c:	2800      	cmp	r0, #0
 800780e:	d138      	bne.n	8007882 <__gethex+0xaa>
 8007810:	49a7      	ldr	r1, [pc, #668]	; (8007ab0 <__gethex+0x2d8>)
 8007812:	2201      	movs	r2, #1
 8007814:	4640      	mov	r0, r8
 8007816:	f7ff ff0b 	bl	8007630 <strncmp>
 800781a:	4606      	mov	r6, r0
 800781c:	2800      	cmp	r0, #0
 800781e:	d169      	bne.n	80078f4 <__gethex+0x11c>
 8007820:	f898 0001 	ldrb.w	r0, [r8, #1]
 8007824:	465d      	mov	r5, fp
 8007826:	f7ff ffc1 	bl	80077ac <__hexdig_fun>
 800782a:	2800      	cmp	r0, #0
 800782c:	d064      	beq.n	80078f8 <__gethex+0x120>
 800782e:	465a      	mov	r2, fp
 8007830:	7810      	ldrb	r0, [r2, #0]
 8007832:	2830      	cmp	r0, #48	; 0x30
 8007834:	4690      	mov	r8, r2
 8007836:	f102 0201 	add.w	r2, r2, #1
 800783a:	d0f9      	beq.n	8007830 <__gethex+0x58>
 800783c:	f7ff ffb6 	bl	80077ac <__hexdig_fun>
 8007840:	2301      	movs	r3, #1
 8007842:	fab0 f480 	clz	r4, r0
 8007846:	0964      	lsrs	r4, r4, #5
 8007848:	465e      	mov	r6, fp
 800784a:	9301      	str	r3, [sp, #4]
 800784c:	4642      	mov	r2, r8
 800784e:	4615      	mov	r5, r2
 8007850:	3201      	adds	r2, #1
 8007852:	7828      	ldrb	r0, [r5, #0]
 8007854:	f7ff ffaa 	bl	80077ac <__hexdig_fun>
 8007858:	2800      	cmp	r0, #0
 800785a:	d1f8      	bne.n	800784e <__gethex+0x76>
 800785c:	4994      	ldr	r1, [pc, #592]	; (8007ab0 <__gethex+0x2d8>)
 800785e:	2201      	movs	r2, #1
 8007860:	4628      	mov	r0, r5
 8007862:	f7ff fee5 	bl	8007630 <strncmp>
 8007866:	b978      	cbnz	r0, 8007888 <__gethex+0xb0>
 8007868:	b946      	cbnz	r6, 800787c <__gethex+0xa4>
 800786a:	1c6e      	adds	r6, r5, #1
 800786c:	4632      	mov	r2, r6
 800786e:	4615      	mov	r5, r2
 8007870:	3201      	adds	r2, #1
 8007872:	7828      	ldrb	r0, [r5, #0]
 8007874:	f7ff ff9a 	bl	80077ac <__hexdig_fun>
 8007878:	2800      	cmp	r0, #0
 800787a:	d1f8      	bne.n	800786e <__gethex+0x96>
 800787c:	1b73      	subs	r3, r6, r5
 800787e:	009e      	lsls	r6, r3, #2
 8007880:	e004      	b.n	800788c <__gethex+0xb4>
 8007882:	2400      	movs	r4, #0
 8007884:	4626      	mov	r6, r4
 8007886:	e7e1      	b.n	800784c <__gethex+0x74>
 8007888:	2e00      	cmp	r6, #0
 800788a:	d1f7      	bne.n	800787c <__gethex+0xa4>
 800788c:	782b      	ldrb	r3, [r5, #0]
 800788e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007892:	2b50      	cmp	r3, #80	; 0x50
 8007894:	d13d      	bne.n	8007912 <__gethex+0x13a>
 8007896:	786b      	ldrb	r3, [r5, #1]
 8007898:	2b2b      	cmp	r3, #43	; 0x2b
 800789a:	d02f      	beq.n	80078fc <__gethex+0x124>
 800789c:	2b2d      	cmp	r3, #45	; 0x2d
 800789e:	d031      	beq.n	8007904 <__gethex+0x12c>
 80078a0:	1c69      	adds	r1, r5, #1
 80078a2:	f04f 0b00 	mov.w	fp, #0
 80078a6:	7808      	ldrb	r0, [r1, #0]
 80078a8:	f7ff ff80 	bl	80077ac <__hexdig_fun>
 80078ac:	1e42      	subs	r2, r0, #1
 80078ae:	b2d2      	uxtb	r2, r2
 80078b0:	2a18      	cmp	r2, #24
 80078b2:	d82e      	bhi.n	8007912 <__gethex+0x13a>
 80078b4:	f1a0 0210 	sub.w	r2, r0, #16
 80078b8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80078bc:	f7ff ff76 	bl	80077ac <__hexdig_fun>
 80078c0:	f100 3cff 	add.w	ip, r0, #4294967295
 80078c4:	fa5f fc8c 	uxtb.w	ip, ip
 80078c8:	f1bc 0f18 	cmp.w	ip, #24
 80078cc:	d91d      	bls.n	800790a <__gethex+0x132>
 80078ce:	f1bb 0f00 	cmp.w	fp, #0
 80078d2:	d000      	beq.n	80078d6 <__gethex+0xfe>
 80078d4:	4252      	negs	r2, r2
 80078d6:	4416      	add	r6, r2
 80078d8:	f8ca 1000 	str.w	r1, [sl]
 80078dc:	b1dc      	cbz	r4, 8007916 <__gethex+0x13e>
 80078de:	9b01      	ldr	r3, [sp, #4]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	bf14      	ite	ne
 80078e4:	f04f 0800 	movne.w	r8, #0
 80078e8:	f04f 0806 	moveq.w	r8, #6
 80078ec:	4640      	mov	r0, r8
 80078ee:	b005      	add	sp, #20
 80078f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078f4:	4645      	mov	r5, r8
 80078f6:	4626      	mov	r6, r4
 80078f8:	2401      	movs	r4, #1
 80078fa:	e7c7      	b.n	800788c <__gethex+0xb4>
 80078fc:	f04f 0b00 	mov.w	fp, #0
 8007900:	1ca9      	adds	r1, r5, #2
 8007902:	e7d0      	b.n	80078a6 <__gethex+0xce>
 8007904:	f04f 0b01 	mov.w	fp, #1
 8007908:	e7fa      	b.n	8007900 <__gethex+0x128>
 800790a:	230a      	movs	r3, #10
 800790c:	fb03 0002 	mla	r0, r3, r2, r0
 8007910:	e7d0      	b.n	80078b4 <__gethex+0xdc>
 8007912:	4629      	mov	r1, r5
 8007914:	e7e0      	b.n	80078d8 <__gethex+0x100>
 8007916:	eba5 0308 	sub.w	r3, r5, r8
 800791a:	3b01      	subs	r3, #1
 800791c:	4621      	mov	r1, r4
 800791e:	2b07      	cmp	r3, #7
 8007920:	dc0a      	bgt.n	8007938 <__gethex+0x160>
 8007922:	4648      	mov	r0, r9
 8007924:	f7fe f964 	bl	8005bf0 <_Balloc>
 8007928:	4604      	mov	r4, r0
 800792a:	b940      	cbnz	r0, 800793e <__gethex+0x166>
 800792c:	4b61      	ldr	r3, [pc, #388]	; (8007ab4 <__gethex+0x2dc>)
 800792e:	4602      	mov	r2, r0
 8007930:	21e4      	movs	r1, #228	; 0xe4
 8007932:	4861      	ldr	r0, [pc, #388]	; (8007ab8 <__gethex+0x2e0>)
 8007934:	f7ff feb4 	bl	80076a0 <__assert_func>
 8007938:	3101      	adds	r1, #1
 800793a:	105b      	asrs	r3, r3, #1
 800793c:	e7ef      	b.n	800791e <__gethex+0x146>
 800793e:	f100 0a14 	add.w	sl, r0, #20
 8007942:	2300      	movs	r3, #0
 8007944:	495a      	ldr	r1, [pc, #360]	; (8007ab0 <__gethex+0x2d8>)
 8007946:	f8cd a004 	str.w	sl, [sp, #4]
 800794a:	469b      	mov	fp, r3
 800794c:	45a8      	cmp	r8, r5
 800794e:	d342      	bcc.n	80079d6 <__gethex+0x1fe>
 8007950:	9801      	ldr	r0, [sp, #4]
 8007952:	f840 bb04 	str.w	fp, [r0], #4
 8007956:	eba0 000a 	sub.w	r0, r0, sl
 800795a:	1080      	asrs	r0, r0, #2
 800795c:	6120      	str	r0, [r4, #16]
 800795e:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8007962:	4658      	mov	r0, fp
 8007964:	f7fe fa36 	bl	8005dd4 <__hi0bits>
 8007968:	683d      	ldr	r5, [r7, #0]
 800796a:	eba8 0000 	sub.w	r0, r8, r0
 800796e:	42a8      	cmp	r0, r5
 8007970:	dd59      	ble.n	8007a26 <__gethex+0x24e>
 8007972:	eba0 0805 	sub.w	r8, r0, r5
 8007976:	4641      	mov	r1, r8
 8007978:	4620      	mov	r0, r4
 800797a:	f7fe fdc2 	bl	8006502 <__any_on>
 800797e:	4683      	mov	fp, r0
 8007980:	b1b8      	cbz	r0, 80079b2 <__gethex+0x1da>
 8007982:	f108 33ff 	add.w	r3, r8, #4294967295
 8007986:	1159      	asrs	r1, r3, #5
 8007988:	f003 021f 	and.w	r2, r3, #31
 800798c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007990:	f04f 0b01 	mov.w	fp, #1
 8007994:	fa0b f202 	lsl.w	r2, fp, r2
 8007998:	420a      	tst	r2, r1
 800799a:	d00a      	beq.n	80079b2 <__gethex+0x1da>
 800799c:	455b      	cmp	r3, fp
 800799e:	dd06      	ble.n	80079ae <__gethex+0x1d6>
 80079a0:	f1a8 0102 	sub.w	r1, r8, #2
 80079a4:	4620      	mov	r0, r4
 80079a6:	f7fe fdac 	bl	8006502 <__any_on>
 80079aa:	2800      	cmp	r0, #0
 80079ac:	d138      	bne.n	8007a20 <__gethex+0x248>
 80079ae:	f04f 0b02 	mov.w	fp, #2
 80079b2:	4641      	mov	r1, r8
 80079b4:	4620      	mov	r0, r4
 80079b6:	f7ff fea7 	bl	8007708 <rshift>
 80079ba:	4446      	add	r6, r8
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	42b3      	cmp	r3, r6
 80079c0:	da41      	bge.n	8007a46 <__gethex+0x26e>
 80079c2:	4621      	mov	r1, r4
 80079c4:	4648      	mov	r0, r9
 80079c6:	f7fe f953 	bl	8005c70 <_Bfree>
 80079ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079cc:	2300      	movs	r3, #0
 80079ce:	6013      	str	r3, [r2, #0]
 80079d0:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 80079d4:	e78a      	b.n	80078ec <__gethex+0x114>
 80079d6:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 80079da:	2a2e      	cmp	r2, #46	; 0x2e
 80079dc:	d014      	beq.n	8007a08 <__gethex+0x230>
 80079de:	2b20      	cmp	r3, #32
 80079e0:	d106      	bne.n	80079f0 <__gethex+0x218>
 80079e2:	9b01      	ldr	r3, [sp, #4]
 80079e4:	f843 bb04 	str.w	fp, [r3], #4
 80079e8:	f04f 0b00 	mov.w	fp, #0
 80079ec:	9301      	str	r3, [sp, #4]
 80079ee:	465b      	mov	r3, fp
 80079f0:	7828      	ldrb	r0, [r5, #0]
 80079f2:	9303      	str	r3, [sp, #12]
 80079f4:	f7ff feda 	bl	80077ac <__hexdig_fun>
 80079f8:	9b03      	ldr	r3, [sp, #12]
 80079fa:	f000 000f 	and.w	r0, r0, #15
 80079fe:	4098      	lsls	r0, r3
 8007a00:	ea4b 0b00 	orr.w	fp, fp, r0
 8007a04:	3304      	adds	r3, #4
 8007a06:	e7a1      	b.n	800794c <__gethex+0x174>
 8007a08:	45a8      	cmp	r8, r5
 8007a0a:	d8e8      	bhi.n	80079de <__gethex+0x206>
 8007a0c:	2201      	movs	r2, #1
 8007a0e:	4628      	mov	r0, r5
 8007a10:	9303      	str	r3, [sp, #12]
 8007a12:	f7ff fe0d 	bl	8007630 <strncmp>
 8007a16:	4926      	ldr	r1, [pc, #152]	; (8007ab0 <__gethex+0x2d8>)
 8007a18:	9b03      	ldr	r3, [sp, #12]
 8007a1a:	2800      	cmp	r0, #0
 8007a1c:	d1df      	bne.n	80079de <__gethex+0x206>
 8007a1e:	e795      	b.n	800794c <__gethex+0x174>
 8007a20:	f04f 0b03 	mov.w	fp, #3
 8007a24:	e7c5      	b.n	80079b2 <__gethex+0x1da>
 8007a26:	da0b      	bge.n	8007a40 <__gethex+0x268>
 8007a28:	eba5 0800 	sub.w	r8, r5, r0
 8007a2c:	4621      	mov	r1, r4
 8007a2e:	4642      	mov	r2, r8
 8007a30:	4648      	mov	r0, r9
 8007a32:	f7fe fb37 	bl	80060a4 <__lshift>
 8007a36:	eba6 0608 	sub.w	r6, r6, r8
 8007a3a:	4604      	mov	r4, r0
 8007a3c:	f100 0a14 	add.w	sl, r0, #20
 8007a40:	f04f 0b00 	mov.w	fp, #0
 8007a44:	e7ba      	b.n	80079bc <__gethex+0x1e4>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	42b3      	cmp	r3, r6
 8007a4a:	dd73      	ble.n	8007b34 <__gethex+0x35c>
 8007a4c:	1b9e      	subs	r6, r3, r6
 8007a4e:	42b5      	cmp	r5, r6
 8007a50:	dc34      	bgt.n	8007abc <__gethex+0x2e4>
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	2b02      	cmp	r3, #2
 8007a56:	d023      	beq.n	8007aa0 <__gethex+0x2c8>
 8007a58:	2b03      	cmp	r3, #3
 8007a5a:	d025      	beq.n	8007aa8 <__gethex+0x2d0>
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d115      	bne.n	8007a8c <__gethex+0x2b4>
 8007a60:	42b5      	cmp	r5, r6
 8007a62:	d113      	bne.n	8007a8c <__gethex+0x2b4>
 8007a64:	2d01      	cmp	r5, #1
 8007a66:	d10b      	bne.n	8007a80 <__gethex+0x2a8>
 8007a68:	9a02      	ldr	r2, [sp, #8]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6013      	str	r3, [r2, #0]
 8007a6e:	2301      	movs	r3, #1
 8007a70:	6123      	str	r3, [r4, #16]
 8007a72:	f8ca 3000 	str.w	r3, [sl]
 8007a76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a78:	f04f 0862 	mov.w	r8, #98	; 0x62
 8007a7c:	601c      	str	r4, [r3, #0]
 8007a7e:	e735      	b.n	80078ec <__gethex+0x114>
 8007a80:	1e69      	subs	r1, r5, #1
 8007a82:	4620      	mov	r0, r4
 8007a84:	f7fe fd3d 	bl	8006502 <__any_on>
 8007a88:	2800      	cmp	r0, #0
 8007a8a:	d1ed      	bne.n	8007a68 <__gethex+0x290>
 8007a8c:	4621      	mov	r1, r4
 8007a8e:	4648      	mov	r0, r9
 8007a90:	f7fe f8ee 	bl	8005c70 <_Bfree>
 8007a94:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a96:	2300      	movs	r3, #0
 8007a98:	6013      	str	r3, [r2, #0]
 8007a9a:	f04f 0850 	mov.w	r8, #80	; 0x50
 8007a9e:	e725      	b.n	80078ec <__gethex+0x114>
 8007aa0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d1f2      	bne.n	8007a8c <__gethex+0x2b4>
 8007aa6:	e7df      	b.n	8007a68 <__gethex+0x290>
 8007aa8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d1dc      	bne.n	8007a68 <__gethex+0x290>
 8007aae:	e7ed      	b.n	8007a8c <__gethex+0x2b4>
 8007ab0:	08008644 	.word	0x08008644
 8007ab4:	080084dd 	.word	0x080084dd
 8007ab8:	080087ee 	.word	0x080087ee
 8007abc:	f106 38ff 	add.w	r8, r6, #4294967295
 8007ac0:	f1bb 0f00 	cmp.w	fp, #0
 8007ac4:	d133      	bne.n	8007b2e <__gethex+0x356>
 8007ac6:	f1b8 0f00 	cmp.w	r8, #0
 8007aca:	d004      	beq.n	8007ad6 <__gethex+0x2fe>
 8007acc:	4641      	mov	r1, r8
 8007ace:	4620      	mov	r0, r4
 8007ad0:	f7fe fd17 	bl	8006502 <__any_on>
 8007ad4:	4683      	mov	fp, r0
 8007ad6:	ea4f 1268 	mov.w	r2, r8, asr #5
 8007ada:	2301      	movs	r3, #1
 8007adc:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007ae0:	f008 081f 	and.w	r8, r8, #31
 8007ae4:	fa03 f308 	lsl.w	r3, r3, r8
 8007ae8:	4213      	tst	r3, r2
 8007aea:	4631      	mov	r1, r6
 8007aec:	4620      	mov	r0, r4
 8007aee:	bf18      	it	ne
 8007af0:	f04b 0b02 	orrne.w	fp, fp, #2
 8007af4:	1bad      	subs	r5, r5, r6
 8007af6:	f7ff fe07 	bl	8007708 <rshift>
 8007afa:	687e      	ldr	r6, [r7, #4]
 8007afc:	f04f 0802 	mov.w	r8, #2
 8007b00:	f1bb 0f00 	cmp.w	fp, #0
 8007b04:	d04a      	beq.n	8007b9c <__gethex+0x3c4>
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2b02      	cmp	r3, #2
 8007b0a:	d016      	beq.n	8007b3a <__gethex+0x362>
 8007b0c:	2b03      	cmp	r3, #3
 8007b0e:	d018      	beq.n	8007b42 <__gethex+0x36a>
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d109      	bne.n	8007b28 <__gethex+0x350>
 8007b14:	f01b 0f02 	tst.w	fp, #2
 8007b18:	d006      	beq.n	8007b28 <__gethex+0x350>
 8007b1a:	f8da 3000 	ldr.w	r3, [sl]
 8007b1e:	ea4b 0b03 	orr.w	fp, fp, r3
 8007b22:	f01b 0f01 	tst.w	fp, #1
 8007b26:	d10f      	bne.n	8007b48 <__gethex+0x370>
 8007b28:	f048 0810 	orr.w	r8, r8, #16
 8007b2c:	e036      	b.n	8007b9c <__gethex+0x3c4>
 8007b2e:	f04f 0b01 	mov.w	fp, #1
 8007b32:	e7d0      	b.n	8007ad6 <__gethex+0x2fe>
 8007b34:	f04f 0801 	mov.w	r8, #1
 8007b38:	e7e2      	b.n	8007b00 <__gethex+0x328>
 8007b3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b3c:	f1c3 0301 	rsb	r3, r3, #1
 8007b40:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d0ef      	beq.n	8007b28 <__gethex+0x350>
 8007b48:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007b4c:	f104 0214 	add.w	r2, r4, #20
 8007b50:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8007b54:	9301      	str	r3, [sp, #4]
 8007b56:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	4694      	mov	ip, r2
 8007b5e:	f852 1b04 	ldr.w	r1, [r2], #4
 8007b62:	f1b1 3fff 	cmp.w	r1, #4294967295
 8007b66:	d01e      	beq.n	8007ba6 <__gethex+0x3ce>
 8007b68:	3101      	adds	r1, #1
 8007b6a:	f8cc 1000 	str.w	r1, [ip]
 8007b6e:	f1b8 0f02 	cmp.w	r8, #2
 8007b72:	f104 0214 	add.w	r2, r4, #20
 8007b76:	d13d      	bne.n	8007bf4 <__gethex+0x41c>
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	3b01      	subs	r3, #1
 8007b7c:	42ab      	cmp	r3, r5
 8007b7e:	d10b      	bne.n	8007b98 <__gethex+0x3c0>
 8007b80:	1169      	asrs	r1, r5, #5
 8007b82:	2301      	movs	r3, #1
 8007b84:	f005 051f 	and.w	r5, r5, #31
 8007b88:	fa03 f505 	lsl.w	r5, r3, r5
 8007b8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b90:	421d      	tst	r5, r3
 8007b92:	bf18      	it	ne
 8007b94:	f04f 0801 	movne.w	r8, #1
 8007b98:	f048 0820 	orr.w	r8, r8, #32
 8007b9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b9e:	601c      	str	r4, [r3, #0]
 8007ba0:	9b02      	ldr	r3, [sp, #8]
 8007ba2:	601e      	str	r6, [r3, #0]
 8007ba4:	e6a2      	b.n	80078ec <__gethex+0x114>
 8007ba6:	4290      	cmp	r0, r2
 8007ba8:	f842 3c04 	str.w	r3, [r2, #-4]
 8007bac:	d8d6      	bhi.n	8007b5c <__gethex+0x384>
 8007bae:	68a2      	ldr	r2, [r4, #8]
 8007bb0:	4593      	cmp	fp, r2
 8007bb2:	db17      	blt.n	8007be4 <__gethex+0x40c>
 8007bb4:	6861      	ldr	r1, [r4, #4]
 8007bb6:	4648      	mov	r0, r9
 8007bb8:	3101      	adds	r1, #1
 8007bba:	f7fe f819 	bl	8005bf0 <_Balloc>
 8007bbe:	4682      	mov	sl, r0
 8007bc0:	b918      	cbnz	r0, 8007bca <__gethex+0x3f2>
 8007bc2:	4b1b      	ldr	r3, [pc, #108]	; (8007c30 <__gethex+0x458>)
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	2184      	movs	r1, #132	; 0x84
 8007bc8:	e6b3      	b.n	8007932 <__gethex+0x15a>
 8007bca:	6922      	ldr	r2, [r4, #16]
 8007bcc:	3202      	adds	r2, #2
 8007bce:	f104 010c 	add.w	r1, r4, #12
 8007bd2:	0092      	lsls	r2, r2, #2
 8007bd4:	300c      	adds	r0, #12
 8007bd6:	f7ff fd4d 	bl	8007674 <memcpy>
 8007bda:	4621      	mov	r1, r4
 8007bdc:	4648      	mov	r0, r9
 8007bde:	f7fe f847 	bl	8005c70 <_Bfree>
 8007be2:	4654      	mov	r4, sl
 8007be4:	6922      	ldr	r2, [r4, #16]
 8007be6:	1c51      	adds	r1, r2, #1
 8007be8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007bec:	6121      	str	r1, [r4, #16]
 8007bee:	2101      	movs	r1, #1
 8007bf0:	6151      	str	r1, [r2, #20]
 8007bf2:	e7bc      	b.n	8007b6e <__gethex+0x396>
 8007bf4:	6921      	ldr	r1, [r4, #16]
 8007bf6:	4559      	cmp	r1, fp
 8007bf8:	dd0b      	ble.n	8007c12 <__gethex+0x43a>
 8007bfa:	2101      	movs	r1, #1
 8007bfc:	4620      	mov	r0, r4
 8007bfe:	f7ff fd83 	bl	8007708 <rshift>
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	3601      	adds	r6, #1
 8007c06:	42b3      	cmp	r3, r6
 8007c08:	f6ff aedb 	blt.w	80079c2 <__gethex+0x1ea>
 8007c0c:	f04f 0801 	mov.w	r8, #1
 8007c10:	e7c2      	b.n	8007b98 <__gethex+0x3c0>
 8007c12:	f015 051f 	ands.w	r5, r5, #31
 8007c16:	d0f9      	beq.n	8007c0c <__gethex+0x434>
 8007c18:	9b01      	ldr	r3, [sp, #4]
 8007c1a:	441a      	add	r2, r3
 8007c1c:	f1c5 0520 	rsb	r5, r5, #32
 8007c20:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8007c24:	f7fe f8d6 	bl	8005dd4 <__hi0bits>
 8007c28:	42a8      	cmp	r0, r5
 8007c2a:	dbe6      	blt.n	8007bfa <__gethex+0x422>
 8007c2c:	e7ee      	b.n	8007c0c <__gethex+0x434>
 8007c2e:	bf00      	nop
 8007c30:	080084dd 	.word	0x080084dd

08007c34 <L_shift>:
 8007c34:	f1c2 0208 	rsb	r2, r2, #8
 8007c38:	0092      	lsls	r2, r2, #2
 8007c3a:	b570      	push	{r4, r5, r6, lr}
 8007c3c:	f1c2 0620 	rsb	r6, r2, #32
 8007c40:	6843      	ldr	r3, [r0, #4]
 8007c42:	6804      	ldr	r4, [r0, #0]
 8007c44:	fa03 f506 	lsl.w	r5, r3, r6
 8007c48:	432c      	orrs	r4, r5
 8007c4a:	40d3      	lsrs	r3, r2
 8007c4c:	6004      	str	r4, [r0, #0]
 8007c4e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007c52:	4288      	cmp	r0, r1
 8007c54:	d3f4      	bcc.n	8007c40 <L_shift+0xc>
 8007c56:	bd70      	pop	{r4, r5, r6, pc}

08007c58 <__match>:
 8007c58:	b530      	push	{r4, r5, lr}
 8007c5a:	6803      	ldr	r3, [r0, #0]
 8007c5c:	3301      	adds	r3, #1
 8007c5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c62:	b914      	cbnz	r4, 8007c6a <__match+0x12>
 8007c64:	6003      	str	r3, [r0, #0]
 8007c66:	2001      	movs	r0, #1
 8007c68:	bd30      	pop	{r4, r5, pc}
 8007c6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c6e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007c72:	2d19      	cmp	r5, #25
 8007c74:	bf98      	it	ls
 8007c76:	3220      	addls	r2, #32
 8007c78:	42a2      	cmp	r2, r4
 8007c7a:	d0f0      	beq.n	8007c5e <__match+0x6>
 8007c7c:	2000      	movs	r0, #0
 8007c7e:	e7f3      	b.n	8007c68 <__match+0x10>

08007c80 <__hexnan>:
 8007c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c84:	680b      	ldr	r3, [r1, #0]
 8007c86:	6801      	ldr	r1, [r0, #0]
 8007c88:	115e      	asrs	r6, r3, #5
 8007c8a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007c8e:	f013 031f 	ands.w	r3, r3, #31
 8007c92:	b087      	sub	sp, #28
 8007c94:	bf18      	it	ne
 8007c96:	3604      	addne	r6, #4
 8007c98:	2500      	movs	r5, #0
 8007c9a:	1f37      	subs	r7, r6, #4
 8007c9c:	4682      	mov	sl, r0
 8007c9e:	4690      	mov	r8, r2
 8007ca0:	9301      	str	r3, [sp, #4]
 8007ca2:	f846 5c04 	str.w	r5, [r6, #-4]
 8007ca6:	46b9      	mov	r9, r7
 8007ca8:	463c      	mov	r4, r7
 8007caa:	9502      	str	r5, [sp, #8]
 8007cac:	46ab      	mov	fp, r5
 8007cae:	784a      	ldrb	r2, [r1, #1]
 8007cb0:	1c4b      	adds	r3, r1, #1
 8007cb2:	9303      	str	r3, [sp, #12]
 8007cb4:	b342      	cbz	r2, 8007d08 <__hexnan+0x88>
 8007cb6:	4610      	mov	r0, r2
 8007cb8:	9105      	str	r1, [sp, #20]
 8007cba:	9204      	str	r2, [sp, #16]
 8007cbc:	f7ff fd76 	bl	80077ac <__hexdig_fun>
 8007cc0:	2800      	cmp	r0, #0
 8007cc2:	d14f      	bne.n	8007d64 <__hexnan+0xe4>
 8007cc4:	9a04      	ldr	r2, [sp, #16]
 8007cc6:	9905      	ldr	r1, [sp, #20]
 8007cc8:	2a20      	cmp	r2, #32
 8007cca:	d818      	bhi.n	8007cfe <__hexnan+0x7e>
 8007ccc:	9b02      	ldr	r3, [sp, #8]
 8007cce:	459b      	cmp	fp, r3
 8007cd0:	dd13      	ble.n	8007cfa <__hexnan+0x7a>
 8007cd2:	454c      	cmp	r4, r9
 8007cd4:	d206      	bcs.n	8007ce4 <__hexnan+0x64>
 8007cd6:	2d07      	cmp	r5, #7
 8007cd8:	dc04      	bgt.n	8007ce4 <__hexnan+0x64>
 8007cda:	462a      	mov	r2, r5
 8007cdc:	4649      	mov	r1, r9
 8007cde:	4620      	mov	r0, r4
 8007ce0:	f7ff ffa8 	bl	8007c34 <L_shift>
 8007ce4:	4544      	cmp	r4, r8
 8007ce6:	d950      	bls.n	8007d8a <__hexnan+0x10a>
 8007ce8:	2300      	movs	r3, #0
 8007cea:	f1a4 0904 	sub.w	r9, r4, #4
 8007cee:	f844 3c04 	str.w	r3, [r4, #-4]
 8007cf2:	f8cd b008 	str.w	fp, [sp, #8]
 8007cf6:	464c      	mov	r4, r9
 8007cf8:	461d      	mov	r5, r3
 8007cfa:	9903      	ldr	r1, [sp, #12]
 8007cfc:	e7d7      	b.n	8007cae <__hexnan+0x2e>
 8007cfe:	2a29      	cmp	r2, #41	; 0x29
 8007d00:	d155      	bne.n	8007dae <__hexnan+0x12e>
 8007d02:	3102      	adds	r1, #2
 8007d04:	f8ca 1000 	str.w	r1, [sl]
 8007d08:	f1bb 0f00 	cmp.w	fp, #0
 8007d0c:	d04f      	beq.n	8007dae <__hexnan+0x12e>
 8007d0e:	454c      	cmp	r4, r9
 8007d10:	d206      	bcs.n	8007d20 <__hexnan+0xa0>
 8007d12:	2d07      	cmp	r5, #7
 8007d14:	dc04      	bgt.n	8007d20 <__hexnan+0xa0>
 8007d16:	462a      	mov	r2, r5
 8007d18:	4649      	mov	r1, r9
 8007d1a:	4620      	mov	r0, r4
 8007d1c:	f7ff ff8a 	bl	8007c34 <L_shift>
 8007d20:	4544      	cmp	r4, r8
 8007d22:	d934      	bls.n	8007d8e <__hexnan+0x10e>
 8007d24:	f1a8 0204 	sub.w	r2, r8, #4
 8007d28:	4623      	mov	r3, r4
 8007d2a:	f853 1b04 	ldr.w	r1, [r3], #4
 8007d2e:	f842 1f04 	str.w	r1, [r2, #4]!
 8007d32:	429f      	cmp	r7, r3
 8007d34:	d2f9      	bcs.n	8007d2a <__hexnan+0xaa>
 8007d36:	1b3b      	subs	r3, r7, r4
 8007d38:	f023 0303 	bic.w	r3, r3, #3
 8007d3c:	3304      	adds	r3, #4
 8007d3e:	3e03      	subs	r6, #3
 8007d40:	3401      	adds	r4, #1
 8007d42:	42a6      	cmp	r6, r4
 8007d44:	bf38      	it	cc
 8007d46:	2304      	movcc	r3, #4
 8007d48:	4443      	add	r3, r8
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	f843 2b04 	str.w	r2, [r3], #4
 8007d50:	429f      	cmp	r7, r3
 8007d52:	d2fb      	bcs.n	8007d4c <__hexnan+0xcc>
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	b91b      	cbnz	r3, 8007d60 <__hexnan+0xe0>
 8007d58:	4547      	cmp	r7, r8
 8007d5a:	d126      	bne.n	8007daa <__hexnan+0x12a>
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	603b      	str	r3, [r7, #0]
 8007d60:	2005      	movs	r0, #5
 8007d62:	e025      	b.n	8007db0 <__hexnan+0x130>
 8007d64:	3501      	adds	r5, #1
 8007d66:	2d08      	cmp	r5, #8
 8007d68:	f10b 0b01 	add.w	fp, fp, #1
 8007d6c:	dd06      	ble.n	8007d7c <__hexnan+0xfc>
 8007d6e:	4544      	cmp	r4, r8
 8007d70:	d9c3      	bls.n	8007cfa <__hexnan+0x7a>
 8007d72:	2300      	movs	r3, #0
 8007d74:	f844 3c04 	str.w	r3, [r4, #-4]
 8007d78:	2501      	movs	r5, #1
 8007d7a:	3c04      	subs	r4, #4
 8007d7c:	6822      	ldr	r2, [r4, #0]
 8007d7e:	f000 000f 	and.w	r0, r0, #15
 8007d82:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007d86:	6020      	str	r0, [r4, #0]
 8007d88:	e7b7      	b.n	8007cfa <__hexnan+0x7a>
 8007d8a:	2508      	movs	r5, #8
 8007d8c:	e7b5      	b.n	8007cfa <__hexnan+0x7a>
 8007d8e:	9b01      	ldr	r3, [sp, #4]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d0df      	beq.n	8007d54 <__hexnan+0xd4>
 8007d94:	f1c3 0320 	rsb	r3, r3, #32
 8007d98:	f04f 32ff 	mov.w	r2, #4294967295
 8007d9c:	40da      	lsrs	r2, r3
 8007d9e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007da2:	4013      	ands	r3, r2
 8007da4:	f846 3c04 	str.w	r3, [r6, #-4]
 8007da8:	e7d4      	b.n	8007d54 <__hexnan+0xd4>
 8007daa:	3f04      	subs	r7, #4
 8007dac:	e7d2      	b.n	8007d54 <__hexnan+0xd4>
 8007dae:	2004      	movs	r0, #4
 8007db0:	b007      	add	sp, #28
 8007db2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007db6 <__ascii_mbtowc>:
 8007db6:	b082      	sub	sp, #8
 8007db8:	b901      	cbnz	r1, 8007dbc <__ascii_mbtowc+0x6>
 8007dba:	a901      	add	r1, sp, #4
 8007dbc:	b142      	cbz	r2, 8007dd0 <__ascii_mbtowc+0x1a>
 8007dbe:	b14b      	cbz	r3, 8007dd4 <__ascii_mbtowc+0x1e>
 8007dc0:	7813      	ldrb	r3, [r2, #0]
 8007dc2:	600b      	str	r3, [r1, #0]
 8007dc4:	7812      	ldrb	r2, [r2, #0]
 8007dc6:	1e10      	subs	r0, r2, #0
 8007dc8:	bf18      	it	ne
 8007dca:	2001      	movne	r0, #1
 8007dcc:	b002      	add	sp, #8
 8007dce:	4770      	bx	lr
 8007dd0:	4610      	mov	r0, r2
 8007dd2:	e7fb      	b.n	8007dcc <__ascii_mbtowc+0x16>
 8007dd4:	f06f 0001 	mvn.w	r0, #1
 8007dd8:	e7f8      	b.n	8007dcc <__ascii_mbtowc+0x16>

08007dda <_realloc_r>:
 8007dda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dde:	4680      	mov	r8, r0
 8007de0:	4614      	mov	r4, r2
 8007de2:	460e      	mov	r6, r1
 8007de4:	b921      	cbnz	r1, 8007df0 <_realloc_r+0x16>
 8007de6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007dea:	4611      	mov	r1, r2
 8007dec:	f7fd be74 	b.w	8005ad8 <_malloc_r>
 8007df0:	b92a      	cbnz	r2, 8007dfe <_realloc_r+0x24>
 8007df2:	f7fd fdfd 	bl	80059f0 <_free_r>
 8007df6:	4625      	mov	r5, r4
 8007df8:	4628      	mov	r0, r5
 8007dfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dfe:	f000 f842 	bl	8007e86 <_malloc_usable_size_r>
 8007e02:	4284      	cmp	r4, r0
 8007e04:	4607      	mov	r7, r0
 8007e06:	d802      	bhi.n	8007e0e <_realloc_r+0x34>
 8007e08:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007e0c:	d812      	bhi.n	8007e34 <_realloc_r+0x5a>
 8007e0e:	4621      	mov	r1, r4
 8007e10:	4640      	mov	r0, r8
 8007e12:	f7fd fe61 	bl	8005ad8 <_malloc_r>
 8007e16:	4605      	mov	r5, r0
 8007e18:	2800      	cmp	r0, #0
 8007e1a:	d0ed      	beq.n	8007df8 <_realloc_r+0x1e>
 8007e1c:	42bc      	cmp	r4, r7
 8007e1e:	4622      	mov	r2, r4
 8007e20:	4631      	mov	r1, r6
 8007e22:	bf28      	it	cs
 8007e24:	463a      	movcs	r2, r7
 8007e26:	f7ff fc25 	bl	8007674 <memcpy>
 8007e2a:	4631      	mov	r1, r6
 8007e2c:	4640      	mov	r0, r8
 8007e2e:	f7fd fddf 	bl	80059f0 <_free_r>
 8007e32:	e7e1      	b.n	8007df8 <_realloc_r+0x1e>
 8007e34:	4635      	mov	r5, r6
 8007e36:	e7df      	b.n	8007df8 <_realloc_r+0x1e>

08007e38 <__ascii_wctomb>:
 8007e38:	b149      	cbz	r1, 8007e4e <__ascii_wctomb+0x16>
 8007e3a:	2aff      	cmp	r2, #255	; 0xff
 8007e3c:	bf85      	ittet	hi
 8007e3e:	238a      	movhi	r3, #138	; 0x8a
 8007e40:	6003      	strhi	r3, [r0, #0]
 8007e42:	700a      	strbls	r2, [r1, #0]
 8007e44:	f04f 30ff 	movhi.w	r0, #4294967295
 8007e48:	bf98      	it	ls
 8007e4a:	2001      	movls	r0, #1
 8007e4c:	4770      	bx	lr
 8007e4e:	4608      	mov	r0, r1
 8007e50:	4770      	bx	lr
	...

08007e54 <fiprintf>:
 8007e54:	b40e      	push	{r1, r2, r3}
 8007e56:	b503      	push	{r0, r1, lr}
 8007e58:	4601      	mov	r1, r0
 8007e5a:	ab03      	add	r3, sp, #12
 8007e5c:	4805      	ldr	r0, [pc, #20]	; (8007e74 <fiprintf+0x20>)
 8007e5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e62:	6800      	ldr	r0, [r0, #0]
 8007e64:	9301      	str	r3, [sp, #4]
 8007e66:	f000 f83f 	bl	8007ee8 <_vfiprintf_r>
 8007e6a:	b002      	add	sp, #8
 8007e6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e70:	b003      	add	sp, #12
 8007e72:	4770      	bx	lr
 8007e74:	200000b4 	.word	0x200000b4

08007e78 <abort>:
 8007e78:	b508      	push	{r3, lr}
 8007e7a:	2006      	movs	r0, #6
 8007e7c:	f000 fa0c 	bl	8008298 <raise>
 8007e80:	2001      	movs	r0, #1
 8007e82:	f7f9 f8d3 	bl	800102c <_exit>

08007e86 <_malloc_usable_size_r>:
 8007e86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e8a:	1f18      	subs	r0, r3, #4
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	bfbc      	itt	lt
 8007e90:	580b      	ldrlt	r3, [r1, r0]
 8007e92:	18c0      	addlt	r0, r0, r3
 8007e94:	4770      	bx	lr

08007e96 <__sfputc_r>:
 8007e96:	6893      	ldr	r3, [r2, #8]
 8007e98:	3b01      	subs	r3, #1
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	b410      	push	{r4}
 8007e9e:	6093      	str	r3, [r2, #8]
 8007ea0:	da08      	bge.n	8007eb4 <__sfputc_r+0x1e>
 8007ea2:	6994      	ldr	r4, [r2, #24]
 8007ea4:	42a3      	cmp	r3, r4
 8007ea6:	db01      	blt.n	8007eac <__sfputc_r+0x16>
 8007ea8:	290a      	cmp	r1, #10
 8007eaa:	d103      	bne.n	8007eb4 <__sfputc_r+0x1e>
 8007eac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007eb0:	f000 b934 	b.w	800811c <__swbuf_r>
 8007eb4:	6813      	ldr	r3, [r2, #0]
 8007eb6:	1c58      	adds	r0, r3, #1
 8007eb8:	6010      	str	r0, [r2, #0]
 8007eba:	7019      	strb	r1, [r3, #0]
 8007ebc:	4608      	mov	r0, r1
 8007ebe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ec2:	4770      	bx	lr

08007ec4 <__sfputs_r>:
 8007ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ec6:	4606      	mov	r6, r0
 8007ec8:	460f      	mov	r7, r1
 8007eca:	4614      	mov	r4, r2
 8007ecc:	18d5      	adds	r5, r2, r3
 8007ece:	42ac      	cmp	r4, r5
 8007ed0:	d101      	bne.n	8007ed6 <__sfputs_r+0x12>
 8007ed2:	2000      	movs	r0, #0
 8007ed4:	e007      	b.n	8007ee6 <__sfputs_r+0x22>
 8007ed6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eda:	463a      	mov	r2, r7
 8007edc:	4630      	mov	r0, r6
 8007ede:	f7ff ffda 	bl	8007e96 <__sfputc_r>
 8007ee2:	1c43      	adds	r3, r0, #1
 8007ee4:	d1f3      	bne.n	8007ece <__sfputs_r+0xa>
 8007ee6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007ee8 <_vfiprintf_r>:
 8007ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eec:	460d      	mov	r5, r1
 8007eee:	b09d      	sub	sp, #116	; 0x74
 8007ef0:	4614      	mov	r4, r2
 8007ef2:	4698      	mov	r8, r3
 8007ef4:	4606      	mov	r6, r0
 8007ef6:	b118      	cbz	r0, 8007f00 <_vfiprintf_r+0x18>
 8007ef8:	6a03      	ldr	r3, [r0, #32]
 8007efa:	b90b      	cbnz	r3, 8007f00 <_vfiprintf_r+0x18>
 8007efc:	f7fc fe64 	bl	8004bc8 <__sinit>
 8007f00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f02:	07d9      	lsls	r1, r3, #31
 8007f04:	d405      	bmi.n	8007f12 <_vfiprintf_r+0x2a>
 8007f06:	89ab      	ldrh	r3, [r5, #12]
 8007f08:	059a      	lsls	r2, r3, #22
 8007f0a:	d402      	bmi.n	8007f12 <_vfiprintf_r+0x2a>
 8007f0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f0e:	f7fc ff71 	bl	8004df4 <__retarget_lock_acquire_recursive>
 8007f12:	89ab      	ldrh	r3, [r5, #12]
 8007f14:	071b      	lsls	r3, r3, #28
 8007f16:	d501      	bpl.n	8007f1c <_vfiprintf_r+0x34>
 8007f18:	692b      	ldr	r3, [r5, #16]
 8007f1a:	b99b      	cbnz	r3, 8007f44 <_vfiprintf_r+0x5c>
 8007f1c:	4629      	mov	r1, r5
 8007f1e:	4630      	mov	r0, r6
 8007f20:	f000 f93a 	bl	8008198 <__swsetup_r>
 8007f24:	b170      	cbz	r0, 8007f44 <_vfiprintf_r+0x5c>
 8007f26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f28:	07dc      	lsls	r4, r3, #31
 8007f2a:	d504      	bpl.n	8007f36 <_vfiprintf_r+0x4e>
 8007f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f30:	b01d      	add	sp, #116	; 0x74
 8007f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f36:	89ab      	ldrh	r3, [r5, #12]
 8007f38:	0598      	lsls	r0, r3, #22
 8007f3a:	d4f7      	bmi.n	8007f2c <_vfiprintf_r+0x44>
 8007f3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f3e:	f7fc ff5a 	bl	8004df6 <__retarget_lock_release_recursive>
 8007f42:	e7f3      	b.n	8007f2c <_vfiprintf_r+0x44>
 8007f44:	2300      	movs	r3, #0
 8007f46:	9309      	str	r3, [sp, #36]	; 0x24
 8007f48:	2320      	movs	r3, #32
 8007f4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f4e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f52:	2330      	movs	r3, #48	; 0x30
 8007f54:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008108 <_vfiprintf_r+0x220>
 8007f58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f5c:	f04f 0901 	mov.w	r9, #1
 8007f60:	4623      	mov	r3, r4
 8007f62:	469a      	mov	sl, r3
 8007f64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f68:	b10a      	cbz	r2, 8007f6e <_vfiprintf_r+0x86>
 8007f6a:	2a25      	cmp	r2, #37	; 0x25
 8007f6c:	d1f9      	bne.n	8007f62 <_vfiprintf_r+0x7a>
 8007f6e:	ebba 0b04 	subs.w	fp, sl, r4
 8007f72:	d00b      	beq.n	8007f8c <_vfiprintf_r+0xa4>
 8007f74:	465b      	mov	r3, fp
 8007f76:	4622      	mov	r2, r4
 8007f78:	4629      	mov	r1, r5
 8007f7a:	4630      	mov	r0, r6
 8007f7c:	f7ff ffa2 	bl	8007ec4 <__sfputs_r>
 8007f80:	3001      	adds	r0, #1
 8007f82:	f000 80a9 	beq.w	80080d8 <_vfiprintf_r+0x1f0>
 8007f86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f88:	445a      	add	r2, fp
 8007f8a:	9209      	str	r2, [sp, #36]	; 0x24
 8007f8c:	f89a 3000 	ldrb.w	r3, [sl]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	f000 80a1 	beq.w	80080d8 <_vfiprintf_r+0x1f0>
 8007f96:	2300      	movs	r3, #0
 8007f98:	f04f 32ff 	mov.w	r2, #4294967295
 8007f9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fa0:	f10a 0a01 	add.w	sl, sl, #1
 8007fa4:	9304      	str	r3, [sp, #16]
 8007fa6:	9307      	str	r3, [sp, #28]
 8007fa8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007fac:	931a      	str	r3, [sp, #104]	; 0x68
 8007fae:	4654      	mov	r4, sl
 8007fb0:	2205      	movs	r2, #5
 8007fb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fb6:	4854      	ldr	r0, [pc, #336]	; (8008108 <_vfiprintf_r+0x220>)
 8007fb8:	f7f8 f942 	bl	8000240 <memchr>
 8007fbc:	9a04      	ldr	r2, [sp, #16]
 8007fbe:	b9d8      	cbnz	r0, 8007ff8 <_vfiprintf_r+0x110>
 8007fc0:	06d1      	lsls	r1, r2, #27
 8007fc2:	bf44      	itt	mi
 8007fc4:	2320      	movmi	r3, #32
 8007fc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fca:	0713      	lsls	r3, r2, #28
 8007fcc:	bf44      	itt	mi
 8007fce:	232b      	movmi	r3, #43	; 0x2b
 8007fd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007fd4:	f89a 3000 	ldrb.w	r3, [sl]
 8007fd8:	2b2a      	cmp	r3, #42	; 0x2a
 8007fda:	d015      	beq.n	8008008 <_vfiprintf_r+0x120>
 8007fdc:	9a07      	ldr	r2, [sp, #28]
 8007fde:	4654      	mov	r4, sl
 8007fe0:	2000      	movs	r0, #0
 8007fe2:	f04f 0c0a 	mov.w	ip, #10
 8007fe6:	4621      	mov	r1, r4
 8007fe8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fec:	3b30      	subs	r3, #48	; 0x30
 8007fee:	2b09      	cmp	r3, #9
 8007ff0:	d94d      	bls.n	800808e <_vfiprintf_r+0x1a6>
 8007ff2:	b1b0      	cbz	r0, 8008022 <_vfiprintf_r+0x13a>
 8007ff4:	9207      	str	r2, [sp, #28]
 8007ff6:	e014      	b.n	8008022 <_vfiprintf_r+0x13a>
 8007ff8:	eba0 0308 	sub.w	r3, r0, r8
 8007ffc:	fa09 f303 	lsl.w	r3, r9, r3
 8008000:	4313      	orrs	r3, r2
 8008002:	9304      	str	r3, [sp, #16]
 8008004:	46a2      	mov	sl, r4
 8008006:	e7d2      	b.n	8007fae <_vfiprintf_r+0xc6>
 8008008:	9b03      	ldr	r3, [sp, #12]
 800800a:	1d19      	adds	r1, r3, #4
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	9103      	str	r1, [sp, #12]
 8008010:	2b00      	cmp	r3, #0
 8008012:	bfbb      	ittet	lt
 8008014:	425b      	neglt	r3, r3
 8008016:	f042 0202 	orrlt.w	r2, r2, #2
 800801a:	9307      	strge	r3, [sp, #28]
 800801c:	9307      	strlt	r3, [sp, #28]
 800801e:	bfb8      	it	lt
 8008020:	9204      	strlt	r2, [sp, #16]
 8008022:	7823      	ldrb	r3, [r4, #0]
 8008024:	2b2e      	cmp	r3, #46	; 0x2e
 8008026:	d10c      	bne.n	8008042 <_vfiprintf_r+0x15a>
 8008028:	7863      	ldrb	r3, [r4, #1]
 800802a:	2b2a      	cmp	r3, #42	; 0x2a
 800802c:	d134      	bne.n	8008098 <_vfiprintf_r+0x1b0>
 800802e:	9b03      	ldr	r3, [sp, #12]
 8008030:	1d1a      	adds	r2, r3, #4
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	9203      	str	r2, [sp, #12]
 8008036:	2b00      	cmp	r3, #0
 8008038:	bfb8      	it	lt
 800803a:	f04f 33ff 	movlt.w	r3, #4294967295
 800803e:	3402      	adds	r4, #2
 8008040:	9305      	str	r3, [sp, #20]
 8008042:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008118 <_vfiprintf_r+0x230>
 8008046:	7821      	ldrb	r1, [r4, #0]
 8008048:	2203      	movs	r2, #3
 800804a:	4650      	mov	r0, sl
 800804c:	f7f8 f8f8 	bl	8000240 <memchr>
 8008050:	b138      	cbz	r0, 8008062 <_vfiprintf_r+0x17a>
 8008052:	9b04      	ldr	r3, [sp, #16]
 8008054:	eba0 000a 	sub.w	r0, r0, sl
 8008058:	2240      	movs	r2, #64	; 0x40
 800805a:	4082      	lsls	r2, r0
 800805c:	4313      	orrs	r3, r2
 800805e:	3401      	adds	r4, #1
 8008060:	9304      	str	r3, [sp, #16]
 8008062:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008066:	4829      	ldr	r0, [pc, #164]	; (800810c <_vfiprintf_r+0x224>)
 8008068:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800806c:	2206      	movs	r2, #6
 800806e:	f7f8 f8e7 	bl	8000240 <memchr>
 8008072:	2800      	cmp	r0, #0
 8008074:	d03f      	beq.n	80080f6 <_vfiprintf_r+0x20e>
 8008076:	4b26      	ldr	r3, [pc, #152]	; (8008110 <_vfiprintf_r+0x228>)
 8008078:	bb1b      	cbnz	r3, 80080c2 <_vfiprintf_r+0x1da>
 800807a:	9b03      	ldr	r3, [sp, #12]
 800807c:	3307      	adds	r3, #7
 800807e:	f023 0307 	bic.w	r3, r3, #7
 8008082:	3308      	adds	r3, #8
 8008084:	9303      	str	r3, [sp, #12]
 8008086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008088:	443b      	add	r3, r7
 800808a:	9309      	str	r3, [sp, #36]	; 0x24
 800808c:	e768      	b.n	8007f60 <_vfiprintf_r+0x78>
 800808e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008092:	460c      	mov	r4, r1
 8008094:	2001      	movs	r0, #1
 8008096:	e7a6      	b.n	8007fe6 <_vfiprintf_r+0xfe>
 8008098:	2300      	movs	r3, #0
 800809a:	3401      	adds	r4, #1
 800809c:	9305      	str	r3, [sp, #20]
 800809e:	4619      	mov	r1, r3
 80080a0:	f04f 0c0a 	mov.w	ip, #10
 80080a4:	4620      	mov	r0, r4
 80080a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080aa:	3a30      	subs	r2, #48	; 0x30
 80080ac:	2a09      	cmp	r2, #9
 80080ae:	d903      	bls.n	80080b8 <_vfiprintf_r+0x1d0>
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d0c6      	beq.n	8008042 <_vfiprintf_r+0x15a>
 80080b4:	9105      	str	r1, [sp, #20]
 80080b6:	e7c4      	b.n	8008042 <_vfiprintf_r+0x15a>
 80080b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80080bc:	4604      	mov	r4, r0
 80080be:	2301      	movs	r3, #1
 80080c0:	e7f0      	b.n	80080a4 <_vfiprintf_r+0x1bc>
 80080c2:	ab03      	add	r3, sp, #12
 80080c4:	9300      	str	r3, [sp, #0]
 80080c6:	462a      	mov	r2, r5
 80080c8:	4b12      	ldr	r3, [pc, #72]	; (8008114 <_vfiprintf_r+0x22c>)
 80080ca:	a904      	add	r1, sp, #16
 80080cc:	4630      	mov	r0, r6
 80080ce:	f7fb ff53 	bl	8003f78 <_printf_float>
 80080d2:	4607      	mov	r7, r0
 80080d4:	1c78      	adds	r0, r7, #1
 80080d6:	d1d6      	bne.n	8008086 <_vfiprintf_r+0x19e>
 80080d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080da:	07d9      	lsls	r1, r3, #31
 80080dc:	d405      	bmi.n	80080ea <_vfiprintf_r+0x202>
 80080de:	89ab      	ldrh	r3, [r5, #12]
 80080e0:	059a      	lsls	r2, r3, #22
 80080e2:	d402      	bmi.n	80080ea <_vfiprintf_r+0x202>
 80080e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80080e6:	f7fc fe86 	bl	8004df6 <__retarget_lock_release_recursive>
 80080ea:	89ab      	ldrh	r3, [r5, #12]
 80080ec:	065b      	lsls	r3, r3, #25
 80080ee:	f53f af1d 	bmi.w	8007f2c <_vfiprintf_r+0x44>
 80080f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80080f4:	e71c      	b.n	8007f30 <_vfiprintf_r+0x48>
 80080f6:	ab03      	add	r3, sp, #12
 80080f8:	9300      	str	r3, [sp, #0]
 80080fa:	462a      	mov	r2, r5
 80080fc:	4b05      	ldr	r3, [pc, #20]	; (8008114 <_vfiprintf_r+0x22c>)
 80080fe:	a904      	add	r1, sp, #16
 8008100:	4630      	mov	r0, r6
 8008102:	f7fc f9c1 	bl	8004488 <_printf_i>
 8008106:	e7e4      	b.n	80080d2 <_vfiprintf_r+0x1ea>
 8008108:	08008799 	.word	0x08008799
 800810c:	080087a3 	.word	0x080087a3
 8008110:	08003f79 	.word	0x08003f79
 8008114:	08007ec5 	.word	0x08007ec5
 8008118:	0800879f 	.word	0x0800879f

0800811c <__swbuf_r>:
 800811c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800811e:	460e      	mov	r6, r1
 8008120:	4614      	mov	r4, r2
 8008122:	4605      	mov	r5, r0
 8008124:	b118      	cbz	r0, 800812e <__swbuf_r+0x12>
 8008126:	6a03      	ldr	r3, [r0, #32]
 8008128:	b90b      	cbnz	r3, 800812e <__swbuf_r+0x12>
 800812a:	f7fc fd4d 	bl	8004bc8 <__sinit>
 800812e:	69a3      	ldr	r3, [r4, #24]
 8008130:	60a3      	str	r3, [r4, #8]
 8008132:	89a3      	ldrh	r3, [r4, #12]
 8008134:	071a      	lsls	r2, r3, #28
 8008136:	d525      	bpl.n	8008184 <__swbuf_r+0x68>
 8008138:	6923      	ldr	r3, [r4, #16]
 800813a:	b31b      	cbz	r3, 8008184 <__swbuf_r+0x68>
 800813c:	6823      	ldr	r3, [r4, #0]
 800813e:	6922      	ldr	r2, [r4, #16]
 8008140:	1a98      	subs	r0, r3, r2
 8008142:	6963      	ldr	r3, [r4, #20]
 8008144:	b2f6      	uxtb	r6, r6
 8008146:	4283      	cmp	r3, r0
 8008148:	4637      	mov	r7, r6
 800814a:	dc04      	bgt.n	8008156 <__swbuf_r+0x3a>
 800814c:	4621      	mov	r1, r4
 800814e:	4628      	mov	r0, r5
 8008150:	f7ff fa2c 	bl	80075ac <_fflush_r>
 8008154:	b9e0      	cbnz	r0, 8008190 <__swbuf_r+0x74>
 8008156:	68a3      	ldr	r3, [r4, #8]
 8008158:	3b01      	subs	r3, #1
 800815a:	60a3      	str	r3, [r4, #8]
 800815c:	6823      	ldr	r3, [r4, #0]
 800815e:	1c5a      	adds	r2, r3, #1
 8008160:	6022      	str	r2, [r4, #0]
 8008162:	701e      	strb	r6, [r3, #0]
 8008164:	6962      	ldr	r2, [r4, #20]
 8008166:	1c43      	adds	r3, r0, #1
 8008168:	429a      	cmp	r2, r3
 800816a:	d004      	beq.n	8008176 <__swbuf_r+0x5a>
 800816c:	89a3      	ldrh	r3, [r4, #12]
 800816e:	07db      	lsls	r3, r3, #31
 8008170:	d506      	bpl.n	8008180 <__swbuf_r+0x64>
 8008172:	2e0a      	cmp	r6, #10
 8008174:	d104      	bne.n	8008180 <__swbuf_r+0x64>
 8008176:	4621      	mov	r1, r4
 8008178:	4628      	mov	r0, r5
 800817a:	f7ff fa17 	bl	80075ac <_fflush_r>
 800817e:	b938      	cbnz	r0, 8008190 <__swbuf_r+0x74>
 8008180:	4638      	mov	r0, r7
 8008182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008184:	4621      	mov	r1, r4
 8008186:	4628      	mov	r0, r5
 8008188:	f000 f806 	bl	8008198 <__swsetup_r>
 800818c:	2800      	cmp	r0, #0
 800818e:	d0d5      	beq.n	800813c <__swbuf_r+0x20>
 8008190:	f04f 37ff 	mov.w	r7, #4294967295
 8008194:	e7f4      	b.n	8008180 <__swbuf_r+0x64>
	...

08008198 <__swsetup_r>:
 8008198:	b538      	push	{r3, r4, r5, lr}
 800819a:	4b2a      	ldr	r3, [pc, #168]	; (8008244 <__swsetup_r+0xac>)
 800819c:	4605      	mov	r5, r0
 800819e:	6818      	ldr	r0, [r3, #0]
 80081a0:	460c      	mov	r4, r1
 80081a2:	b118      	cbz	r0, 80081ac <__swsetup_r+0x14>
 80081a4:	6a03      	ldr	r3, [r0, #32]
 80081a6:	b90b      	cbnz	r3, 80081ac <__swsetup_r+0x14>
 80081a8:	f7fc fd0e 	bl	8004bc8 <__sinit>
 80081ac:	89a3      	ldrh	r3, [r4, #12]
 80081ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80081b2:	0718      	lsls	r0, r3, #28
 80081b4:	d422      	bmi.n	80081fc <__swsetup_r+0x64>
 80081b6:	06d9      	lsls	r1, r3, #27
 80081b8:	d407      	bmi.n	80081ca <__swsetup_r+0x32>
 80081ba:	2309      	movs	r3, #9
 80081bc:	602b      	str	r3, [r5, #0]
 80081be:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80081c2:	81a3      	strh	r3, [r4, #12]
 80081c4:	f04f 30ff 	mov.w	r0, #4294967295
 80081c8:	e034      	b.n	8008234 <__swsetup_r+0x9c>
 80081ca:	0758      	lsls	r0, r3, #29
 80081cc:	d512      	bpl.n	80081f4 <__swsetup_r+0x5c>
 80081ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80081d0:	b141      	cbz	r1, 80081e4 <__swsetup_r+0x4c>
 80081d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80081d6:	4299      	cmp	r1, r3
 80081d8:	d002      	beq.n	80081e0 <__swsetup_r+0x48>
 80081da:	4628      	mov	r0, r5
 80081dc:	f7fd fc08 	bl	80059f0 <_free_r>
 80081e0:	2300      	movs	r3, #0
 80081e2:	6363      	str	r3, [r4, #52]	; 0x34
 80081e4:	89a3      	ldrh	r3, [r4, #12]
 80081e6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80081ea:	81a3      	strh	r3, [r4, #12]
 80081ec:	2300      	movs	r3, #0
 80081ee:	6063      	str	r3, [r4, #4]
 80081f0:	6923      	ldr	r3, [r4, #16]
 80081f2:	6023      	str	r3, [r4, #0]
 80081f4:	89a3      	ldrh	r3, [r4, #12]
 80081f6:	f043 0308 	orr.w	r3, r3, #8
 80081fa:	81a3      	strh	r3, [r4, #12]
 80081fc:	6923      	ldr	r3, [r4, #16]
 80081fe:	b94b      	cbnz	r3, 8008214 <__swsetup_r+0x7c>
 8008200:	89a3      	ldrh	r3, [r4, #12]
 8008202:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008206:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800820a:	d003      	beq.n	8008214 <__swsetup_r+0x7c>
 800820c:	4621      	mov	r1, r4
 800820e:	4628      	mov	r0, r5
 8008210:	f000 f884 	bl	800831c <__smakebuf_r>
 8008214:	89a0      	ldrh	r0, [r4, #12]
 8008216:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800821a:	f010 0301 	ands.w	r3, r0, #1
 800821e:	d00a      	beq.n	8008236 <__swsetup_r+0x9e>
 8008220:	2300      	movs	r3, #0
 8008222:	60a3      	str	r3, [r4, #8]
 8008224:	6963      	ldr	r3, [r4, #20]
 8008226:	425b      	negs	r3, r3
 8008228:	61a3      	str	r3, [r4, #24]
 800822a:	6923      	ldr	r3, [r4, #16]
 800822c:	b943      	cbnz	r3, 8008240 <__swsetup_r+0xa8>
 800822e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008232:	d1c4      	bne.n	80081be <__swsetup_r+0x26>
 8008234:	bd38      	pop	{r3, r4, r5, pc}
 8008236:	0781      	lsls	r1, r0, #30
 8008238:	bf58      	it	pl
 800823a:	6963      	ldrpl	r3, [r4, #20]
 800823c:	60a3      	str	r3, [r4, #8]
 800823e:	e7f4      	b.n	800822a <__swsetup_r+0x92>
 8008240:	2000      	movs	r0, #0
 8008242:	e7f7      	b.n	8008234 <__swsetup_r+0x9c>
 8008244:	200000b4 	.word	0x200000b4

08008248 <_raise_r>:
 8008248:	291f      	cmp	r1, #31
 800824a:	b538      	push	{r3, r4, r5, lr}
 800824c:	4604      	mov	r4, r0
 800824e:	460d      	mov	r5, r1
 8008250:	d904      	bls.n	800825c <_raise_r+0x14>
 8008252:	2316      	movs	r3, #22
 8008254:	6003      	str	r3, [r0, #0]
 8008256:	f04f 30ff 	mov.w	r0, #4294967295
 800825a:	bd38      	pop	{r3, r4, r5, pc}
 800825c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800825e:	b112      	cbz	r2, 8008266 <_raise_r+0x1e>
 8008260:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008264:	b94b      	cbnz	r3, 800827a <_raise_r+0x32>
 8008266:	4620      	mov	r0, r4
 8008268:	f000 f830 	bl	80082cc <_getpid_r>
 800826c:	462a      	mov	r2, r5
 800826e:	4601      	mov	r1, r0
 8008270:	4620      	mov	r0, r4
 8008272:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008276:	f000 b817 	b.w	80082a8 <_kill_r>
 800827a:	2b01      	cmp	r3, #1
 800827c:	d00a      	beq.n	8008294 <_raise_r+0x4c>
 800827e:	1c59      	adds	r1, r3, #1
 8008280:	d103      	bne.n	800828a <_raise_r+0x42>
 8008282:	2316      	movs	r3, #22
 8008284:	6003      	str	r3, [r0, #0]
 8008286:	2001      	movs	r0, #1
 8008288:	e7e7      	b.n	800825a <_raise_r+0x12>
 800828a:	2400      	movs	r4, #0
 800828c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008290:	4628      	mov	r0, r5
 8008292:	4798      	blx	r3
 8008294:	2000      	movs	r0, #0
 8008296:	e7e0      	b.n	800825a <_raise_r+0x12>

08008298 <raise>:
 8008298:	4b02      	ldr	r3, [pc, #8]	; (80082a4 <raise+0xc>)
 800829a:	4601      	mov	r1, r0
 800829c:	6818      	ldr	r0, [r3, #0]
 800829e:	f7ff bfd3 	b.w	8008248 <_raise_r>
 80082a2:	bf00      	nop
 80082a4:	200000b4 	.word	0x200000b4

080082a8 <_kill_r>:
 80082a8:	b538      	push	{r3, r4, r5, lr}
 80082aa:	4d07      	ldr	r5, [pc, #28]	; (80082c8 <_kill_r+0x20>)
 80082ac:	2300      	movs	r3, #0
 80082ae:	4604      	mov	r4, r0
 80082b0:	4608      	mov	r0, r1
 80082b2:	4611      	mov	r1, r2
 80082b4:	602b      	str	r3, [r5, #0]
 80082b6:	f7f8 fea9 	bl	800100c <_kill>
 80082ba:	1c43      	adds	r3, r0, #1
 80082bc:	d102      	bne.n	80082c4 <_kill_r+0x1c>
 80082be:	682b      	ldr	r3, [r5, #0]
 80082c0:	b103      	cbz	r3, 80082c4 <_kill_r+0x1c>
 80082c2:	6023      	str	r3, [r4, #0]
 80082c4:	bd38      	pop	{r3, r4, r5, pc}
 80082c6:	bf00      	nop
 80082c8:	200004d4 	.word	0x200004d4

080082cc <_getpid_r>:
 80082cc:	f7f8 be96 	b.w	8000ffc <_getpid>

080082d0 <__swhatbuf_r>:
 80082d0:	b570      	push	{r4, r5, r6, lr}
 80082d2:	460c      	mov	r4, r1
 80082d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082d8:	2900      	cmp	r1, #0
 80082da:	b096      	sub	sp, #88	; 0x58
 80082dc:	4615      	mov	r5, r2
 80082de:	461e      	mov	r6, r3
 80082e0:	da0d      	bge.n	80082fe <__swhatbuf_r+0x2e>
 80082e2:	89a3      	ldrh	r3, [r4, #12]
 80082e4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80082e8:	f04f 0100 	mov.w	r1, #0
 80082ec:	bf0c      	ite	eq
 80082ee:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80082f2:	2340      	movne	r3, #64	; 0x40
 80082f4:	2000      	movs	r0, #0
 80082f6:	6031      	str	r1, [r6, #0]
 80082f8:	602b      	str	r3, [r5, #0]
 80082fa:	b016      	add	sp, #88	; 0x58
 80082fc:	bd70      	pop	{r4, r5, r6, pc}
 80082fe:	466a      	mov	r2, sp
 8008300:	f000 f848 	bl	8008394 <_fstat_r>
 8008304:	2800      	cmp	r0, #0
 8008306:	dbec      	blt.n	80082e2 <__swhatbuf_r+0x12>
 8008308:	9901      	ldr	r1, [sp, #4]
 800830a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800830e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008312:	4259      	negs	r1, r3
 8008314:	4159      	adcs	r1, r3
 8008316:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800831a:	e7eb      	b.n	80082f4 <__swhatbuf_r+0x24>

0800831c <__smakebuf_r>:
 800831c:	898b      	ldrh	r3, [r1, #12]
 800831e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008320:	079d      	lsls	r5, r3, #30
 8008322:	4606      	mov	r6, r0
 8008324:	460c      	mov	r4, r1
 8008326:	d507      	bpl.n	8008338 <__smakebuf_r+0x1c>
 8008328:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800832c:	6023      	str	r3, [r4, #0]
 800832e:	6123      	str	r3, [r4, #16]
 8008330:	2301      	movs	r3, #1
 8008332:	6163      	str	r3, [r4, #20]
 8008334:	b002      	add	sp, #8
 8008336:	bd70      	pop	{r4, r5, r6, pc}
 8008338:	ab01      	add	r3, sp, #4
 800833a:	466a      	mov	r2, sp
 800833c:	f7ff ffc8 	bl	80082d0 <__swhatbuf_r>
 8008340:	9900      	ldr	r1, [sp, #0]
 8008342:	4605      	mov	r5, r0
 8008344:	4630      	mov	r0, r6
 8008346:	f7fd fbc7 	bl	8005ad8 <_malloc_r>
 800834a:	b948      	cbnz	r0, 8008360 <__smakebuf_r+0x44>
 800834c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008350:	059a      	lsls	r2, r3, #22
 8008352:	d4ef      	bmi.n	8008334 <__smakebuf_r+0x18>
 8008354:	f023 0303 	bic.w	r3, r3, #3
 8008358:	f043 0302 	orr.w	r3, r3, #2
 800835c:	81a3      	strh	r3, [r4, #12]
 800835e:	e7e3      	b.n	8008328 <__smakebuf_r+0xc>
 8008360:	89a3      	ldrh	r3, [r4, #12]
 8008362:	6020      	str	r0, [r4, #0]
 8008364:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008368:	81a3      	strh	r3, [r4, #12]
 800836a:	9b00      	ldr	r3, [sp, #0]
 800836c:	6163      	str	r3, [r4, #20]
 800836e:	9b01      	ldr	r3, [sp, #4]
 8008370:	6120      	str	r0, [r4, #16]
 8008372:	b15b      	cbz	r3, 800838c <__smakebuf_r+0x70>
 8008374:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008378:	4630      	mov	r0, r6
 800837a:	f000 f81d 	bl	80083b8 <_isatty_r>
 800837e:	b128      	cbz	r0, 800838c <__smakebuf_r+0x70>
 8008380:	89a3      	ldrh	r3, [r4, #12]
 8008382:	f023 0303 	bic.w	r3, r3, #3
 8008386:	f043 0301 	orr.w	r3, r3, #1
 800838a:	81a3      	strh	r3, [r4, #12]
 800838c:	89a3      	ldrh	r3, [r4, #12]
 800838e:	431d      	orrs	r5, r3
 8008390:	81a5      	strh	r5, [r4, #12]
 8008392:	e7cf      	b.n	8008334 <__smakebuf_r+0x18>

08008394 <_fstat_r>:
 8008394:	b538      	push	{r3, r4, r5, lr}
 8008396:	4d07      	ldr	r5, [pc, #28]	; (80083b4 <_fstat_r+0x20>)
 8008398:	2300      	movs	r3, #0
 800839a:	4604      	mov	r4, r0
 800839c:	4608      	mov	r0, r1
 800839e:	4611      	mov	r1, r2
 80083a0:	602b      	str	r3, [r5, #0]
 80083a2:	f7f8 fe92 	bl	80010ca <_fstat>
 80083a6:	1c43      	adds	r3, r0, #1
 80083a8:	d102      	bne.n	80083b0 <_fstat_r+0x1c>
 80083aa:	682b      	ldr	r3, [r5, #0]
 80083ac:	b103      	cbz	r3, 80083b0 <_fstat_r+0x1c>
 80083ae:	6023      	str	r3, [r4, #0]
 80083b0:	bd38      	pop	{r3, r4, r5, pc}
 80083b2:	bf00      	nop
 80083b4:	200004d4 	.word	0x200004d4

080083b8 <_isatty_r>:
 80083b8:	b538      	push	{r3, r4, r5, lr}
 80083ba:	4d06      	ldr	r5, [pc, #24]	; (80083d4 <_isatty_r+0x1c>)
 80083bc:	2300      	movs	r3, #0
 80083be:	4604      	mov	r4, r0
 80083c0:	4608      	mov	r0, r1
 80083c2:	602b      	str	r3, [r5, #0]
 80083c4:	f7f8 fe91 	bl	80010ea <_isatty>
 80083c8:	1c43      	adds	r3, r0, #1
 80083ca:	d102      	bne.n	80083d2 <_isatty_r+0x1a>
 80083cc:	682b      	ldr	r3, [r5, #0]
 80083ce:	b103      	cbz	r3, 80083d2 <_isatty_r+0x1a>
 80083d0:	6023      	str	r3, [r4, #0]
 80083d2:	bd38      	pop	{r3, r4, r5, pc}
 80083d4:	200004d4 	.word	0x200004d4

080083d8 <_init>:
 80083d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083da:	bf00      	nop
 80083dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083de:	bc08      	pop	{r3}
 80083e0:	469e      	mov	lr, r3
 80083e2:	4770      	bx	lr

080083e4 <_fini>:
 80083e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083e6:	bf00      	nop
 80083e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083ea:	bc08      	pop	{r3}
 80083ec:	469e      	mov	lr, r3
 80083ee:	4770      	bx	lr
