[
 {
  "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/src/qd.v",
  "InstLine" : 3,
  "InstName" : "qd",
  "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/src/qd.v",
  "ModuleLine" : 3,
  "ModuleName" : "qd"
 },
 {
  "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/src/sdm.v",
  "InstLine" : 4,
  "InstName" : "sdm",
  "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/src/sdm.v",
  "ModuleLine" : 4,
  "ModuleName" : "sdm"
 },
 {
  "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/src/top.v",
  "InstLine" : 3,
  "InstName" : "top",
  "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/src/top.v",
  "ModuleLine" : 3,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/src/top.v",
    "InstLine" : 24,
    "InstName" : "dds_ii_0",
    "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/src/dds_ii.v",
    "ModuleLine" : 4020,
    "ModuleName" : "dds_ii",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/src/dds_ii.v",
      "InstLine" : 4040,
      "InstName" : "u_dds_compiler_core",
      "ModuleFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/src/dds_ii.v",
      "ModuleLine" : 12,
      "ModuleName" : "~dds_ii_core.dds_ii"
     }
    ]
   }
  ]
 }
]