ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB344:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "motor.h"
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** #define TIMCLOCK   16000000
  35:Core/Src/main.c **** #define PRESCALAR  16
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  45:Core/Src/main.c **** ADC_HandleTypeDef hadc2;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  48:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  51:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  52:Core/Src/main.c **** TIM_HandleTypeDef htim8;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** UART_HandleTypeDef huart3;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE BEGIN PV */
  57:Core/Src/main.c **** uint16_t adcValue[3];
  58:Core/Src/main.c **** uint16_t adcJoyX;
  59:Core/Src/main.c **** uint16_t adcJoyY;
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** uint32_t tim1Val1 = 0;
  62:Core/Src/main.c **** uint32_t tim1Val2 = 0;
  63:Core/Src/main.c **** uint32_t Difference1 = 0;
  64:Core/Src/main.c **** int isFirstCap1 = 0;
  65:Core/Src/main.c **** float frequency1 = 0;
  66:Core/Src/main.c **** uint32_t tim2Val1 = 0;
  67:Core/Src/main.c **** uint32_t tim2Val2 = 0;
  68:Core/Src/main.c **** uint32_t Difference2 = 0;
  69:Core/Src/main.c **** int isFirstCap2 = 0;
  70:Core/Src/main.c **** float frequency2 = 0;
  71:Core/Src/main.c **** uint32_t tim3Val1 = 0;
  72:Core/Src/main.c **** uint32_t tim3Val2 = 0;
  73:Core/Src/main.c **** uint32_t Difference3 = 0;
  74:Core/Src/main.c **** int isFirstCap3 = 0;
  75:Core/Src/main.c **** float frequency3 = 0;
  76:Core/Src/main.c **** float combinedSpeed;
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** motor_t motor;
  79:Core/Src/main.c **** uint8_t isDA[] = {0xDA, 0XBA, 0xD0, 0x00};
  80:Core/Src/main.c **** uint8_t retDA[] = {0x00, 0xD0, 0xBA, 0xDA};
  81:Core/Src/main.c **** gpio_Pin Hall_1 = { .gpioGroup = GPIOA, .gpioPin = GPIO_PIN_3 };        //TIM2 CH4
  82:Core/Src/main.c **** gpio_Pin Hall_2 = { .gpioGroup = GPIOB, .gpioPin = GPIO_PIN_3 };        //TIM2 CH2
  83:Core/Src/main.c **** gpio_Pin Hall_3 = { .gpioGroup = GPIOA, .gpioPin = GPIO_PIN_15 };       //TIM2 CH1
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** gpio_Pin motor_Sleep = { .gpioGroup = GPIOB, .gpioPin = GPIO_PIN_7 };	//SLEEP
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** gpio_Pin txen = { .gpioGroup = GPIOB, .gpioPin = GPIO_PIN_1 };            //txen
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** gpio_Pin imuInt = { .gpioGroup = GPIOB, .gpioPin = GPIO_PIN_2 };
  91:Core/Src/main.c **** gpio_Pin imuCS= { .gpioGroup = GPIOA, .gpioPin = GPIO_PIN_11 };
  92:Core/Src/main.c **** 
  93:Core/Src/main.c **** gpio_Pin ena = { .gpioGroup = GPIOC, .gpioPin = GPIO_PIN_10 };            //motor ENA
  94:Core/Src/main.c **** gpio_Pin enb = { .gpioGroup = GPIOC, .gpioPin = GPIO_PIN_11 };            //motor ENB
  95:Core/Src/main.c **** gpio_Pin enc = { .gpioGroup = GPIOB, .gpioPin = GPIO_PIN_6 };            //motor ENC
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** gpio_Pin fault = { .gpioGroup = GPIOA, .gpioPin = GPIO_PIN_12 };          //motor fault
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** gpio_Pin proxi = { .gpioGroup = GPIOB, .gpioPin = GPIO_PIN_12 };         //proxy
 100:Core/Src/main.c **** /* USER CODE END PV */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 103:Core/Src/main.c **** void SystemClock_Config(void);
 104:Core/Src/main.c **** static void MX_GPIO_Init(void);
 105:Core/Src/main.c **** static void MX_ADC1_Init(void);
 106:Core/Src/main.c **** static void MX_ADC2_Init(void);
 107:Core/Src/main.c **** static void MX_SPI1_Init(void);
 108:Core/Src/main.c **** static void MX_TIM1_Init(void);
 109:Core/Src/main.c **** static void MX_TIM2_Init(void);
 110:Core/Src/main.c **** static void MX_TIM8_Init(void);
 111:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
 112:Core/Src/main.c **** static void MX_SPI2_Init(void);
 113:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c **** void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim);
 116:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc);
 117:Core/Src/main.c **** void RGB_setIntensity(uint8_t red, uint8_t green, uint8_t blue);
 118:Core/Src/main.c **** void readAccel(void);
 119:Core/Src/main.c **** void readJoy(uint16_t  *xVal, uint16_t * yVal);
 120:Core/Src/main.c **** /* USER CODE END PFP */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 123:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 124:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** 	//_adcHandler(&motor);
 127:Core/Src/main.c **** 	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcValue, 3);
 128:Core/Src/main.c **** 	return;
 129:Core/Src/main.c **** }
 130:Core/Src/main.c **** void readJoy(uint16_t  *xVal, uint16_t * yVal){
 131:Core/Src/main.c **** 	ADC_ChannelConfTypeDef sConfig = {0};
 132:Core/Src/main.c **** 
 133:Core/Src/main.c **** 	sConfig.Channel = ADC_CHANNEL_4;
 134:Core/Src/main.c **** 	sConfig.Rank = ADC_REGULAR_RANK_2;
 135:Core/Src/main.c **** 	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 136:Core/Src/main.c **** 	{
 137:Core/Src/main.c **** 		Error_Handler();
 138:Core/Src/main.c **** 	}
 139:Core/Src/main.c **** 	HAL_ADC_Start(&hadc2);
 140:Core/Src/main.c **** 	HAL_ADC_PollForConversion(&hadc2, 100);
 141:Core/Src/main.c **** 	*xVal = HAL_ADC_GetValue(&hadc2);
 142:Core/Src/main.c **** 	HAL_ADC_Stop(&hadc2);
 143:Core/Src/main.c **** 
 144:Core/Src/main.c **** 
 145:Core/Src/main.c **** 	sConfig.Channel = ADC_CHANNEL_4;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 4


 146:Core/Src/main.c **** 	sConfig.Rank = ADC_REGULAR_RANK_2;
 147:Core/Src/main.c **** 	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 148:Core/Src/main.c **** 	{
 149:Core/Src/main.c **** 		Error_Handler();
 150:Core/Src/main.c **** 	}
 151:Core/Src/main.c **** 	HAL_ADC_Start(&hadc2);
 152:Core/Src/main.c **** 	HAL_ADC_PollForConversion(&hadc2, 100);
 153:Core/Src/main.c **** 	*yVal = HAL_ADC_GetValue(&hadc2);
 154:Core/Src/main.c **** 	HAL_ADC_Stop(&hadc2);
 155:Core/Src/main.c **** 
 156:Core/Src/main.c **** 	return;
 157:Core/Src/main.c **** }
 158:Core/Src/main.c **** 
 159:Core/Src/main.c **** void readAccel(void){
 160:Core/Src/main.c **** 
 161:Core/Src/main.c **** 
 162:Core/Src/main.c **** 
 163:Core/Src/main.c **** 	return;
 164:Core/Src/main.c **** }
 165:Core/Src/main.c **** 
 166:Core/Src/main.c **** void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 167:Core/Src/main.c **** {
 168:Core/Src/main.c **** 	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 169:Core/Src/main.c **** 	{
 170:Core/Src/main.c **** 		if (isFirstCap1==0) // if the first rising edge is not captured
 171:Core/Src/main.c **** 			{
 172:Core/Src/main.c **** 			tim1Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 173:Core/Src/main.c **** 			isFirstCap1 = 1;  // set the first captured as true
 174:Core/Src/main.c **** 			}
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** 		else   // If the first rising edge is captured, now we will capture the second edge
 177:Core/Src/main.c **** 		{
 178:Core/Src/main.c **** 			tim1Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 179:Core/Src/main.c **** 
 180:Core/Src/main.c **** 			if (tim1Val2 > tim1Val1)
 181:Core/Src/main.c **** 			{
 182:Core/Src/main.c **** 				Difference1 = tim1Val2-tim1Val1;
 183:Core/Src/main.c **** 			}
 184:Core/Src/main.c **** 
 185:Core/Src/main.c **** 			else if (tim1Val1 > tim1Val2)
 186:Core/Src/main.c **** 				{
 187:Core/Src/main.c **** 					Difference1 = (0xffffffff - tim1Val1) + tim1Val2;
 188:Core/Src/main.c **** 				}
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** 			float refClock = TIMCLOCK/(PRESCALAR);
 191:Core/Src/main.c **** 			frequency1 = refClock/Difference1;
 192:Core/Src/main.c **** 
 193:Core/Src/main.c **** 			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 194:Core/Src/main.c **** 			isFirstCap1 = 0; // set it back to false
 195:Core/Src/main.c **** 		}
 196:Core/Src/main.c **** 
 197:Core/Src/main.c **** 	}
 198:Core/Src/main.c **** 	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 199:Core/Src/main.c **** 	{
 200:Core/Src/main.c **** 		if (isFirstCap2==0) // if the first rising edge is not captured
 201:Core/Src/main.c **** 			{
 202:Core/Src/main.c **** 			tim2Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read the first value
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 5


 203:Core/Src/main.c **** 			isFirstCap2 = 1;  // set the first captured as true
 204:Core/Src/main.c **** 			}
 205:Core/Src/main.c **** 
 206:Core/Src/main.c **** 		else   // If the first rising edge is captured, now we will capture the second edge
 207:Core/Src/main.c **** 		{
 208:Core/Src/main.c **** 			tim2Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);  // read second value
 209:Core/Src/main.c **** 
 210:Core/Src/main.c **** 			if (tim2Val2 > tim2Val1)
 211:Core/Src/main.c **** 			{
 212:Core/Src/main.c **** 				Difference2 = tim2Val2-tim2Val1;
 213:Core/Src/main.c **** 			}
 214:Core/Src/main.c **** 
 215:Core/Src/main.c **** 			else if (tim2Val1 > tim2Val2)
 216:Core/Src/main.c **** 				{
 217:Core/Src/main.c **** 					Difference2 = (0xffffffff - tim2Val1) + tim2Val2;
 218:Core/Src/main.c **** 				}
 219:Core/Src/main.c **** 
 220:Core/Src/main.c **** 			float refClock = TIMCLOCK/(PRESCALAR);
 221:Core/Src/main.c **** 			frequency2 = refClock/Difference2;
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** 			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 224:Core/Src/main.c **** 			isFirstCap2 = 0; // set it back to false
 225:Core/Src/main.c **** 		}
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** 	}
 228:Core/Src/main.c **** 	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 229:Core/Src/main.c **** 	{
 230:Core/Src/main.c **** 		if (isFirstCap3==0) // if the first rising edge is not captured
 231:Core/Src/main.c **** 			{
 232:Core/Src/main.c **** 			tim3Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3); // read the first value
 233:Core/Src/main.c **** 			isFirstCap3 = 1;  // set the first captured as true
 234:Core/Src/main.c **** 			}
 235:Core/Src/main.c **** 
 236:Core/Src/main.c **** 		else   // If the first rising edge is captured, now we will capture the second edge
 237:Core/Src/main.c **** 		{
 238:Core/Src/main.c **** 			tim3Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);  // read second value
 239:Core/Src/main.c **** 
 240:Core/Src/main.c **** 			if (tim3Val2 > tim3Val1)
 241:Core/Src/main.c **** 			{
 242:Core/Src/main.c **** 				Difference3 = tim3Val2-tim3Val1;
 243:Core/Src/main.c **** 			}
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** 			else if (tim3Val1 > tim3Val2)
 246:Core/Src/main.c **** 				{
 247:Core/Src/main.c **** 					Difference3 = (0xffffffff - tim3Val1) + tim3Val2;
 248:Core/Src/main.c **** 				}
 249:Core/Src/main.c **** 
 250:Core/Src/main.c **** 			float refClock = TIMCLOCK/(PRESCALAR);
 251:Core/Src/main.c **** 			frequency3 = refClock/Difference3;
 252:Core/Src/main.c **** 
 253:Core/Src/main.c **** 			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 254:Core/Src/main.c **** 			isFirstCap3 = 0; // set it back to false
 255:Core/Src/main.c **** 		}
 256:Core/Src/main.c **** 
 257:Core/Src/main.c **** 	}
 258:Core/Src/main.c **** 
 259:Core/Src/main.c **** 	//Speed Calculation
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 6


 260:Core/Src/main.c **** 	switch(motor.hallState){
 261:Core/Src/main.c ****     	case 0b100:
 262:Core/Src/main.c ****     		combinedSpeed = ((frequency2 + frequency3) / 2);
 263:Core/Src/main.c ****     		break;
 264:Core/Src/main.c ****     	case 0b110:
 265:Core/Src/main.c ****     		combinedSpeed = frequency3;
 266:Core/Src/main.c ****     		break;
 267:Core/Src/main.c ****     	case 0b010:
 268:Core/Src/main.c ****     		combinedSpeed = ((frequency1 + frequency3) / 2);
 269:Core/Src/main.c ****     		break;
 270:Core/Src/main.c ****     	case 0b011:
 271:Core/Src/main.c ****     		combinedSpeed = frequency1;
 272:Core/Src/main.c ****     		break;
 273:Core/Src/main.c ****     	case 0b001:
 274:Core/Src/main.c ****     		combinedSpeed = ((frequency1 + frequency2) / 2);
 275:Core/Src/main.c ****     		break;
 276:Core/Src/main.c ****     	case 0b101:
 277:Core/Src/main.c ****     		combinedSpeed = frequency2;
 278:Core/Src/main.c ****     		break;
 279:Core/Src/main.c **** 	}
 280:Core/Src/main.c **** 	return;
 281:Core/Src/main.c **** }
 282:Core/Src/main.c **** 
 283:Core/Src/main.c **** 
 284:Core/Src/main.c **** void RGB_setIntensity(uint8_t red, uint8_t green, uint8_t blue){
 285:Core/Src/main.c ****   if(red > 255){
 286:Core/Src/main.c ****     red = 255;
 287:Core/Src/main.c ****   }
 288:Core/Src/main.c ****   else if(red < 0){
 289:Core/Src/main.c ****     red = 0;
 290:Core/Src/main.c ****   }
 291:Core/Src/main.c ****   if(blue > 255){
 292:Core/Src/main.c ****     blue = 255;
 293:Core/Src/main.c ****   }
 294:Core/Src/main.c ****   else if(blue < 0){
 295:Core/Src/main.c ****     blue = 0;
 296:Core/Src/main.c ****   }
 297:Core/Src/main.c ****   if(green > 255){
 298:Core/Src/main.c ****     green = 255;
 299:Core/Src/main.c ****   }
 300:Core/Src/main.c ****   else if(green < 0){
 301:Core/Src/main.c ****     green = 0;
 302:Core/Src/main.c ****   }
 303:Core/Src/main.c ****   htim8.Instance->CCR1 = red;
 304:Core/Src/main.c ****   htim8.Instance->CCR2 = green;
 305:Core/Src/main.c ****   htim8.Instance->CCR3 = blue;
 306:Core/Src/main.c **** }
 307:Core/Src/main.c **** 
 308:Core/Src/main.c **** 
 309:Core/Src/main.c **** /* USER CODE END 0 */
 310:Core/Src/main.c **** 
 311:Core/Src/main.c **** /**
 312:Core/Src/main.c ****   * @brief  The application entry point.
 313:Core/Src/main.c ****   * @retval int
 314:Core/Src/main.c ****   */
 315:Core/Src/main.c **** int main(void)
 316:Core/Src/main.c **** {
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /* USER CODE END 1 */
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 325:Core/Src/main.c ****   HAL_Init();
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   /* USER CODE END Init */
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****   /* Configure the system clock */
 332:Core/Src/main.c ****   SystemClock_Config();
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 335:Core/Src/main.c **** 
 336:Core/Src/main.c ****   /* USER CODE END SysInit */
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /* Initialize all configured peripherals */
 339:Core/Src/main.c ****   MX_GPIO_Init();
 340:Core/Src/main.c ****   MX_ADC1_Init();
 341:Core/Src/main.c ****   MX_ADC2_Init();
 342:Core/Src/main.c ****   MX_SPI1_Init();
 343:Core/Src/main.c ****   MX_TIM1_Init();
 344:Core/Src/main.c ****   MX_TIM2_Init();
 345:Core/Src/main.c ****   MX_TIM8_Init();
 346:Core/Src/main.c ****   MX_USART3_UART_Init();
 347:Core/Src/main.c ****   MX_SPI2_Init();
 348:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 349:Core/Src/main.c **** 
 350:Core/Src/main.c **** 
 351:Core/Src/main.c ****   //joystick code
 352:Core/Src/main.c ****   //HAL_ADC_Start_IT(&hadc2);
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****  /**
 355:Core/Src/main.c ****   //input
 356:Core/Src/main.c ****   if( HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1) != HAL_OK){
 357:Core/Src/main.c **** 	  Error_Handler();
 358:Core/Src/main.c ****   }
 359:Core/Src/main.c ****   if( HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2) != HAL_OK){
 360:Core/Src/main.c **** 	  Error_Handler();
 361:Core/Src/main.c ****   }
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   if( HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4) != HAL_OK){
 364:Core/Src/main.c **** 	  Error_Handler();
 365:Core/Src/main.c ****   }
 366:Core/Src/main.c **** **/
 367:Core/Src/main.c ****   // set up motor struct
 368:Core/Src/main.c ****   motor.pwm = &htim1;
 369:Core/Src/main.c ****   motor.adc = &hadc1;
 370:Core/Src/main.c ****   // Enable pins
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   motor.enablePins[0] = ena;
 373:Core/Src/main.c ****   motor.enablePins[1] = enb;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 8


 374:Core/Src/main.c ****   motor.enablePins[2] = enc;
 375:Core/Src/main.c ****   motor.motorSleep = motor_Sleep;
 376:Core/Src/main.c ****   motor.hallPins[0] = Hall_1;
 377:Core/Src/main.c ****   motor.hallPins[1] = Hall_2;
 378:Core/Src/main.c ****   motor.hallPins[2] = Hall_3;
 379:Core/Src/main.c ****   motor.dir = 1;        // make go forward
 380:Core/Src/main.c ****   motor.dutyCycle = 0.2;
 381:Core/Src/main.c ****   MOTOR_init(&motor);
 382:Core/Src/main.c ****   HAL_GPIO_WritePin(motor_Sleep.gpioGroup, motor_Sleep.gpioPin, 1); // turn motor on
 383:Core/Src/main.c **** 
 384:Core/Src/main.c ****   uint8_t dataSend = 0b11001000;
 385:Core/Src/main.c ****   /* USER CODE END 2 */
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   /* Infinite loop */
 388:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 389:Core/Src/main.c ****   while (1)
 390:Core/Src/main.c ****   {
 391:Core/Src/main.c ****     /* USER CODE END WHILE */
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 394:Core/Src/main.c **** 	  //readJoy(&adcJoyX, &adcJoyY);
 395:Core/Src/main.c **** 	  readHalls(&motor);
 396:Core/Src/main.c **** 	  //HAL_GPIO_WritePin(motor_Sleep.gpioGroup, motor_Sleep.gpioPin, 1); // turn motor on
 397:Core/Src/main.c **** 	  //HAL_GPIO_WritePin(ena.gpioGroup, ena.gpioPin, 1); // turn motor on
 398:Core/Src/main.c **** 	  //HAL_GPIO_WritePin(enb.gpioGroup, enb.gpioPin, 0); // turn motor on
 399:Core/Src/main.c **** 	  //HAL_GPIO_WritePin(enc.gpioGroup, enc.gpioPin, 0); // turn motor on
 400:Core/Src/main.c **** 	  //MOTOR_FOCtask(&motor);
 401:Core/Src/main.c ****     MOTOR_SVPWMtask(&motor);
 402:Core/Src/main.c **** 	  //MOTOR_task(&motor);
 403:Core/Src/main.c **** 	  //HAL_Delay(1);
 404:Core/Src/main.c **** 
 405:Core/Src/main.c **** 	  //HAL_GPIO_WritePin(txen.gpioGroup, txen.gpioPin, 1); // setting txen highW
 406:Core/Src/main.c **** 	  //HAL_UART_Transmit(&huart3, isDA, 4, 100);
 407:Core/Src/main.c **** 	  //HAL_GPIO_WritePin(txen.gpioGroup, txen.gpioPin, 0); // setting txen low
 408:Core/Src/main.c **** 	  //HAL_Delay(1);
 409:Core/Src/main.c **** 
 410:Core/Src/main.c ****   }
 411:Core/Src/main.c ****   /* USER CODE END 3 */
 412:Core/Src/main.c **** }
 413:Core/Src/main.c **** 
 414:Core/Src/main.c **** /**
 415:Core/Src/main.c ****   * @brief System Clock Configuration
 416:Core/Src/main.c ****   * @retval None
 417:Core/Src/main.c ****   */
 418:Core/Src/main.c **** void SystemClock_Config(void)
 419:Core/Src/main.c **** {
 420:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 421:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 422:Core/Src/main.c **** 
 423:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 424:Core/Src/main.c ****   */
 425:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 426:Core/Src/main.c **** 
 427:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 428:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 429:Core/Src/main.c ****   */
 430:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 9


 431:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 432:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 433:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 434:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 435:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 436:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 437:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 438:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 439:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 440:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 441:Core/Src/main.c ****   {
 442:Core/Src/main.c ****     Error_Handler();
 443:Core/Src/main.c ****   }
 444:Core/Src/main.c **** 
 445:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 446:Core/Src/main.c ****   */
 447:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 448:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 449:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 450:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 451:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 452:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 455:Core/Src/main.c ****   {
 456:Core/Src/main.c ****     Error_Handler();
 457:Core/Src/main.c ****   }
 458:Core/Src/main.c **** }
 459:Core/Src/main.c **** 
 460:Core/Src/main.c **** /**
 461:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 462:Core/Src/main.c ****   * @param None
 463:Core/Src/main.c ****   * @retval None
 464:Core/Src/main.c ****   */
 465:Core/Src/main.c **** static void MX_ADC1_Init(void)
 466:Core/Src/main.c **** {
 467:Core/Src/main.c **** 
 468:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 469:Core/Src/main.c **** 
 470:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 471:Core/Src/main.c **** 
 472:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 473:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 474:Core/Src/main.c **** 
 475:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 476:Core/Src/main.c **** 
 477:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 478:Core/Src/main.c **** 
 479:Core/Src/main.c ****   /** Common config
 480:Core/Src/main.c ****   */
 481:Core/Src/main.c ****   hadc1.Instance = ADC1;
 482:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 483:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 484:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 485:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 486:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 487:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 10


 488:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 489:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 490:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 491:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 492:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 493:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 494:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 495:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 496:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 497:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 498:Core/Src/main.c ****   {
 499:Core/Src/main.c ****     Error_Handler();
 500:Core/Src/main.c ****   }
 501:Core/Src/main.c **** 
 502:Core/Src/main.c ****   /** Configure the ADC multi-mode
 503:Core/Src/main.c ****   */
 504:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 505:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 506:Core/Src/main.c ****   {
 507:Core/Src/main.c ****     Error_Handler();
 508:Core/Src/main.c ****   }
 509:Core/Src/main.c **** 
 510:Core/Src/main.c ****   /** Configure Regular Channel
 511:Core/Src/main.c ****   */
 512:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 513:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 514:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 515:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 516:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 517:Core/Src/main.c ****   sConfig.Offset = 0;
 518:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 519:Core/Src/main.c ****   {
 520:Core/Src/main.c ****     Error_Handler();
 521:Core/Src/main.c ****   }
 522:Core/Src/main.c **** 
 523:Core/Src/main.c ****   /** Configure Regular Channel
 524:Core/Src/main.c ****   */
 525:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 526:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 527:Core/Src/main.c ****   {
 528:Core/Src/main.c ****     Error_Handler();
 529:Core/Src/main.c ****   }
 530:Core/Src/main.c **** 
 531:Core/Src/main.c ****   /** Configure Regular Channel
 532:Core/Src/main.c ****   */
 533:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 534:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 535:Core/Src/main.c ****   {
 536:Core/Src/main.c ****     Error_Handler();
 537:Core/Src/main.c ****   }
 538:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 539:Core/Src/main.c **** 
 540:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 541:Core/Src/main.c **** 
 542:Core/Src/main.c **** }
 543:Core/Src/main.c **** 
 544:Core/Src/main.c **** /**
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 11


 545:Core/Src/main.c ****   * @brief ADC2 Initialization Function
 546:Core/Src/main.c ****   * @param None
 547:Core/Src/main.c ****   * @retval None
 548:Core/Src/main.c ****   */
 549:Core/Src/main.c **** static void MX_ADC2_Init(void)
 550:Core/Src/main.c **** {
 551:Core/Src/main.c **** 
 552:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 0 */
 553:Core/Src/main.c **** 
 554:Core/Src/main.c ****   /* USER CODE END ADC2_Init 0 */
 555:Core/Src/main.c **** 
 556:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 557:Core/Src/main.c **** 
 558:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 1 */
 559:Core/Src/main.c **** 
 560:Core/Src/main.c ****   /* USER CODE END ADC2_Init 1 */
 561:Core/Src/main.c **** 
 562:Core/Src/main.c ****   /** Common config
 563:Core/Src/main.c ****   */
 564:Core/Src/main.c ****   hadc2.Instance = ADC2;
 565:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 566:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 567:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 568:Core/Src/main.c ****   hadc2.Init.GainCompensation = 0;
 569:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 570:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 571:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 572:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 573:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 2;
 574:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 575:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 576:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 577:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 578:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 579:Core/Src/main.c ****   hadc2.Init.OversamplingMode = DISABLE;
 580:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 581:Core/Src/main.c ****   {
 582:Core/Src/main.c ****     Error_Handler();
 583:Core/Src/main.c ****   }
 584:Core/Src/main.c **** 
 585:Core/Src/main.c ****   /** Configure Regular Channel
 586:Core/Src/main.c ****   */
 587:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_3;
 588:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 589:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 590:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 591:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 592:Core/Src/main.c ****   sConfig.Offset = 0;
 593:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 594:Core/Src/main.c ****   {
 595:Core/Src/main.c ****     Error_Handler();
 596:Core/Src/main.c ****   }
 597:Core/Src/main.c **** 
 598:Core/Src/main.c ****   /** Configure Regular Channel
 599:Core/Src/main.c ****   */
 600:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 601:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 12


 602:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 603:Core/Src/main.c ****   {
 604:Core/Src/main.c ****     Error_Handler();
 605:Core/Src/main.c ****   }
 606:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 607:Core/Src/main.c **** 
 608:Core/Src/main.c ****   /* USER CODE END ADC2_Init 2 */
 609:Core/Src/main.c **** 
 610:Core/Src/main.c **** }
 611:Core/Src/main.c **** 
 612:Core/Src/main.c **** /**
 613:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 614:Core/Src/main.c ****   * @param None
 615:Core/Src/main.c ****   * @retval None
 616:Core/Src/main.c ****   */
 617:Core/Src/main.c **** static void MX_SPI1_Init(void)
 618:Core/Src/main.c **** {
 619:Core/Src/main.c **** 
 620:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 621:Core/Src/main.c **** 
 622:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 623:Core/Src/main.c **** 
 624:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 625:Core/Src/main.c **** 
 626:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 627:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 628:Core/Src/main.c ****   hspi1.Instance = SPI1;
 629:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 630:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 631:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 632:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 633:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 634:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 635:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 636:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 637:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 638:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 639:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 640:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 641:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 642:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 643:Core/Src/main.c ****   {
 644:Core/Src/main.c ****     Error_Handler();
 645:Core/Src/main.c ****   }
 646:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 647:Core/Src/main.c **** 
 648:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 649:Core/Src/main.c **** 
 650:Core/Src/main.c **** }
 651:Core/Src/main.c **** 
 652:Core/Src/main.c **** /**
 653:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 654:Core/Src/main.c ****   * @param None
 655:Core/Src/main.c ****   * @retval None
 656:Core/Src/main.c ****   */
 657:Core/Src/main.c **** static void MX_SPI2_Init(void)
 658:Core/Src/main.c **** {
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 13


 659:Core/Src/main.c **** 
 660:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 661:Core/Src/main.c **** 
 662:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 663:Core/Src/main.c **** 
 664:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 665:Core/Src/main.c **** 
 666:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 667:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 668:Core/Src/main.c ****   hspi2.Instance = SPI2;
 669:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 670:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 671:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_12BIT;
 672:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 673:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 674:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 675:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 676:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 677:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 678:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 679:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 680:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 681:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 682:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 683:Core/Src/main.c ****   {
 684:Core/Src/main.c ****     Error_Handler();
 685:Core/Src/main.c ****   }
 686:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 687:Core/Src/main.c **** 
 688:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 689:Core/Src/main.c **** 
 690:Core/Src/main.c **** }
 691:Core/Src/main.c **** 
 692:Core/Src/main.c **** /**
 693:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 694:Core/Src/main.c ****   * @param None
 695:Core/Src/main.c ****   * @retval None
 696:Core/Src/main.c ****   */
 697:Core/Src/main.c **** static void MX_TIM1_Init(void)
 698:Core/Src/main.c **** {
 699:Core/Src/main.c **** 
 700:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 701:Core/Src/main.c **** 
 702:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 703:Core/Src/main.c **** 
 704:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 705:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 706:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 707:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 708:Core/Src/main.c **** 
 709:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 710:Core/Src/main.c **** 
 711:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 712:Core/Src/main.c ****   htim1.Instance = TIM1;
 713:Core/Src/main.c ****   htim1.Init.Prescaler = 6;
 714:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 715:Core/Src/main.c ****   htim1.Init.Period = 255;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 14


 716:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 717:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 718:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 719:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 720:Core/Src/main.c ****   {
 721:Core/Src/main.c ****     Error_Handler();
 722:Core/Src/main.c ****   }
 723:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 724:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 725:Core/Src/main.c ****   {
 726:Core/Src/main.c ****     Error_Handler();
 727:Core/Src/main.c ****   }
 728:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 729:Core/Src/main.c ****   {
 730:Core/Src/main.c ****     Error_Handler();
 731:Core/Src/main.c ****   }
 732:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 733:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 734:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 735:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 736:Core/Src/main.c ****   {
 737:Core/Src/main.c ****     Error_Handler();
 738:Core/Src/main.c ****   }
 739:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 740:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 741:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 742:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 743:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 744:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 745:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 746:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 747:Core/Src/main.c ****   {
 748:Core/Src/main.c ****     Error_Handler();
 749:Core/Src/main.c ****   }
 750:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 751:Core/Src/main.c ****   {
 752:Core/Src/main.c ****     Error_Handler();
 753:Core/Src/main.c ****   }
 754:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 755:Core/Src/main.c ****   {
 756:Core/Src/main.c ****     Error_Handler();
 757:Core/Src/main.c ****   }
 758:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 759:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 760:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 761:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 762:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 763:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 764:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 765:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 766:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 767:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 768:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 769:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 770:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 771:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 772:Core/Src/main.c ****   {
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 15


 773:Core/Src/main.c ****     Error_Handler();
 774:Core/Src/main.c ****   }
 775:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 776:Core/Src/main.c **** 
 777:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 778:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 779:Core/Src/main.c **** 
 780:Core/Src/main.c **** }
 781:Core/Src/main.c **** 
 782:Core/Src/main.c **** /**
 783:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 784:Core/Src/main.c ****   * @param None
 785:Core/Src/main.c ****   * @retval None
 786:Core/Src/main.c ****   */
 787:Core/Src/main.c **** static void MX_TIM2_Init(void)
 788:Core/Src/main.c **** {
 789:Core/Src/main.c **** 
 790:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 791:Core/Src/main.c **** 
 792:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 793:Core/Src/main.c **** 
 794:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 795:Core/Src/main.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 796:Core/Src/main.c **** 
 797:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 798:Core/Src/main.c **** 
 799:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 800:Core/Src/main.c ****   htim2.Instance = TIM2;
 801:Core/Src/main.c ****   htim2.Init.Prescaler = 150;
 802:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 803:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 804:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 805:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 806:Core/Src/main.c ****   if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 807:Core/Src/main.c ****   {
 808:Core/Src/main.c ****     Error_Handler();
 809:Core/Src/main.c ****   }
 810:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 811:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 812:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 813:Core/Src/main.c ****   {
 814:Core/Src/main.c ****     Error_Handler();
 815:Core/Src/main.c ****   }
 816:Core/Src/main.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 817:Core/Src/main.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 818:Core/Src/main.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 819:Core/Src/main.c ****   sConfigIC.ICFilter = 0;
 820:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 821:Core/Src/main.c ****   {
 822:Core/Src/main.c ****     Error_Handler();
 823:Core/Src/main.c ****   }
 824:Core/Src/main.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 825:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 826:Core/Src/main.c ****   {
 827:Core/Src/main.c ****     Error_Handler();
 828:Core/Src/main.c ****   }
 829:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 16


 830:Core/Src/main.c ****   {
 831:Core/Src/main.c ****     Error_Handler();
 832:Core/Src/main.c ****   }
 833:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 834:Core/Src/main.c **** 
 835:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 836:Core/Src/main.c **** 
 837:Core/Src/main.c **** }
 838:Core/Src/main.c **** 
 839:Core/Src/main.c **** /**
 840:Core/Src/main.c ****   * @brief TIM8 Initialization Function
 841:Core/Src/main.c ****   * @param None
 842:Core/Src/main.c ****   * @retval None
 843:Core/Src/main.c ****   */
 844:Core/Src/main.c **** static void MX_TIM8_Init(void)
 845:Core/Src/main.c **** {
 846:Core/Src/main.c **** 
 847:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 848:Core/Src/main.c **** 
 849:Core/Src/main.c ****   /* USER CODE END TIM8_Init 0 */
 850:Core/Src/main.c **** 
 851:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 852:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 853:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 854:Core/Src/main.c **** 
 855:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 856:Core/Src/main.c **** 
 857:Core/Src/main.c ****   /* USER CODE END TIM8_Init 1 */
 858:Core/Src/main.c ****   htim8.Instance = TIM8;
 859:Core/Src/main.c ****   htim8.Init.Prescaler = 523;
 860:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 861:Core/Src/main.c ****   htim8.Init.Period = 254;
 862:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 863:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 864:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 865:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 866:Core/Src/main.c ****   {
 867:Core/Src/main.c ****     Error_Handler();
 868:Core/Src/main.c ****   }
 869:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 870:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 871:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 872:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 873:Core/Src/main.c ****   {
 874:Core/Src/main.c ****     Error_Handler();
 875:Core/Src/main.c ****   }
 876:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 877:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 878:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 879:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 880:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 881:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 882:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 883:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 884:Core/Src/main.c ****   {
 885:Core/Src/main.c ****     Error_Handler();
 886:Core/Src/main.c ****   }
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 17


 887:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 888:Core/Src/main.c ****   {
 889:Core/Src/main.c ****     Error_Handler();
 890:Core/Src/main.c ****   }
 891:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 892:Core/Src/main.c ****   {
 893:Core/Src/main.c ****     Error_Handler();
 894:Core/Src/main.c ****   }
 895:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 896:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 897:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 898:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 899:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 900:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 901:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 902:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 903:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 904:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 905:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 906:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 907:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 908:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 909:Core/Src/main.c ****   {
 910:Core/Src/main.c ****     Error_Handler();
 911:Core/Src/main.c ****   }
 912:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 913:Core/Src/main.c **** 
 914:Core/Src/main.c ****   /* USER CODE END TIM8_Init 2 */
 915:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim8);
 916:Core/Src/main.c **** 
 917:Core/Src/main.c **** }
 918:Core/Src/main.c **** 
 919:Core/Src/main.c **** /**
 920:Core/Src/main.c ****   * @brief USART3 Initialization Function
 921:Core/Src/main.c ****   * @param None
 922:Core/Src/main.c ****   * @retval None
 923:Core/Src/main.c ****   */
 924:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 925:Core/Src/main.c **** {
 926:Core/Src/main.c **** 
 927:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 928:Core/Src/main.c **** 
 929:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 930:Core/Src/main.c **** 
 931:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 932:Core/Src/main.c **** 
 933:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 934:Core/Src/main.c ****   huart3.Instance = USART3;
 935:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 936:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 937:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 938:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 939:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 940:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 941:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 942:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 943:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 18


 944:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 945:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 946:Core/Src/main.c ****   {
 947:Core/Src/main.c ****     Error_Handler();
 948:Core/Src/main.c ****   }
 949:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 950:Core/Src/main.c ****   {
 951:Core/Src/main.c ****     Error_Handler();
 952:Core/Src/main.c ****   }
 953:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 954:Core/Src/main.c ****   {
 955:Core/Src/main.c ****     Error_Handler();
 956:Core/Src/main.c ****   }
 957:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 958:Core/Src/main.c ****   {
 959:Core/Src/main.c ****     Error_Handler();
 960:Core/Src/main.c ****   }
 961:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 962:Core/Src/main.c **** 
 963:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 964:Core/Src/main.c **** 
 965:Core/Src/main.c **** }
 966:Core/Src/main.c **** 
 967:Core/Src/main.c **** /**
 968:Core/Src/main.c ****   * @brief GPIO Initialization Function
 969:Core/Src/main.c ****   * @param None
 970:Core/Src/main.c ****   * @retval None
 971:Core/Src/main.c ****   */
 972:Core/Src/main.c **** static void MX_GPIO_Init(void)
 973:Core/Src/main.c **** {
  28              		.loc 1 973 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 24
  35              		.cfi_offset 4, -24
  36              		.cfi_offset 5, -20
  37              		.cfi_offset 6, -16
  38              		.cfi_offset 7, -12
  39              		.cfi_offset 8, -8
  40              		.cfi_offset 14, -4
  41 0004 88B0     		sub	sp, sp, #32
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 56
 974:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 974 3 view .LVU1
  45              		.loc 1 974 20 is_stmt 0 view .LVU2
  46 0006 0024     		movs	r4, #0
  47 0008 0394     		str	r4, [sp, #12]
  48 000a 0494     		str	r4, [sp, #16]
  49 000c 0594     		str	r4, [sp, #20]
  50 000e 0694     		str	r4, [sp, #24]
  51 0010 0794     		str	r4, [sp, #28]
 975:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 976:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 19


 977:Core/Src/main.c **** 
 978:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 979:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  52              		.loc 1 979 3 is_stmt 1 view .LVU3
  53              	.LBB4:
  54              		.loc 1 979 3 view .LVU4
  55              		.loc 1 979 3 view .LVU5
  56 0012 3B4B     		ldr	r3, .L3
  57 0014 DA6C     		ldr	r2, [r3, #76]
  58 0016 42F00102 		orr	r2, r2, #1
  59 001a DA64     		str	r2, [r3, #76]
  60              		.loc 1 979 3 view .LVU6
  61 001c DA6C     		ldr	r2, [r3, #76]
  62 001e 02F00102 		and	r2, r2, #1
  63 0022 0092     		str	r2, [sp]
  64              		.loc 1 979 3 view .LVU7
  65 0024 009A     		ldr	r2, [sp]
  66              	.LBE4:
  67              		.loc 1 979 3 view .LVU8
 980:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  68              		.loc 1 980 3 view .LVU9
  69              	.LBB5:
  70              		.loc 1 980 3 view .LVU10
  71              		.loc 1 980 3 view .LVU11
  72 0026 DA6C     		ldr	r2, [r3, #76]
  73 0028 42F00202 		orr	r2, r2, #2
  74 002c DA64     		str	r2, [r3, #76]
  75              		.loc 1 980 3 view .LVU12
  76 002e DA6C     		ldr	r2, [r3, #76]
  77 0030 02F00202 		and	r2, r2, #2
  78 0034 0192     		str	r2, [sp, #4]
  79              		.loc 1 980 3 view .LVU13
  80 0036 019A     		ldr	r2, [sp, #4]
  81              	.LBE5:
  82              		.loc 1 980 3 view .LVU14
 981:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  83              		.loc 1 981 3 view .LVU15
  84              	.LBB6:
  85              		.loc 1 981 3 view .LVU16
  86              		.loc 1 981 3 view .LVU17
  87 0038 DA6C     		ldr	r2, [r3, #76]
  88 003a 42F00402 		orr	r2, r2, #4
  89 003e DA64     		str	r2, [r3, #76]
  90              		.loc 1 981 3 view .LVU18
  91 0040 DB6C     		ldr	r3, [r3, #76]
  92 0042 03F00403 		and	r3, r3, #4
  93 0046 0293     		str	r3, [sp, #8]
  94              		.loc 1 981 3 view .LVU19
  95 0048 029B     		ldr	r3, [sp, #8]
  96              	.LBE6:
  97              		.loc 1 981 3 view .LVU20
 982:Core/Src/main.c **** 
 983:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 984:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
  98              		.loc 1 984 3 view .LVU21
  99 004a 2E4D     		ldr	r5, .L3+4
 100 004c 2246     		mov	r2, r4
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 20


 101 004e C221     		movs	r1, #194
 102 0050 2846     		mov	r0, r5
 103 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 104              	.LVL0:
 985:Core/Src/main.c **** 
 986:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 987:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 105              		.loc 1 987 3 view .LVU22
 106 0056 2246     		mov	r2, r4
 107 0058 4FF40061 		mov	r1, #2048
 108 005c 4FF09040 		mov	r0, #1207959552
 109 0060 FFF7FEFF 		bl	HAL_GPIO_WritePin
 110              	.LVL1:
 988:Core/Src/main.c **** 
 989:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 990:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 111              		.loc 1 990 3 view .LVU23
 112 0064 284F     		ldr	r7, .L3+8
 113 0066 2246     		mov	r2, r4
 114 0068 4FF44061 		mov	r1, #3072
 115 006c 3846     		mov	r0, r7
 116 006e FFF7FEFF 		bl	HAL_GPIO_WritePin
 117              	.LVL2:
 991:Core/Src/main.c **** 
 992:Core/Src/main.c ****   /*Configure GPIO pins : PB1 PB6 PB7 */
 993:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 118              		.loc 1 993 3 view .LVU24
 119              		.loc 1 993 23 is_stmt 0 view .LVU25
 120 0072 C223     		movs	r3, #194
 121 0074 0393     		str	r3, [sp, #12]
 994:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 122              		.loc 1 994 3 is_stmt 1 view .LVU26
 123              		.loc 1 994 24 is_stmt 0 view .LVU27
 124 0076 0126     		movs	r6, #1
 125 0078 0496     		str	r6, [sp, #16]
 995:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 126              		.loc 1 995 3 is_stmt 1 view .LVU28
 127              		.loc 1 995 24 is_stmt 0 view .LVU29
 128 007a 0594     		str	r4, [sp, #20]
 996:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 129              		.loc 1 996 3 is_stmt 1 view .LVU30
 130              		.loc 1 996 25 is_stmt 0 view .LVU31
 131 007c 0694     		str	r4, [sp, #24]
 997:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 132              		.loc 1 997 3 is_stmt 1 view .LVU32
 133 007e 03A9     		add	r1, sp, #12
 134 0080 2846     		mov	r0, r5
 135 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 136              	.LVL3:
 998:Core/Src/main.c **** 
 999:Core/Src/main.c ****   /*Configure GPIO pin : PB2 */
1000:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2;
 137              		.loc 1 1000 3 view .LVU33
 138              		.loc 1 1000 23 is_stmt 0 view .LVU34
 139 0086 0423     		movs	r3, #4
 140 0088 0393     		str	r3, [sp, #12]
1001:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 21


 141              		.loc 1 1001 3 is_stmt 1 view .LVU35
 142              		.loc 1 1001 24 is_stmt 0 view .LVU36
 143 008a 4FF48813 		mov	r3, #1114112
 144 008e 0493     		str	r3, [sp, #16]
1002:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 145              		.loc 1 1002 3 is_stmt 1 view .LVU37
 146              		.loc 1 1002 24 is_stmt 0 view .LVU38
 147 0090 0594     		str	r4, [sp, #20]
1003:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 148              		.loc 1 1003 3 is_stmt 1 view .LVU39
 149 0092 03A9     		add	r1, sp, #12
 150 0094 2846     		mov	r0, r5
 151 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 152              	.LVL4:
1004:Core/Src/main.c **** 
1005:Core/Src/main.c ****   /*Configure GPIO pin : PB12 */
1006:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12;
 153              		.loc 1 1006 3 view .LVU40
 154              		.loc 1 1006 23 is_stmt 0 view .LVU41
 155 009a 4FF48058 		mov	r8, #4096
 156 009e CDF80C80 		str	r8, [sp, #12]
1007:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 157              		.loc 1 1007 3 is_stmt 1 view .LVU42
 158              		.loc 1 1007 24 is_stmt 0 view .LVU43
 159 00a2 0494     		str	r4, [sp, #16]
1008:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 160              		.loc 1 1008 3 is_stmt 1 view .LVU44
 161              		.loc 1 1008 24 is_stmt 0 view .LVU45
 162 00a4 0594     		str	r4, [sp, #20]
1009:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 163              		.loc 1 1009 3 is_stmt 1 view .LVU46
 164 00a6 03A9     		add	r1, sp, #12
 165 00a8 2846     		mov	r0, r5
 166 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 167              	.LVL5:
1010:Core/Src/main.c **** 
1011:Core/Src/main.c ****   /*Configure GPIO pin : PA11 */
1012:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_11;
 168              		.loc 1 1012 3 view .LVU47
 169              		.loc 1 1012 23 is_stmt 0 view .LVU48
 170 00ae 4FF40063 		mov	r3, #2048
 171 00b2 0393     		str	r3, [sp, #12]
1013:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 172              		.loc 1 1013 3 is_stmt 1 view .LVU49
 173              		.loc 1 1013 24 is_stmt 0 view .LVU50
 174 00b4 0496     		str	r6, [sp, #16]
1014:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 175              		.loc 1 1014 3 is_stmt 1 view .LVU51
 176              		.loc 1 1014 24 is_stmt 0 view .LVU52
 177 00b6 0594     		str	r4, [sp, #20]
1015:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 178              		.loc 1 1015 3 is_stmt 1 view .LVU53
 179              		.loc 1 1015 25 is_stmt 0 view .LVU54
 180 00b8 0694     		str	r4, [sp, #24]
1016:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 1016 3 is_stmt 1 view .LVU55
 182 00ba 03A9     		add	r1, sp, #12
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 22


 183 00bc 4FF09040 		mov	r0, #1207959552
 184 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 185              	.LVL6:
1017:Core/Src/main.c **** 
1018:Core/Src/main.c ****   /*Configure GPIO pin : PA12 */
1019:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12;
 186              		.loc 1 1019 3 view .LVU56
 187              		.loc 1 1019 23 is_stmt 0 view .LVU57
 188 00c4 CDF80C80 		str	r8, [sp, #12]
1020:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 189              		.loc 1 1020 3 is_stmt 1 view .LVU58
 190              		.loc 1 1020 24 is_stmt 0 view .LVU59
 191 00c8 0494     		str	r4, [sp, #16]
1021:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 192              		.loc 1 1021 3 is_stmt 1 view .LVU60
 193              		.loc 1 1021 24 is_stmt 0 view .LVU61
 194 00ca 0594     		str	r4, [sp, #20]
1022:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 195              		.loc 1 1022 3 is_stmt 1 view .LVU62
 196 00cc 03A9     		add	r1, sp, #12
 197 00ce 4FF09040 		mov	r0, #1207959552
 198 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL7:
1023:Core/Src/main.c **** 
1024:Core/Src/main.c ****   /*Configure GPIO pins : PC10 PC11 */
1025:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 200              		.loc 1 1025 3 view .LVU63
 201              		.loc 1 1025 23 is_stmt 0 view .LVU64
 202 00d6 4FF44063 		mov	r3, #3072
 203 00da 0393     		str	r3, [sp, #12]
1026:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 204              		.loc 1 1026 3 is_stmt 1 view .LVU65
 205              		.loc 1 1026 24 is_stmt 0 view .LVU66
 206 00dc 0496     		str	r6, [sp, #16]
1027:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 1027 3 is_stmt 1 view .LVU67
 208              		.loc 1 1027 24 is_stmt 0 view .LVU68
 209 00de 0594     		str	r4, [sp, #20]
1028:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 210              		.loc 1 1028 3 is_stmt 1 view .LVU69
 211              		.loc 1 1028 25 is_stmt 0 view .LVU70
 212 00e0 0694     		str	r4, [sp, #24]
1029:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 213              		.loc 1 1029 3 is_stmt 1 view .LVU71
 214 00e2 03A9     		add	r1, sp, #12
 215 00e4 3846     		mov	r0, r7
 216 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 217              	.LVL8:
1030:Core/Src/main.c **** 
1031:Core/Src/main.c ****   /* EXTI interrupt init*/
1032:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 218              		.loc 1 1032 3 view .LVU72
 219 00ea 2246     		mov	r2, r4
 220 00ec 2146     		mov	r1, r4
 221 00ee 0820     		movs	r0, #8
 222 00f0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 223              	.LVL9:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 23


1033:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 224              		.loc 1 1033 3 view .LVU73
 225 00f4 0820     		movs	r0, #8
 226 00f6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 227              	.LVL10:
1034:Core/Src/main.c **** 
1035:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
1036:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
1037:Core/Src/main.c **** }
 228              		.loc 1 1037 1 is_stmt 0 view .LVU74
 229 00fa 08B0     		add	sp, sp, #32
 230              	.LCFI2:
 231              		.cfi_def_cfa_offset 24
 232              		@ sp needed
 233 00fc BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 234              	.L4:
 235              		.align	2
 236              	.L3:
 237 0100 00100240 		.word	1073876992
 238 0104 00040048 		.word	1207960576
 239 0108 00080048 		.word	1207961600
 240              		.cfi_endproc
 241              	.LFE344:
 243              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 244              		.align	1
 245              		.global	HAL_ADC_ConvCpltCallback
 246              		.syntax unified
 247              		.thumb
 248              		.thumb_func
 249              		.fpu fpv4-sp-d16
 251              	HAL_ADC_ConvCpltCallback:
 252              	.LVL11:
 253              	.LFB329:
 124:Core/Src/main.c **** 
 254              		.loc 1 124 55 is_stmt 1 view -0
 255              		.cfi_startproc
 256              		@ args = 0, pretend = 0, frame = 0
 257              		@ frame_needed = 0, uses_anonymous_args = 0
 124:Core/Src/main.c **** 
 258              		.loc 1 124 55 is_stmt 0 view .LVU76
 259 0000 08B5     		push	{r3, lr}
 260              	.LCFI3:
 261              		.cfi_def_cfa_offset 8
 262              		.cfi_offset 3, -8
 263              		.cfi_offset 14, -4
 127:Core/Src/main.c **** 	return;
 264              		.loc 1 127 2 is_stmt 1 view .LVU77
 265 0002 0322     		movs	r2, #3
 266 0004 0249     		ldr	r1, .L7
 267 0006 0348     		ldr	r0, .L7+4
 268              	.LVL12:
 127:Core/Src/main.c **** 	return;
 269              		.loc 1 127 2 is_stmt 0 view .LVU78
 270 0008 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 271              	.LVL13:
 128:Core/Src/main.c **** }
 272              		.loc 1 128 2 is_stmt 1 view .LVU79
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 24


 129:Core/Src/main.c **** void readJoy(uint16_t  *xVal, uint16_t * yVal){
 273              		.loc 1 129 1 is_stmt 0 view .LVU80
 274 000c 08BD     		pop	{r3, pc}
 275              	.L8:
 276 000e 00BF     		.align	2
 277              	.L7:
 278 0010 00000000 		.word	.LANCHOR0
 279 0014 00000000 		.word	.LANCHOR1
 280              		.cfi_endproc
 281              	.LFE329:
 283              		.section	.text.readAccel,"ax",%progbits
 284              		.align	1
 285              		.global	readAccel
 286              		.syntax unified
 287              		.thumb
 288              		.thumb_func
 289              		.fpu fpv4-sp-d16
 291              	readAccel:
 292              	.LFB331:
 159:Core/Src/main.c **** 
 293              		.loc 1 159 21 is_stmt 1 view -0
 294              		.cfi_startproc
 295              		@ args = 0, pretend = 0, frame = 0
 296              		@ frame_needed = 0, uses_anonymous_args = 0
 297              		@ link register save eliminated.
 163:Core/Src/main.c **** }
 298              		.loc 1 163 2 view .LVU82
 164:Core/Src/main.c **** 
 299              		.loc 1 164 1 is_stmt 0 view .LVU83
 300 0000 7047     		bx	lr
 301              		.cfi_endproc
 302              	.LFE331:
 304              		.section	.text.HAL_TIM_IC_CaptureCallback,"ax",%progbits
 305              		.align	1
 306              		.global	HAL_TIM_IC_CaptureCallback
 307              		.syntax unified
 308              		.thumb
 309              		.thumb_func
 310              		.fpu fpv4-sp-d16
 312              	HAL_TIM_IC_CaptureCallback:
 313              	.LVL14:
 314              	.LFB332:
 167:Core/Src/main.c **** 	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 315              		.loc 1 167 1 is_stmt 1 view -0
 316              		.cfi_startproc
 317              		@ args = 0, pretend = 0, frame = 0
 318              		@ frame_needed = 0, uses_anonymous_args = 0
 167:Core/Src/main.c **** 	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 319              		.loc 1 167 1 is_stmt 0 view .LVU85
 320 0000 10B5     		push	{r4, lr}
 321              	.LCFI4:
 322              		.cfi_def_cfa_offset 8
 323              		.cfi_offset 4, -8
 324              		.cfi_offset 14, -4
 325 0002 0446     		mov	r4, r0
 168:Core/Src/main.c **** 	{
 326              		.loc 1 168 2 is_stmt 1 view .LVU86
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 25


 168:Core/Src/main.c **** 	{
 327              		.loc 1 168 10 is_stmt 0 view .LVU87
 328 0004 037F     		ldrb	r3, [r0, #28]	@ zero_extendqisi2
 168:Core/Src/main.c **** 	{
 329              		.loc 1 168 5 view .LVU88
 330 0006 012B     		cmp	r3, #1
 331 0008 14D0     		beq	.L32
 332              	.LVL15:
 333              	.L11:
 198:Core/Src/main.c **** 	{
 334              		.loc 1 198 2 is_stmt 1 view .LVU89
 198:Core/Src/main.c **** 	{
 335              		.loc 1 198 10 is_stmt 0 view .LVU90
 336 000a 237F     		ldrb	r3, [r4, #28]	@ zero_extendqisi2
 198:Core/Src/main.c **** 	{
 337              		.loc 1 198 5 view .LVU91
 338 000c 022B     		cmp	r3, #2
 339 000e 42D0     		beq	.L33
 340              	.L15:
 228:Core/Src/main.c **** 	{
 341              		.loc 1 228 2 is_stmt 1 view .LVU92
 228:Core/Src/main.c **** 	{
 342              		.loc 1 228 10 is_stmt 0 view .LVU93
 343 0010 237F     		ldrb	r3, [r4, #28]	@ zero_extendqisi2
 228:Core/Src/main.c **** 	{
 344              		.loc 1 228 5 view .LVU94
 345 0012 042B     		cmp	r3, #4
 346 0014 72D0     		beq	.L34
 347              	.L19:
 260:Core/Src/main.c ****     	case 0b100:
 348              		.loc 1 260 2 is_stmt 1 view .LVU95
 260:Core/Src/main.c ****     	case 0b100:
 349              		.loc 1 260 14 is_stmt 0 view .LVU96
 350 0016 724B     		ldr	r3, .L35
 351 0018 93F85230 		ldrb	r3, [r3, #82]	@ zero_extendqisi2
 352 001c 013B     		subs	r3, r3, #1
 353 001e 052B     		cmp	r3, #5
 354 0020 00F2AE80 		bhi	.L10
 355 0024 DFE813F0 		tbh	[pc, r3, lsl #1]
 356              	.L25:
 357 0028 C700     		.2byte	(.L30-.L25)/2
 358 002a B200     		.2byte	(.L29-.L25)/2
 359 002c C200     		.2byte	(.L28-.L25)/2
 360 002e 9D00     		.2byte	(.L27-.L25)/2
 361 0030 D700     		.2byte	(.L26-.L25)/2
 362 0032 AD00     		.2byte	(.L24-.L25)/2
 363              	.LVL16:
 364              		.p2align 1
 365              	.L32:
 170:Core/Src/main.c **** 			{
 366              		.loc 1 170 3 is_stmt 1 view .LVU97
 170:Core/Src/main.c **** 			{
 367              		.loc 1 170 18 is_stmt 0 view .LVU98
 368 0034 6B4B     		ldr	r3, .L35+4
 369 0036 1B68     		ldr	r3, [r3]
 170:Core/Src/main.c **** 			{
 370              		.loc 1 170 6 view .LVU99
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 26


 371 0038 43B9     		cbnz	r3, .L12
 172:Core/Src/main.c **** 			isFirstCap1 = 1;  // set the first captured as true
 372              		.loc 1 172 4 is_stmt 1 view .LVU100
 172:Core/Src/main.c **** 			isFirstCap1 = 1;  // set the first captured as true
 373              		.loc 1 172 15 is_stmt 0 view .LVU101
 374 003a 0021     		movs	r1, #0
 375 003c FFF7FEFF 		bl	HAL_TIM_ReadCapturedValue
 376              	.LVL17:
 172:Core/Src/main.c **** 			isFirstCap1 = 1;  // set the first captured as true
 377              		.loc 1 172 13 view .LVU102
 378 0040 694B     		ldr	r3, .L35+8
 379 0042 1860     		str	r0, [r3]
 173:Core/Src/main.c **** 			}
 380              		.loc 1 173 4 is_stmt 1 view .LVU103
 173:Core/Src/main.c **** 			}
 381              		.loc 1 173 16 is_stmt 0 view .LVU104
 382 0044 674B     		ldr	r3, .L35+4
 383 0046 0122     		movs	r2, #1
 384 0048 1A60     		str	r2, [r3]
 385 004a DEE7     		b	.L11
 386              	.LVL18:
 387              	.L12:
 388              	.LBB7:
 178:Core/Src/main.c **** 
 389              		.loc 1 178 4 is_stmt 1 view .LVU105
 178:Core/Src/main.c **** 
 390              		.loc 1 178 15 is_stmt 0 view .LVU106
 391 004c 0021     		movs	r1, #0
 392 004e FFF7FEFF 		bl	HAL_TIM_ReadCapturedValue
 393              	.LVL19:
 178:Core/Src/main.c **** 
 394              		.loc 1 178 13 view .LVU107
 395 0052 664B     		ldr	r3, .L35+12
 396 0054 1860     		str	r0, [r3]
 180:Core/Src/main.c **** 			{
 397              		.loc 1 180 4 is_stmt 1 view .LVU108
 180:Core/Src/main.c **** 			{
 398              		.loc 1 180 17 is_stmt 0 view .LVU109
 399 0056 644B     		ldr	r3, .L35+8
 400 0058 1B68     		ldr	r3, [r3]
 180:Core/Src/main.c **** 			{
 401              		.loc 1 180 7 view .LVU110
 402 005a 9842     		cmp	r0, r3
 403 005c 14D9     		bls	.L13
 182:Core/Src/main.c **** 			}
 404              		.loc 1 182 5 is_stmt 1 view .LVU111
 182:Core/Src/main.c **** 			}
 405              		.loc 1 182 27 is_stmt 0 view .LVU112
 406 005e C01A     		subs	r0, r0, r3
 182:Core/Src/main.c **** 			}
 407              		.loc 1 182 17 view .LVU113
 408 0060 634B     		ldr	r3, .L35+16
 409 0062 1860     		str	r0, [r3]
 410              	.L14:
 190:Core/Src/main.c **** 			frequency1 = refClock/Difference1;
 411              		.loc 1 190 4 is_stmt 1 view .LVU114
 412              	.LVL20:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 27


 191:Core/Src/main.c **** 
 413              		.loc 1 191 4 view .LVU115
 191:Core/Src/main.c **** 
 414              		.loc 1 191 25 is_stmt 0 view .LVU116
 415 0064 624B     		ldr	r3, .L35+16
 416 0066 D3ED007A 		vldr.32	s15, [r3]	@ int
 417 006a F8EE677A 		vcvt.f32.u32	s15, s15
 418 006e DFED616A 		vldr.32	s13, .L35+20
 419 0072 86EEA77A 		vdiv.f32	s14, s13, s15
 191:Core/Src/main.c **** 
 420              		.loc 1 191 15 view .LVU117
 421 0076 604B     		ldr	r3, .L35+24
 422 0078 83ED007A 		vstr.32	s14, [r3]
 193:Core/Src/main.c **** 			isFirstCap1 = 0; // set it back to false
 423              		.loc 1 193 4 is_stmt 1 view .LVU118
 424 007c 2268     		ldr	r2, [r4]
 425 007e 0023     		movs	r3, #0
 426 0080 5362     		str	r3, [r2, #36]
 194:Core/Src/main.c **** 		}
 427              		.loc 1 194 4 view .LVU119
 194:Core/Src/main.c **** 		}
 428              		.loc 1 194 16 is_stmt 0 view .LVU120
 429 0082 584A     		ldr	r2, .L35+4
 430 0084 1360     		str	r3, [r2]
 431 0086 C0E7     		b	.L11
 432              	.LVL21:
 433              	.L13:
 185:Core/Src/main.c **** 				{
 434              		.loc 1 185 9 is_stmt 1 view .LVU121
 185:Core/Src/main.c **** 				{
 435              		.loc 1 185 12 is_stmt 0 view .LVU122
 436 0088 9842     		cmp	r0, r3
 437 008a EBD2     		bcs	.L14
 187:Core/Src/main.c **** 				}
 438              		.loc 1 187 6 is_stmt 1 view .LVU123
 187:Core/Src/main.c **** 				}
 439              		.loc 1 187 44 is_stmt 0 view .LVU124
 440 008c C01A     		subs	r0, r0, r3
 441 008e 0138     		subs	r0, r0, #1
 187:Core/Src/main.c **** 				}
 442              		.loc 1 187 18 view .LVU125
 443 0090 574B     		ldr	r3, .L35+16
 444 0092 1860     		str	r0, [r3]
 445 0094 E6E7     		b	.L14
 446              	.L33:
 187:Core/Src/main.c **** 				}
 447              		.loc 1 187 18 view .LVU126
 448              	.LBE7:
 200:Core/Src/main.c **** 			{
 449              		.loc 1 200 3 is_stmt 1 view .LVU127
 200:Core/Src/main.c **** 			{
 450              		.loc 1 200 18 is_stmt 0 view .LVU128
 451 0096 594B     		ldr	r3, .L35+28
 452 0098 1B68     		ldr	r3, [r3]
 200:Core/Src/main.c **** 			{
 453              		.loc 1 200 6 view .LVU129
 454 009a 4BB9     		cbnz	r3, .L16
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 28


 202:Core/Src/main.c **** 			isFirstCap2 = 1;  // set the first captured as true
 455              		.loc 1 202 4 is_stmt 1 view .LVU130
 202:Core/Src/main.c **** 			isFirstCap2 = 1;  // set the first captured as true
 456              		.loc 1 202 15 is_stmt 0 view .LVU131
 457 009c 0421     		movs	r1, #4
 458 009e 2046     		mov	r0, r4
 459 00a0 FFF7FEFF 		bl	HAL_TIM_ReadCapturedValue
 460              	.LVL22:
 202:Core/Src/main.c **** 			isFirstCap2 = 1;  // set the first captured as true
 461              		.loc 1 202 13 view .LVU132
 462 00a4 564B     		ldr	r3, .L35+32
 463 00a6 1860     		str	r0, [r3]
 203:Core/Src/main.c **** 			}
 464              		.loc 1 203 4 is_stmt 1 view .LVU133
 203:Core/Src/main.c **** 			}
 465              		.loc 1 203 16 is_stmt 0 view .LVU134
 466 00a8 544B     		ldr	r3, .L35+28
 467 00aa 0122     		movs	r2, #1
 468 00ac 1A60     		str	r2, [r3]
 469 00ae AFE7     		b	.L15
 470              	.L16:
 471              	.LBB8:
 208:Core/Src/main.c **** 
 472              		.loc 1 208 4 is_stmt 1 view .LVU135
 208:Core/Src/main.c **** 
 473              		.loc 1 208 15 is_stmt 0 view .LVU136
 474 00b0 0421     		movs	r1, #4
 475 00b2 2046     		mov	r0, r4
 476 00b4 FFF7FEFF 		bl	HAL_TIM_ReadCapturedValue
 477              	.LVL23:
 208:Core/Src/main.c **** 
 478              		.loc 1 208 13 view .LVU137
 479 00b8 524B     		ldr	r3, .L35+36
 480 00ba 1860     		str	r0, [r3]
 210:Core/Src/main.c **** 			{
 481              		.loc 1 210 4 is_stmt 1 view .LVU138
 210:Core/Src/main.c **** 			{
 482              		.loc 1 210 17 is_stmt 0 view .LVU139
 483 00bc 504B     		ldr	r3, .L35+32
 484 00be 1B68     		ldr	r3, [r3]
 210:Core/Src/main.c **** 			{
 485              		.loc 1 210 7 view .LVU140
 486 00c0 9842     		cmp	r0, r3
 487 00c2 14D9     		bls	.L17
 212:Core/Src/main.c **** 			}
 488              		.loc 1 212 5 is_stmt 1 view .LVU141
 212:Core/Src/main.c **** 			}
 489              		.loc 1 212 27 is_stmt 0 view .LVU142
 490 00c4 C01A     		subs	r0, r0, r3
 212:Core/Src/main.c **** 			}
 491              		.loc 1 212 17 view .LVU143
 492 00c6 504B     		ldr	r3, .L35+40
 493 00c8 1860     		str	r0, [r3]
 494              	.L18:
 220:Core/Src/main.c **** 			frequency2 = refClock/Difference2;
 495              		.loc 1 220 4 is_stmt 1 view .LVU144
 496              	.LVL24:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 29


 221:Core/Src/main.c **** 
 497              		.loc 1 221 4 view .LVU145
 221:Core/Src/main.c **** 
 498              		.loc 1 221 25 is_stmt 0 view .LVU146
 499 00ca 4F4B     		ldr	r3, .L35+40
 500 00cc D3ED007A 		vldr.32	s15, [r3]	@ int
 501 00d0 F8EE677A 		vcvt.f32.u32	s15, s15
 502 00d4 DFED476A 		vldr.32	s13, .L35+20
 503 00d8 86EEA77A 		vdiv.f32	s14, s13, s15
 221:Core/Src/main.c **** 
 504              		.loc 1 221 15 view .LVU147
 505 00dc 4B4B     		ldr	r3, .L35+44
 506 00de 83ED007A 		vstr.32	s14, [r3]
 223:Core/Src/main.c **** 			isFirstCap2 = 0; // set it back to false
 507              		.loc 1 223 4 is_stmt 1 view .LVU148
 508 00e2 2268     		ldr	r2, [r4]
 509 00e4 0023     		movs	r3, #0
 510 00e6 5362     		str	r3, [r2, #36]
 224:Core/Src/main.c **** 		}
 511              		.loc 1 224 4 view .LVU149
 224:Core/Src/main.c **** 		}
 512              		.loc 1 224 16 is_stmt 0 view .LVU150
 513 00e8 444A     		ldr	r2, .L35+28
 514 00ea 1360     		str	r3, [r2]
 515 00ec 90E7     		b	.L15
 516              	.LVL25:
 517              	.L17:
 215:Core/Src/main.c **** 				{
 518              		.loc 1 215 9 is_stmt 1 view .LVU151
 215:Core/Src/main.c **** 				{
 519              		.loc 1 215 12 is_stmt 0 view .LVU152
 520 00ee 9842     		cmp	r0, r3
 521 00f0 EBD2     		bcs	.L18
 217:Core/Src/main.c **** 				}
 522              		.loc 1 217 6 is_stmt 1 view .LVU153
 217:Core/Src/main.c **** 				}
 523              		.loc 1 217 44 is_stmt 0 view .LVU154
 524 00f2 C01A     		subs	r0, r0, r3
 525 00f4 0138     		subs	r0, r0, #1
 217:Core/Src/main.c **** 				}
 526              		.loc 1 217 18 view .LVU155
 527 00f6 444B     		ldr	r3, .L35+40
 528 00f8 1860     		str	r0, [r3]
 529 00fa E6E7     		b	.L18
 530              	.L34:
 217:Core/Src/main.c **** 				}
 531              		.loc 1 217 18 view .LVU156
 532              	.LBE8:
 230:Core/Src/main.c **** 			{
 533              		.loc 1 230 3 is_stmt 1 view .LVU157
 230:Core/Src/main.c **** 			{
 534              		.loc 1 230 18 is_stmt 0 view .LVU158
 535 00fc 444B     		ldr	r3, .L35+48
 536 00fe 1B68     		ldr	r3, [r3]
 230:Core/Src/main.c **** 			{
 537              		.loc 1 230 6 view .LVU159
 538 0100 4BB9     		cbnz	r3, .L20
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 30


 232:Core/Src/main.c **** 			isFirstCap3 = 1;  // set the first captured as true
 539              		.loc 1 232 4 is_stmt 1 view .LVU160
 232:Core/Src/main.c **** 			isFirstCap3 = 1;  // set the first captured as true
 540              		.loc 1 232 15 is_stmt 0 view .LVU161
 541 0102 0821     		movs	r1, #8
 542 0104 2046     		mov	r0, r4
 543 0106 FFF7FEFF 		bl	HAL_TIM_ReadCapturedValue
 544              	.LVL26:
 232:Core/Src/main.c **** 			isFirstCap3 = 1;  // set the first captured as true
 545              		.loc 1 232 13 view .LVU162
 546 010a 424B     		ldr	r3, .L35+52
 547 010c 1860     		str	r0, [r3]
 233:Core/Src/main.c **** 			}
 548              		.loc 1 233 4 is_stmt 1 view .LVU163
 233:Core/Src/main.c **** 			}
 549              		.loc 1 233 16 is_stmt 0 view .LVU164
 550 010e 404B     		ldr	r3, .L35+48
 551 0110 0122     		movs	r2, #1
 552 0112 1A60     		str	r2, [r3]
 553 0114 7FE7     		b	.L19
 554              	.L20:
 555              	.LBB9:
 238:Core/Src/main.c **** 
 556              		.loc 1 238 4 is_stmt 1 view .LVU165
 238:Core/Src/main.c **** 
 557              		.loc 1 238 15 is_stmt 0 view .LVU166
 558 0116 0821     		movs	r1, #8
 559 0118 2046     		mov	r0, r4
 560 011a FFF7FEFF 		bl	HAL_TIM_ReadCapturedValue
 561              	.LVL27:
 238:Core/Src/main.c **** 
 562              		.loc 1 238 13 view .LVU167
 563 011e 3E4B     		ldr	r3, .L35+56
 564 0120 1860     		str	r0, [r3]
 240:Core/Src/main.c **** 			{
 565              		.loc 1 240 4 is_stmt 1 view .LVU168
 240:Core/Src/main.c **** 			{
 566              		.loc 1 240 17 is_stmt 0 view .LVU169
 567 0122 3C4B     		ldr	r3, .L35+52
 568 0124 1B68     		ldr	r3, [r3]
 240:Core/Src/main.c **** 			{
 569              		.loc 1 240 7 view .LVU170
 570 0126 9842     		cmp	r0, r3
 571 0128 14D9     		bls	.L21
 242:Core/Src/main.c **** 			}
 572              		.loc 1 242 5 is_stmt 1 view .LVU171
 242:Core/Src/main.c **** 			}
 573              		.loc 1 242 27 is_stmt 0 view .LVU172
 574 012a C01A     		subs	r0, r0, r3
 242:Core/Src/main.c **** 			}
 575              		.loc 1 242 17 view .LVU173
 576 012c 3B4B     		ldr	r3, .L35+60
 577 012e 1860     		str	r0, [r3]
 578              	.L22:
 250:Core/Src/main.c **** 			frequency3 = refClock/Difference3;
 579              		.loc 1 250 4 is_stmt 1 view .LVU174
 580              	.LVL28:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 31


 251:Core/Src/main.c **** 
 581              		.loc 1 251 4 view .LVU175
 251:Core/Src/main.c **** 
 582              		.loc 1 251 25 is_stmt 0 view .LVU176
 583 0130 3A4B     		ldr	r3, .L35+60
 584 0132 D3ED007A 		vldr.32	s15, [r3]	@ int
 585 0136 F8EE677A 		vcvt.f32.u32	s15, s15
 586 013a DFED2E6A 		vldr.32	s13, .L35+20
 587 013e 86EEA77A 		vdiv.f32	s14, s13, s15
 251:Core/Src/main.c **** 
 588              		.loc 1 251 15 view .LVU177
 589 0142 374B     		ldr	r3, .L35+64
 590 0144 83ED007A 		vstr.32	s14, [r3]
 253:Core/Src/main.c **** 			isFirstCap3 = 0; // set it back to false
 591              		.loc 1 253 4 is_stmt 1 view .LVU178
 592 0148 2268     		ldr	r2, [r4]
 593 014a 0023     		movs	r3, #0
 594 014c 5362     		str	r3, [r2, #36]
 254:Core/Src/main.c **** 		}
 595              		.loc 1 254 4 view .LVU179
 254:Core/Src/main.c **** 		}
 596              		.loc 1 254 16 is_stmt 0 view .LVU180
 597 014e 304A     		ldr	r2, .L35+48
 598 0150 1360     		str	r3, [r2]
 599 0152 60E7     		b	.L19
 600              	.LVL29:
 601              	.L21:
 245:Core/Src/main.c **** 				{
 602              		.loc 1 245 9 is_stmt 1 view .LVU181
 245:Core/Src/main.c **** 				{
 603              		.loc 1 245 12 is_stmt 0 view .LVU182
 604 0154 9842     		cmp	r0, r3
 605 0156 EBD2     		bcs	.L22
 247:Core/Src/main.c **** 				}
 606              		.loc 1 247 6 is_stmt 1 view .LVU183
 247:Core/Src/main.c **** 				}
 607              		.loc 1 247 44 is_stmt 0 view .LVU184
 608 0158 C01A     		subs	r0, r0, r3
 609 015a 0138     		subs	r0, r0, #1
 247:Core/Src/main.c **** 				}
 610              		.loc 1 247 18 view .LVU185
 611 015c 2F4B     		ldr	r3, .L35+60
 612 015e 1860     		str	r0, [r3]
 613 0160 E6E7     		b	.L22
 614              	.L27:
 247:Core/Src/main.c **** 				}
 615              		.loc 1 247 18 view .LVU186
 616              	.LBE9:
 262:Core/Src/main.c ****     		break;
 617              		.loc 1 262 7 is_stmt 1 view .LVU187
 262:Core/Src/main.c ****     		break;
 618              		.loc 1 262 36 is_stmt 0 view .LVU188
 619 0162 2A4B     		ldr	r3, .L35+44
 620 0164 D3ED007A 		vldr.32	s15, [r3]
 621 0168 2D4B     		ldr	r3, .L35+64
 622 016a 93ED007A 		vldr.32	s14, [r3]
 623 016e 77EE877A 		vadd.f32	s15, s15, s14
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 32


 262:Core/Src/main.c ****     		break;
 624              		.loc 1 262 50 view .LVU189
 625 0172 B6EE007A 		vmov.f32	s14, #5.0e-1
 626 0176 67EE877A 		vmul.f32	s15, s15, s14
 262:Core/Src/main.c ****     		break;
 627              		.loc 1 262 21 view .LVU190
 628 017a 2A4B     		ldr	r3, .L35+68
 629 017c C3ED007A 		vstr.32	s15, [r3]
 263:Core/Src/main.c ****     	case 0b110:
 630              		.loc 1 263 7 is_stmt 1 view .LVU191
 631              	.L10:
 281:Core/Src/main.c **** 
 632              		.loc 1 281 1 is_stmt 0 view .LVU192
 633 0180 10BD     		pop	{r4, pc}
 634              	.LVL30:
 635              	.L24:
 265:Core/Src/main.c ****     		break;
 636              		.loc 1 265 7 is_stmt 1 view .LVU193
 265:Core/Src/main.c ****     		break;
 637              		.loc 1 265 21 is_stmt 0 view .LVU194
 638 0182 274B     		ldr	r3, .L35+64
 639 0184 1A68     		ldr	r2, [r3]	@ float
 640 0186 274B     		ldr	r3, .L35+68
 641 0188 1A60     		str	r2, [r3]	@ float
 266:Core/Src/main.c ****     	case 0b010:
 642              		.loc 1 266 7 is_stmt 1 view .LVU195
 643 018a F9E7     		b	.L10
 644              	.L29:
 268:Core/Src/main.c ****     		break;
 645              		.loc 1 268 7 view .LVU196
 268:Core/Src/main.c ****     		break;
 646              		.loc 1 268 36 is_stmt 0 view .LVU197
 647 018c 1A4B     		ldr	r3, .L35+24
 648 018e D3ED007A 		vldr.32	s15, [r3]
 649 0192 234B     		ldr	r3, .L35+64
 650 0194 93ED007A 		vldr.32	s14, [r3]
 651 0198 77EE877A 		vadd.f32	s15, s15, s14
 268:Core/Src/main.c ****     		break;
 652              		.loc 1 268 50 view .LVU198
 653 019c B6EE007A 		vmov.f32	s14, #5.0e-1
 654 01a0 67EE877A 		vmul.f32	s15, s15, s14
 268:Core/Src/main.c ****     		break;
 655              		.loc 1 268 21 view .LVU199
 656 01a4 1F4B     		ldr	r3, .L35+68
 657 01a6 C3ED007A 		vstr.32	s15, [r3]
 269:Core/Src/main.c ****     	case 0b011:
 658              		.loc 1 269 7 is_stmt 1 view .LVU200
 659 01aa E9E7     		b	.L10
 660              	.L28:
 271:Core/Src/main.c ****     		break;
 661              		.loc 1 271 7 view .LVU201
 271:Core/Src/main.c ****     		break;
 662              		.loc 1 271 21 is_stmt 0 view .LVU202
 663 01ac 124B     		ldr	r3, .L35+24
 664 01ae 1A68     		ldr	r2, [r3]	@ float
 665 01b0 1C4B     		ldr	r3, .L35+68
 666 01b2 1A60     		str	r2, [r3]	@ float
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 33


 272:Core/Src/main.c ****     	case 0b001:
 667              		.loc 1 272 7 is_stmt 1 view .LVU203
 668 01b4 E4E7     		b	.L10
 669              	.L30:
 274:Core/Src/main.c ****     		break;
 670              		.loc 1 274 7 view .LVU204
 274:Core/Src/main.c ****     		break;
 671              		.loc 1 274 36 is_stmt 0 view .LVU205
 672 01b6 104B     		ldr	r3, .L35+24
 673 01b8 D3ED007A 		vldr.32	s15, [r3]
 674 01bc 134B     		ldr	r3, .L35+44
 675 01be 93ED007A 		vldr.32	s14, [r3]
 676 01c2 77EE877A 		vadd.f32	s15, s15, s14
 274:Core/Src/main.c ****     		break;
 677              		.loc 1 274 50 view .LVU206
 678 01c6 B6EE007A 		vmov.f32	s14, #5.0e-1
 679 01ca 67EE877A 		vmul.f32	s15, s15, s14
 274:Core/Src/main.c ****     		break;
 680              		.loc 1 274 21 view .LVU207
 681 01ce 154B     		ldr	r3, .L35+68
 682 01d0 C3ED007A 		vstr.32	s15, [r3]
 275:Core/Src/main.c ****     	case 0b101:
 683              		.loc 1 275 7 is_stmt 1 view .LVU208
 684 01d4 D4E7     		b	.L10
 685              	.L26:
 277:Core/Src/main.c ****     		break;
 686              		.loc 1 277 7 view .LVU209
 277:Core/Src/main.c ****     		break;
 687              		.loc 1 277 21 is_stmt 0 view .LVU210
 688 01d6 0D4B     		ldr	r3, .L35+44
 689 01d8 1A68     		ldr	r2, [r3]	@ float
 690 01da 124B     		ldr	r3, .L35+68
 691 01dc 1A60     		str	r2, [r3]	@ float
 278:Core/Src/main.c **** 	}
 692              		.loc 1 278 7 is_stmt 1 view .LVU211
 280:Core/Src/main.c **** }
 693              		.loc 1 280 2 view .LVU212
 694 01de CFE7     		b	.L10
 695              	.L36:
 696              		.align	2
 697              	.L35:
 698 01e0 00000000 		.word	.LANCHOR17
 699 01e4 00000000 		.word	.LANCHOR2
 700 01e8 00000000 		.word	.LANCHOR3
 701 01ec 00000000 		.word	.LANCHOR4
 702 01f0 00000000 		.word	.LANCHOR5
 703 01f4 00247449 		.word	1232348160
 704 01f8 00000000 		.word	.LANCHOR6
 705 01fc 00000000 		.word	.LANCHOR7
 706 0200 00000000 		.word	.LANCHOR8
 707 0204 00000000 		.word	.LANCHOR9
 708 0208 00000000 		.word	.LANCHOR10
 709 020c 00000000 		.word	.LANCHOR11
 710 0210 00000000 		.word	.LANCHOR12
 711 0214 00000000 		.word	.LANCHOR13
 712 0218 00000000 		.word	.LANCHOR14
 713 021c 00000000 		.word	.LANCHOR15
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 34


 714 0220 00000000 		.word	.LANCHOR16
 715 0224 00000000 		.word	.LANCHOR18
 716              		.cfi_endproc
 717              	.LFE332:
 719              		.section	.text.RGB_setIntensity,"ax",%progbits
 720              		.align	1
 721              		.global	RGB_setIntensity
 722              		.syntax unified
 723              		.thumb
 724              		.thumb_func
 725              		.fpu fpv4-sp-d16
 727              	RGB_setIntensity:
 728              	.LVL31:
 729              	.LFB333:
 284:Core/Src/main.c ****   if(red > 255){
 730              		.loc 1 284 64 view -0
 731              		.cfi_startproc
 732              		@ args = 0, pretend = 0, frame = 0
 733              		@ frame_needed = 0, uses_anonymous_args = 0
 734              		@ link register save eliminated.
 285:Core/Src/main.c ****     red = 255;
 735              		.loc 1 285 3 view .LVU214
 288:Core/Src/main.c ****     red = 0;
 736              		.loc 1 288 8 view .LVU215
 291:Core/Src/main.c ****     blue = 255;
 737              		.loc 1 291 3 view .LVU216
 294:Core/Src/main.c ****     blue = 0;
 738              		.loc 1 294 8 view .LVU217
 297:Core/Src/main.c ****     green = 255;
 739              		.loc 1 297 3 view .LVU218
 300:Core/Src/main.c ****     green = 0;
 740              		.loc 1 300 8 view .LVU219
 303:Core/Src/main.c ****   htim8.Instance->CCR2 = green;
 741              		.loc 1 303 3 view .LVU220
 303:Core/Src/main.c ****   htim8.Instance->CCR2 = green;
 742              		.loc 1 303 8 is_stmt 0 view .LVU221
 743 0000 024B     		ldr	r3, .L38
 744 0002 1B68     		ldr	r3, [r3]
 303:Core/Src/main.c ****   htim8.Instance->CCR2 = green;
 745              		.loc 1 303 24 view .LVU222
 746 0004 5863     		str	r0, [r3, #52]
 304:Core/Src/main.c ****   htim8.Instance->CCR3 = blue;
 747              		.loc 1 304 3 is_stmt 1 view .LVU223
 304:Core/Src/main.c ****   htim8.Instance->CCR3 = blue;
 748              		.loc 1 304 24 is_stmt 0 view .LVU224
 749 0006 9963     		str	r1, [r3, #56]
 305:Core/Src/main.c **** }
 750              		.loc 1 305 3 is_stmt 1 view .LVU225
 305:Core/Src/main.c **** }
 751              		.loc 1 305 24 is_stmt 0 view .LVU226
 752 0008 DA63     		str	r2, [r3, #60]
 306:Core/Src/main.c **** 
 753              		.loc 1 306 1 view .LVU227
 754 000a 7047     		bx	lr
 755              	.L39:
 756              		.align	2
 757              	.L38:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 35


 758 000c 00000000 		.word	.LANCHOR19
 759              		.cfi_endproc
 760              	.LFE333:
 762              		.section	.text.Error_Handler,"ax",%progbits
 763              		.align	1
 764              		.global	Error_Handler
 765              		.syntax unified
 766              		.thumb
 767              		.thumb_func
 768              		.fpu fpv4-sp-d16
 770              	Error_Handler:
 771              	.LFB345:
1038:Core/Src/main.c **** 
1039:Core/Src/main.c **** /* USER CODE BEGIN 4 */
1040:Core/Src/main.c **** 
1041:Core/Src/main.c **** /* USER CODE END 4 */
1042:Core/Src/main.c **** 
1043:Core/Src/main.c **** /**
1044:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
1045:Core/Src/main.c ****   * @retval None
1046:Core/Src/main.c ****   */
1047:Core/Src/main.c **** void Error_Handler(void)
1048:Core/Src/main.c **** {
 772              		.loc 1 1048 1 is_stmt 1 view -0
 773              		.cfi_startproc
 774              		@ Volatile: function does not return.
 775              		@ args = 0, pretend = 0, frame = 0
 776              		@ frame_needed = 0, uses_anonymous_args = 0
 777              		@ link register save eliminated.
1049:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1050:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1051:Core/Src/main.c ****   __disable_irq();
 778              		.loc 1 1051 3 view .LVU229
 779              	.LBB10:
 780              	.LBI10:
 781              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 36


  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 37


  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 38


 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 39


 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 782              		.loc 2 207 27 view .LVU230
 783              	.LBB11:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 784              		.loc 2 209 3 view .LVU231
 785              		.syntax unified
 786              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 787 0000 72B6     		cpsid i
 788              	@ 0 "" 2
 789              		.thumb
 790              		.syntax unified
 791              	.L41:
 792              	.LBE11:
 793              	.LBE10:
1052:Core/Src/main.c ****   while (1)
 794              		.loc 1 1052 3 discriminator 1 view .LVU232
1053:Core/Src/main.c ****   {
1054:Core/Src/main.c ****   }
 795              		.loc 1 1054 3 discriminator 1 view .LVU233
1052:Core/Src/main.c ****   while (1)
 796              		.loc 1 1052 9 discriminator 1 view .LVU234
 797 0002 FEE7     		b	.L41
 798              		.cfi_endproc
 799              	.LFE345:
 801              		.section	.text.readJoy,"ax",%progbits
 802              		.align	1
 803              		.global	readJoy
 804              		.syntax unified
 805              		.thumb
 806              		.thumb_func
 807              		.fpu fpv4-sp-d16
 809              	readJoy:
 810              	.LVL32:
 811              	.LFB330:
 130:Core/Src/main.c **** 	ADC_ChannelConfTypeDef sConfig = {0};
 812              		.loc 1 130 47 view -0
 813              		.cfi_startproc
 814              		@ args = 0, pretend = 0, frame = 32
 815              		@ frame_needed = 0, uses_anonymous_args = 0
 130:Core/Src/main.c **** 	ADC_ChannelConfTypeDef sConfig = {0};
 816              		.loc 1 130 47 is_stmt 0 view .LVU236
 817 0000 70B5     		push	{r4, r5, r6, lr}
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 40


 818              	.LCFI5:
 819              		.cfi_def_cfa_offset 16
 820              		.cfi_offset 4, -16
 821              		.cfi_offset 5, -12
 822              		.cfi_offset 6, -8
 823              		.cfi_offset 14, -4
 824 0002 88B0     		sub	sp, sp, #32
 825              	.LCFI6:
 826              		.cfi_def_cfa_offset 48
 827 0004 0546     		mov	r5, r0
 828 0006 0E46     		mov	r6, r1
 131:Core/Src/main.c **** 
 829              		.loc 1 131 2 is_stmt 1 view .LVU237
 131:Core/Src/main.c **** 
 830              		.loc 1 131 25 is_stmt 0 view .LVU238
 831 0008 2022     		movs	r2, #32
 832 000a 0021     		movs	r1, #0
 833              	.LVL33:
 131:Core/Src/main.c **** 
 834              		.loc 1 131 25 view .LVU239
 835 000c 6846     		mov	r0, sp
 836              	.LVL34:
 131:Core/Src/main.c **** 
 837              		.loc 1 131 25 view .LVU240
 838 000e FFF7FEFF 		bl	memset
 839              	.LVL35:
 133:Core/Src/main.c **** 	sConfig.Rank = ADC_REGULAR_RANK_2;
 840              		.loc 1 133 2 is_stmt 1 view .LVU241
 133:Core/Src/main.c **** 	sConfig.Rank = ADC_REGULAR_RANK_2;
 841              		.loc 1 133 18 is_stmt 0 view .LVU242
 842 0012 1B4B     		ldr	r3, .L48
 843 0014 0093     		str	r3, [sp]
 134:Core/Src/main.c **** 	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 844              		.loc 1 134 2 is_stmt 1 view .LVU243
 134:Core/Src/main.c **** 	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 845              		.loc 1 134 15 is_stmt 0 view .LVU244
 846 0016 0C23     		movs	r3, #12
 847 0018 0193     		str	r3, [sp, #4]
 135:Core/Src/main.c **** 	{
 848              		.loc 1 135 2 is_stmt 1 view .LVU245
 135:Core/Src/main.c **** 	{
 849              		.loc 1 135 6 is_stmt 0 view .LVU246
 850 001a 6946     		mov	r1, sp
 851 001c 1948     		ldr	r0, .L48+4
 852 001e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 853              	.LVL36:
 135:Core/Src/main.c **** 	{
 854              		.loc 1 135 5 view .LVU247
 855 0022 40BB     		cbnz	r0, .L46
 139:Core/Src/main.c **** 	HAL_ADC_PollForConversion(&hadc2, 100);
 856              		.loc 1 139 2 is_stmt 1 view .LVU248
 857 0024 174C     		ldr	r4, .L48+4
 858 0026 2046     		mov	r0, r4
 859 0028 FFF7FEFF 		bl	HAL_ADC_Start
 860              	.LVL37:
 140:Core/Src/main.c **** 	*xVal = HAL_ADC_GetValue(&hadc2);
 861              		.loc 1 140 2 view .LVU249
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 41


 862 002c 6421     		movs	r1, #100
 863 002e 2046     		mov	r0, r4
 864 0030 FFF7FEFF 		bl	HAL_ADC_PollForConversion
 865              	.LVL38:
 141:Core/Src/main.c **** 	HAL_ADC_Stop(&hadc2);
 866              		.loc 1 141 2 view .LVU250
 141:Core/Src/main.c **** 	HAL_ADC_Stop(&hadc2);
 867              		.loc 1 141 10 is_stmt 0 view .LVU251
 868 0034 2046     		mov	r0, r4
 869 0036 FFF7FEFF 		bl	HAL_ADC_GetValue
 870              	.LVL39:
 141:Core/Src/main.c **** 	HAL_ADC_Stop(&hadc2);
 871              		.loc 1 141 8 view .LVU252
 872 003a 2880     		strh	r0, [r5]	@ movhi
 142:Core/Src/main.c **** 
 873              		.loc 1 142 2 is_stmt 1 view .LVU253
 874 003c 2046     		mov	r0, r4
 875 003e FFF7FEFF 		bl	HAL_ADC_Stop
 876              	.LVL40:
 145:Core/Src/main.c **** 	sConfig.Rank = ADC_REGULAR_RANK_2;
 877              		.loc 1 145 2 view .LVU254
 145:Core/Src/main.c **** 	sConfig.Rank = ADC_REGULAR_RANK_2;
 878              		.loc 1 145 18 is_stmt 0 view .LVU255
 879 0042 0F4B     		ldr	r3, .L48
 880 0044 0093     		str	r3, [sp]
 146:Core/Src/main.c **** 	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 881              		.loc 1 146 2 is_stmt 1 view .LVU256
 146:Core/Src/main.c **** 	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 882              		.loc 1 146 15 is_stmt 0 view .LVU257
 883 0046 0C23     		movs	r3, #12
 884 0048 0193     		str	r3, [sp, #4]
 147:Core/Src/main.c **** 	{
 885              		.loc 1 147 2 is_stmt 1 view .LVU258
 147:Core/Src/main.c **** 	{
 886              		.loc 1 147 6 is_stmt 0 view .LVU259
 887 004a 6946     		mov	r1, sp
 888 004c 2046     		mov	r0, r4
 889 004e FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 890              	.LVL41:
 147:Core/Src/main.c **** 	{
 891              		.loc 1 147 5 view .LVU260
 892 0052 90B9     		cbnz	r0, .L47
 151:Core/Src/main.c **** 	HAL_ADC_PollForConversion(&hadc2, 100);
 893              		.loc 1 151 2 is_stmt 1 view .LVU261
 894 0054 0B4C     		ldr	r4, .L48+4
 895 0056 2046     		mov	r0, r4
 896 0058 FFF7FEFF 		bl	HAL_ADC_Start
 897              	.LVL42:
 152:Core/Src/main.c **** 	*yVal = HAL_ADC_GetValue(&hadc2);
 898              		.loc 1 152 2 view .LVU262
 899 005c 6421     		movs	r1, #100
 900 005e 2046     		mov	r0, r4
 901 0060 FFF7FEFF 		bl	HAL_ADC_PollForConversion
 902              	.LVL43:
 153:Core/Src/main.c **** 	HAL_ADC_Stop(&hadc2);
 903              		.loc 1 153 2 view .LVU263
 153:Core/Src/main.c **** 	HAL_ADC_Stop(&hadc2);
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 42


 904              		.loc 1 153 10 is_stmt 0 view .LVU264
 905 0064 2046     		mov	r0, r4
 906 0066 FFF7FEFF 		bl	HAL_ADC_GetValue
 907              	.LVL44:
 153:Core/Src/main.c **** 	HAL_ADC_Stop(&hadc2);
 908              		.loc 1 153 8 view .LVU265
 909 006a 3080     		strh	r0, [r6]	@ movhi
 154:Core/Src/main.c **** 
 910              		.loc 1 154 2 is_stmt 1 view .LVU266
 911 006c 2046     		mov	r0, r4
 912 006e FFF7FEFF 		bl	HAL_ADC_Stop
 913              	.LVL45:
 156:Core/Src/main.c **** }
 914              		.loc 1 156 2 view .LVU267
 157:Core/Src/main.c **** 
 915              		.loc 1 157 1 is_stmt 0 view .LVU268
 916 0072 08B0     		add	sp, sp, #32
 917              	.LCFI7:
 918              		.cfi_remember_state
 919              		.cfi_def_cfa_offset 16
 920              		@ sp needed
 921 0074 70BD     		pop	{r4, r5, r6, pc}
 922              	.LVL46:
 923              	.L46:
 924              	.LCFI8:
 925              		.cfi_restore_state
 137:Core/Src/main.c **** 	}
 926              		.loc 1 137 3 is_stmt 1 view .LVU269
 927 0076 FFF7FEFF 		bl	Error_Handler
 928              	.LVL47:
 929              	.L47:
 149:Core/Src/main.c **** 	}
 930              		.loc 1 149 3 view .LVU270
 931 007a FFF7FEFF 		bl	Error_Handler
 932              	.LVL48:
 933              	.L49:
 934 007e 00BF     		.align	2
 935              	.L48:
 936 0080 1000C010 		.word	281018384
 937 0084 00000000 		.word	.LANCHOR20
 938              		.cfi_endproc
 939              	.LFE330:
 941              		.section	.text.MX_ADC1_Init,"ax",%progbits
 942              		.align	1
 943              		.syntax unified
 944              		.thumb
 945              		.thumb_func
 946              		.fpu fpv4-sp-d16
 948              	MX_ADC1_Init:
 949              	.LFB336:
 466:Core/Src/main.c **** 
 950              		.loc 1 466 1 view -0
 951              		.cfi_startproc
 952              		@ args = 0, pretend = 0, frame = 48
 953              		@ frame_needed = 0, uses_anonymous_args = 0
 954 0000 10B5     		push	{r4, lr}
 955              	.LCFI9:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 43


 956              		.cfi_def_cfa_offset 8
 957              		.cfi_offset 4, -8
 958              		.cfi_offset 14, -4
 959 0002 8CB0     		sub	sp, sp, #48
 960              	.LCFI10:
 961              		.cfi_def_cfa_offset 56
 472:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 962              		.loc 1 472 3 view .LVU272
 472:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 963              		.loc 1 472 24 is_stmt 0 view .LVU273
 964 0004 0024     		movs	r4, #0
 965 0006 0994     		str	r4, [sp, #36]
 966 0008 0A94     		str	r4, [sp, #40]
 967 000a 0B94     		str	r4, [sp, #44]
 473:Core/Src/main.c **** 
 968              		.loc 1 473 3 is_stmt 1 view .LVU274
 473:Core/Src/main.c **** 
 969              		.loc 1 473 26 is_stmt 0 view .LVU275
 970 000c 2022     		movs	r2, #32
 971 000e 2146     		mov	r1, r4
 972 0010 01A8     		add	r0, sp, #4
 973 0012 FFF7FEFF 		bl	memset
 974              	.LVL49:
 481:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 975              		.loc 1 481 3 is_stmt 1 view .LVU276
 481:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 976              		.loc 1 481 18 is_stmt 0 view .LVU277
 977 0016 2848     		ldr	r0, .L62
 978 0018 4FF0A043 		mov	r3, #1342177280
 979 001c 0360     		str	r3, [r0]
 482:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 980              		.loc 1 482 3 is_stmt 1 view .LVU278
 482:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 981              		.loc 1 482 29 is_stmt 0 view .LVU279
 982 001e 4FF40023 		mov	r3, #524288
 983 0022 4360     		str	r3, [r0, #4]
 483:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 984              		.loc 1 483 3 is_stmt 1 view .LVU280
 483:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 985              		.loc 1 483 25 is_stmt 0 view .LVU281
 986 0024 8460     		str	r4, [r0, #8]
 484:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 987              		.loc 1 484 3 is_stmt 1 view .LVU282
 484:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 988              		.loc 1 484 24 is_stmt 0 view .LVU283
 989 0026 C460     		str	r4, [r0, #12]
 485:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 990              		.loc 1 485 3 is_stmt 1 view .LVU284
 485:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 991              		.loc 1 485 31 is_stmt 0 view .LVU285
 992 0028 0461     		str	r4, [r0, #16]
 486:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 993              		.loc 1 486 3 is_stmt 1 view .LVU286
 486:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 994              		.loc 1 486 27 is_stmt 0 view .LVU287
 995 002a 0123     		movs	r3, #1
 996 002c 4361     		str	r3, [r0, #20]
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 44


 487:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 997              		.loc 1 487 3 is_stmt 1 view .LVU288
 487:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 998              		.loc 1 487 27 is_stmt 0 view .LVU289
 999 002e 0423     		movs	r3, #4
 1000 0030 8361     		str	r3, [r0, #24]
 488:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1001              		.loc 1 488 3 is_stmt 1 view .LVU290
 488:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1002              		.loc 1 488 31 is_stmt 0 view .LVU291
 1003 0032 0477     		strb	r4, [r0, #28]
 489:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 1004              		.loc 1 489 3 is_stmt 1 view .LVU292
 489:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 1005              		.loc 1 489 33 is_stmt 0 view .LVU293
 1006 0034 4477     		strb	r4, [r0, #29]
 490:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1007              		.loc 1 490 3 is_stmt 1 view .LVU294
 490:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1008              		.loc 1 490 30 is_stmt 0 view .LVU295
 1009 0036 0323     		movs	r3, #3
 1010 0038 0362     		str	r3, [r0, #32]
 491:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1011              		.loc 1 491 3 is_stmt 1 view .LVU296
 491:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1012              		.loc 1 491 36 is_stmt 0 view .LVU297
 1013 003a 80F82440 		strb	r4, [r0, #36]
 492:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1014              		.loc 1 492 3 is_stmt 1 view .LVU298
 492:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1015              		.loc 1 492 31 is_stmt 0 view .LVU299
 1016 003e C462     		str	r4, [r0, #44]
 493:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1017              		.loc 1 493 3 is_stmt 1 view .LVU300
 493:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1018              		.loc 1 493 35 is_stmt 0 view .LVU301
 1019 0040 0463     		str	r4, [r0, #48]
 494:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1020              		.loc 1 494 3 is_stmt 1 view .LVU302
 494:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1021              		.loc 1 494 36 is_stmt 0 view .LVU303
 1022 0042 80F83840 		strb	r4, [r0, #56]
 495:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 1023              		.loc 1 495 3 is_stmt 1 view .LVU304
 495:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 1024              		.loc 1 495 22 is_stmt 0 view .LVU305
 1025 0046 C463     		str	r4, [r0, #60]
 496:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1026              		.loc 1 496 3 is_stmt 1 view .LVU306
 496:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1027              		.loc 1 496 31 is_stmt 0 view .LVU307
 1028 0048 80F84040 		strb	r4, [r0, #64]
 497:Core/Src/main.c ****   {
 1029              		.loc 1 497 3 is_stmt 1 view .LVU308
 497:Core/Src/main.c ****   {
 1030              		.loc 1 497 7 is_stmt 0 view .LVU309
 1031 004c FFF7FEFF 		bl	HAL_ADC_Init
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 45


 1032              	.LVL50:
 497:Core/Src/main.c ****   {
 1033              		.loc 1 497 6 view .LVU310
 1034 0050 38BB     		cbnz	r0, .L57
 504:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1035              		.loc 1 504 3 is_stmt 1 view .LVU311
 504:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1036              		.loc 1 504 18 is_stmt 0 view .LVU312
 1037 0052 0023     		movs	r3, #0
 1038 0054 0993     		str	r3, [sp, #36]
 505:Core/Src/main.c ****   {
 1039              		.loc 1 505 3 is_stmt 1 view .LVU313
 505:Core/Src/main.c ****   {
 1040              		.loc 1 505 7 is_stmt 0 view .LVU314
 1041 0056 09A9     		add	r1, sp, #36
 1042 0058 1748     		ldr	r0, .L62
 1043 005a FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 1044              	.LVL51:
 505:Core/Src/main.c ****   {
 1045              		.loc 1 505 6 view .LVU315
 1046 005e 10BB     		cbnz	r0, .L58
 512:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1047              		.loc 1 512 3 is_stmt 1 view .LVU316
 512:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1048              		.loc 1 512 19 is_stmt 0 view .LVU317
 1049 0060 164B     		ldr	r3, .L62+4
 1050 0062 0193     		str	r3, [sp, #4]
 513:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 1051              		.loc 1 513 3 is_stmt 1 view .LVU318
 513:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 1052              		.loc 1 513 16 is_stmt 0 view .LVU319
 1053 0064 0623     		movs	r3, #6
 1054 0066 0293     		str	r3, [sp, #8]
 514:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1055              		.loc 1 514 3 is_stmt 1 view .LVU320
 514:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1056              		.loc 1 514 24 is_stmt 0 view .LVU321
 1057 0068 0223     		movs	r3, #2
 1058 006a 0393     		str	r3, [sp, #12]
 515:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1059              		.loc 1 515 3 is_stmt 1 view .LVU322
 515:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1060              		.loc 1 515 22 is_stmt 0 view .LVU323
 1061 006c 7F23     		movs	r3, #127
 1062 006e 0493     		str	r3, [sp, #16]
 516:Core/Src/main.c ****   sConfig.Offset = 0;
 1063              		.loc 1 516 3 is_stmt 1 view .LVU324
 516:Core/Src/main.c ****   sConfig.Offset = 0;
 1064              		.loc 1 516 24 is_stmt 0 view .LVU325
 1065 0070 0423     		movs	r3, #4
 1066 0072 0593     		str	r3, [sp, #20]
 517:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1067              		.loc 1 517 3 is_stmt 1 view .LVU326
 517:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1068              		.loc 1 517 18 is_stmt 0 view .LVU327
 1069 0074 0023     		movs	r3, #0
 1070 0076 0693     		str	r3, [sp, #24]
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 46


 518:Core/Src/main.c ****   {
 1071              		.loc 1 518 3 is_stmt 1 view .LVU328
 518:Core/Src/main.c ****   {
 1072              		.loc 1 518 7 is_stmt 0 view .LVU329
 1073 0078 01A9     		add	r1, sp, #4
 1074 007a 0F48     		ldr	r0, .L62
 1075 007c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1076              	.LVL52:
 518:Core/Src/main.c ****   {
 1077              		.loc 1 518 6 view .LVU330
 1078 0080 98B9     		cbnz	r0, .L59
 525:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1079              		.loc 1 525 3 is_stmt 1 view .LVU331
 525:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1080              		.loc 1 525 16 is_stmt 0 view .LVU332
 1081 0082 0C23     		movs	r3, #12
 1082 0084 0293     		str	r3, [sp, #8]
 526:Core/Src/main.c ****   {
 1083              		.loc 1 526 3 is_stmt 1 view .LVU333
 526:Core/Src/main.c ****   {
 1084              		.loc 1 526 7 is_stmt 0 view .LVU334
 1085 0086 01A9     		add	r1, sp, #4
 1086 0088 0B48     		ldr	r0, .L62
 1087 008a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1088              	.LVL53:
 526:Core/Src/main.c ****   {
 1089              		.loc 1 526 6 view .LVU335
 1090 008e 70B9     		cbnz	r0, .L60
 533:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1091              		.loc 1 533 3 is_stmt 1 view .LVU336
 533:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1092              		.loc 1 533 16 is_stmt 0 view .LVU337
 1093 0090 1223     		movs	r3, #18
 1094 0092 0293     		str	r3, [sp, #8]
 534:Core/Src/main.c ****   {
 1095              		.loc 1 534 3 is_stmt 1 view .LVU338
 534:Core/Src/main.c ****   {
 1096              		.loc 1 534 7 is_stmt 0 view .LVU339
 1097 0094 01A9     		add	r1, sp, #4
 1098 0096 0848     		ldr	r0, .L62
 1099 0098 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1100              	.LVL54:
 534:Core/Src/main.c ****   {
 1101              		.loc 1 534 6 view .LVU340
 1102 009c 48B9     		cbnz	r0, .L61
 542:Core/Src/main.c **** 
 1103              		.loc 1 542 1 view .LVU341
 1104 009e 0CB0     		add	sp, sp, #48
 1105              	.LCFI11:
 1106              		.cfi_remember_state
 1107              		.cfi_def_cfa_offset 8
 1108              		@ sp needed
 1109 00a0 10BD     		pop	{r4, pc}
 1110              	.L57:
 1111              	.LCFI12:
 1112              		.cfi_restore_state
 499:Core/Src/main.c ****   }
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 47


 1113              		.loc 1 499 5 is_stmt 1 view .LVU342
 1114 00a2 FFF7FEFF 		bl	Error_Handler
 1115              	.LVL55:
 1116              	.L58:
 507:Core/Src/main.c ****   }
 1117              		.loc 1 507 5 view .LVU343
 1118 00a6 FFF7FEFF 		bl	Error_Handler
 1119              	.LVL56:
 1120              	.L59:
 520:Core/Src/main.c ****   }
 1121              		.loc 1 520 5 view .LVU344
 1122 00aa FFF7FEFF 		bl	Error_Handler
 1123              	.LVL57:
 1124              	.L60:
 528:Core/Src/main.c ****   }
 1125              		.loc 1 528 5 view .LVU345
 1126 00ae FFF7FEFF 		bl	Error_Handler
 1127              	.LVL58:
 1128              	.L61:
 536:Core/Src/main.c ****   }
 1129              		.loc 1 536 5 view .LVU346
 1130 00b2 FFF7FEFF 		bl	Error_Handler
 1131              	.LVL59:
 1132              	.L63:
 1133 00b6 00BF     		.align	2
 1134              	.L62:
 1135 00b8 00000000 		.word	.LANCHOR1
 1136 00bc 02003004 		.word	70254594
 1137              		.cfi_endproc
 1138              	.LFE336:
 1140              		.section	.text.MX_ADC2_Init,"ax",%progbits
 1141              		.align	1
 1142              		.syntax unified
 1143              		.thumb
 1144              		.thumb_func
 1145              		.fpu fpv4-sp-d16
 1147              	MX_ADC2_Init:
 1148              	.LFB337:
 550:Core/Src/main.c **** 
 1149              		.loc 1 550 1 view -0
 1150              		.cfi_startproc
 1151              		@ args = 0, pretend = 0, frame = 32
 1152              		@ frame_needed = 0, uses_anonymous_args = 0
 1153 0000 00B5     		push	{lr}
 1154              	.LCFI13:
 1155              		.cfi_def_cfa_offset 4
 1156              		.cfi_offset 14, -4
 1157 0002 89B0     		sub	sp, sp, #36
 1158              	.LCFI14:
 1159              		.cfi_def_cfa_offset 40
 556:Core/Src/main.c **** 
 1160              		.loc 1 556 3 view .LVU348
 556:Core/Src/main.c **** 
 1161              		.loc 1 556 26 is_stmt 0 view .LVU349
 1162 0004 2022     		movs	r2, #32
 1163 0006 0021     		movs	r1, #0
 1164 0008 6846     		mov	r0, sp
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 48


 1165 000a FFF7FEFF 		bl	memset
 1166              	.LVL60:
 564:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 1167              		.loc 1 564 3 is_stmt 1 view .LVU350
 564:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 1168              		.loc 1 564 18 is_stmt 0 view .LVU351
 1169 000e 2048     		ldr	r0, .L72
 1170 0010 204B     		ldr	r3, .L72+4
 1171 0012 0360     		str	r3, [r0]
 565:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 1172              		.loc 1 565 3 is_stmt 1 view .LVU352
 565:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 1173              		.loc 1 565 29 is_stmt 0 view .LVU353
 1174 0014 4FF40023 		mov	r3, #524288
 1175 0018 4360     		str	r3, [r0, #4]
 566:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1176              		.loc 1 566 3 is_stmt 1 view .LVU354
 566:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1177              		.loc 1 566 25 is_stmt 0 view .LVU355
 1178 001a 0023     		movs	r3, #0
 1179 001c 8360     		str	r3, [r0, #8]
 567:Core/Src/main.c ****   hadc2.Init.GainCompensation = 0;
 1180              		.loc 1 567 3 is_stmt 1 view .LVU356
 567:Core/Src/main.c ****   hadc2.Init.GainCompensation = 0;
 1181              		.loc 1 567 24 is_stmt 0 view .LVU357
 1182 001e C360     		str	r3, [r0, #12]
 568:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1183              		.loc 1 568 3 is_stmt 1 view .LVU358
 568:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1184              		.loc 1 568 31 is_stmt 0 view .LVU359
 1185 0020 0361     		str	r3, [r0, #16]
 569:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1186              		.loc 1 569 3 is_stmt 1 view .LVU360
 569:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 1187              		.loc 1 569 27 is_stmt 0 view .LVU361
 1188 0022 0122     		movs	r2, #1
 1189 0024 4261     		str	r2, [r0, #20]
 570:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 1190              		.loc 1 570 3 is_stmt 1 view .LVU362
 570:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 1191              		.loc 1 570 27 is_stmt 0 view .LVU363
 1192 0026 0821     		movs	r1, #8
 1193 0028 8161     		str	r1, [r0, #24]
 571:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 1194              		.loc 1 571 3 is_stmt 1 view .LVU364
 571:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 1195              		.loc 1 571 31 is_stmt 0 view .LVU365
 1196 002a 0377     		strb	r3, [r0, #28]
 572:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 2;
 1197              		.loc 1 572 3 is_stmt 1 view .LVU366
 572:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 2;
 1198              		.loc 1 572 33 is_stmt 0 view .LVU367
 1199 002c 4277     		strb	r2, [r0, #29]
 573:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 1200              		.loc 1 573 3 is_stmt 1 view .LVU368
 573:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 1201              		.loc 1 573 30 is_stmt 0 view .LVU369
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 49


 1202 002e 0222     		movs	r2, #2
 1203 0030 0262     		str	r2, [r0, #32]
 574:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1204              		.loc 1 574 3 is_stmt 1 view .LVU370
 574:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1205              		.loc 1 574 36 is_stmt 0 view .LVU371
 1206 0032 80F82430 		strb	r3, [r0, #36]
 575:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1207              		.loc 1 575 3 is_stmt 1 view .LVU372
 575:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1208              		.loc 1 575 31 is_stmt 0 view .LVU373
 1209 0036 C362     		str	r3, [r0, #44]
 576:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 1210              		.loc 1 576 3 is_stmt 1 view .LVU374
 576:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 1211              		.loc 1 576 35 is_stmt 0 view .LVU375
 1212 0038 0363     		str	r3, [r0, #48]
 577:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1213              		.loc 1 577 3 is_stmt 1 view .LVU376
 577:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1214              		.loc 1 577 36 is_stmt 0 view .LVU377
 1215 003a 80F83830 		strb	r3, [r0, #56]
 578:Core/Src/main.c ****   hadc2.Init.OversamplingMode = DISABLE;
 1216              		.loc 1 578 3 is_stmt 1 view .LVU378
 578:Core/Src/main.c ****   hadc2.Init.OversamplingMode = DISABLE;
 1217              		.loc 1 578 22 is_stmt 0 view .LVU379
 1218 003e C363     		str	r3, [r0, #60]
 579:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 1219              		.loc 1 579 3 is_stmt 1 view .LVU380
 579:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 1220              		.loc 1 579 31 is_stmt 0 view .LVU381
 1221 0040 80F84030 		strb	r3, [r0, #64]
 580:Core/Src/main.c ****   {
 1222              		.loc 1 580 3 is_stmt 1 view .LVU382
 580:Core/Src/main.c ****   {
 1223              		.loc 1 580 7 is_stmt 0 view .LVU383
 1224 0044 FFF7FEFF 		bl	HAL_ADC_Init
 1225              	.LVL61:
 580:Core/Src/main.c ****   {
 1226              		.loc 1 580 6 view .LVU384
 1227 0048 E0B9     		cbnz	r0, .L69
 587:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1228              		.loc 1 587 3 is_stmt 1 view .LVU385
 587:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1229              		.loc 1 587 19 is_stmt 0 view .LVU386
 1230 004a 134B     		ldr	r3, .L72+8
 1231 004c 0093     		str	r3, [sp]
 588:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 1232              		.loc 1 588 3 is_stmt 1 view .LVU387
 588:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 1233              		.loc 1 588 16 is_stmt 0 view .LVU388
 1234 004e 0623     		movs	r3, #6
 1235 0050 0193     		str	r3, [sp, #4]
 589:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1236              		.loc 1 589 3 is_stmt 1 view .LVU389
 589:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1237              		.loc 1 589 24 is_stmt 0 view .LVU390
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 50


 1238 0052 0323     		movs	r3, #3
 1239 0054 0293     		str	r3, [sp, #8]
 590:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1240              		.loc 1 590 3 is_stmt 1 view .LVU391
 590:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1241              		.loc 1 590 22 is_stmt 0 view .LVU392
 1242 0056 7F23     		movs	r3, #127
 1243 0058 0393     		str	r3, [sp, #12]
 591:Core/Src/main.c ****   sConfig.Offset = 0;
 1244              		.loc 1 591 3 is_stmt 1 view .LVU393
 591:Core/Src/main.c ****   sConfig.Offset = 0;
 1245              		.loc 1 591 24 is_stmt 0 view .LVU394
 1246 005a 0423     		movs	r3, #4
 1247 005c 0493     		str	r3, [sp, #16]
 592:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 1248              		.loc 1 592 3 is_stmt 1 view .LVU395
 592:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 1249              		.loc 1 592 18 is_stmt 0 view .LVU396
 1250 005e 0023     		movs	r3, #0
 1251 0060 0593     		str	r3, [sp, #20]
 593:Core/Src/main.c ****   {
 1252              		.loc 1 593 3 is_stmt 1 view .LVU397
 593:Core/Src/main.c ****   {
 1253              		.loc 1 593 7 is_stmt 0 view .LVU398
 1254 0062 6946     		mov	r1, sp
 1255 0064 0A48     		ldr	r0, .L72
 1256 0066 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1257              	.LVL62:
 593:Core/Src/main.c ****   {
 1258              		.loc 1 593 6 view .LVU399
 1259 006a 68B9     		cbnz	r0, .L70
 600:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1260              		.loc 1 600 3 is_stmt 1 view .LVU400
 600:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1261              		.loc 1 600 19 is_stmt 0 view .LVU401
 1262 006c 0B4B     		ldr	r3, .L72+12
 1263 006e 0093     		str	r3, [sp]
 601:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 1264              		.loc 1 601 3 is_stmt 1 view .LVU402
 601:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 1265              		.loc 1 601 16 is_stmt 0 view .LVU403
 1266 0070 0C23     		movs	r3, #12
 1267 0072 0193     		str	r3, [sp, #4]
 602:Core/Src/main.c ****   {
 1268              		.loc 1 602 3 is_stmt 1 view .LVU404
 602:Core/Src/main.c ****   {
 1269              		.loc 1 602 7 is_stmt 0 view .LVU405
 1270 0074 6946     		mov	r1, sp
 1271 0076 0648     		ldr	r0, .L72
 1272 0078 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1273              	.LVL63:
 602:Core/Src/main.c ****   {
 1274              		.loc 1 602 6 view .LVU406
 1275 007c 30B9     		cbnz	r0, .L71
 610:Core/Src/main.c **** 
 1276              		.loc 1 610 1 view .LVU407
 1277 007e 09B0     		add	sp, sp, #36
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 51


 1278              	.LCFI15:
 1279              		.cfi_remember_state
 1280              		.cfi_def_cfa_offset 4
 1281              		@ sp needed
 1282 0080 5DF804FB 		ldr	pc, [sp], #4
 1283              	.L69:
 1284              	.LCFI16:
 1285              		.cfi_restore_state
 582:Core/Src/main.c ****   }
 1286              		.loc 1 582 5 is_stmt 1 view .LVU408
 1287 0084 FFF7FEFF 		bl	Error_Handler
 1288              	.LVL64:
 1289              	.L70:
 595:Core/Src/main.c ****   }
 1290              		.loc 1 595 5 view .LVU409
 1291 0088 FFF7FEFF 		bl	Error_Handler
 1292              	.LVL65:
 1293              	.L71:
 604:Core/Src/main.c ****   }
 1294              		.loc 1 604 5 view .LVU410
 1295 008c FFF7FEFF 		bl	Error_Handler
 1296              	.LVL66:
 1297              	.L73:
 1298              		.align	2
 1299              	.L72:
 1300 0090 00000000 		.word	.LANCHOR20
 1301 0094 00010050 		.word	1342177536
 1302 0098 0800900C 		.word	210763784
 1303 009c 1000C010 		.word	281018384
 1304              		.cfi_endproc
 1305              	.LFE337:
 1307              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1308              		.align	1
 1309              		.syntax unified
 1310              		.thumb
 1311              		.thumb_func
 1312              		.fpu fpv4-sp-d16
 1314              	MX_SPI1_Init:
 1315              	.LFB338:
 618:Core/Src/main.c **** 
 1316              		.loc 1 618 1 view -0
 1317              		.cfi_startproc
 1318              		@ args = 0, pretend = 0, frame = 0
 1319              		@ frame_needed = 0, uses_anonymous_args = 0
 1320 0000 08B5     		push	{r3, lr}
 1321              	.LCFI17:
 1322              		.cfi_def_cfa_offset 8
 1323              		.cfi_offset 3, -8
 1324              		.cfi_offset 14, -4
 628:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1325              		.loc 1 628 3 view .LVU412
 628:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1326              		.loc 1 628 18 is_stmt 0 view .LVU413
 1327 0002 1048     		ldr	r0, .L78
 1328 0004 104B     		ldr	r3, .L78+4
 1329 0006 0360     		str	r3, [r0]
 629:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 52


 1330              		.loc 1 629 3 is_stmt 1 view .LVU414
 629:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1331              		.loc 1 629 19 is_stmt 0 view .LVU415
 1332 0008 4FF48273 		mov	r3, #260
 1333 000c 4360     		str	r3, [r0, #4]
 630:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 1334              		.loc 1 630 3 is_stmt 1 view .LVU416
 630:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 1335              		.loc 1 630 24 is_stmt 0 view .LVU417
 1336 000e 0023     		movs	r3, #0
 1337 0010 8360     		str	r3, [r0, #8]
 631:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 1338              		.loc 1 631 3 is_stmt 1 view .LVU418
 631:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 1339              		.loc 1 631 23 is_stmt 0 view .LVU419
 1340 0012 4FF47062 		mov	r2, #3840
 1341 0016 C260     		str	r2, [r0, #12]
 632:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1342              		.loc 1 632 3 is_stmt 1 view .LVU420
 632:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1343              		.loc 1 632 26 is_stmt 0 view .LVU421
 1344 0018 0222     		movs	r2, #2
 1345 001a 0261     		str	r2, [r0, #16]
 633:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1346              		.loc 1 633 3 is_stmt 1 view .LVU422
 633:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1347              		.loc 1 633 23 is_stmt 0 view .LVU423
 1348 001c 4361     		str	r3, [r0, #20]
 634:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1349              		.loc 1 634 3 is_stmt 1 view .LVU424
 634:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1350              		.loc 1 634 18 is_stmt 0 view .LVU425
 1351 001e 4FF40072 		mov	r2, #512
 1352 0022 8261     		str	r2, [r0, #24]
 635:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1353              		.loc 1 635 3 is_stmt 1 view .LVU426
 635:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1354              		.loc 1 635 32 is_stmt 0 view .LVU427
 1355 0024 1822     		movs	r2, #24
 1356 0026 C261     		str	r2, [r0, #28]
 636:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1357              		.loc 1 636 3 is_stmt 1 view .LVU428
 636:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1358              		.loc 1 636 23 is_stmt 0 view .LVU429
 1359 0028 0362     		str	r3, [r0, #32]
 637:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1360              		.loc 1 637 3 is_stmt 1 view .LVU430
 637:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1361              		.loc 1 637 21 is_stmt 0 view .LVU431
 1362 002a 4362     		str	r3, [r0, #36]
 638:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1363              		.loc 1 638 3 is_stmt 1 view .LVU432
 638:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1364              		.loc 1 638 29 is_stmt 0 view .LVU433
 1365 002c 8362     		str	r3, [r0, #40]
 639:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1366              		.loc 1 639 3 is_stmt 1 view .LVU434
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 53


 639:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1367              		.loc 1 639 28 is_stmt 0 view .LVU435
 1368 002e 0722     		movs	r2, #7
 1369 0030 C262     		str	r2, [r0, #44]
 640:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1370              		.loc 1 640 3 is_stmt 1 view .LVU436
 640:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1371              		.loc 1 640 24 is_stmt 0 view .LVU437
 1372 0032 0363     		str	r3, [r0, #48]
 641:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1373              		.loc 1 641 3 is_stmt 1 view .LVU438
 641:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1374              		.loc 1 641 23 is_stmt 0 view .LVU439
 1375 0034 0823     		movs	r3, #8
 1376 0036 4363     		str	r3, [r0, #52]
 642:Core/Src/main.c ****   {
 1377              		.loc 1 642 3 is_stmt 1 view .LVU440
 642:Core/Src/main.c ****   {
 1378              		.loc 1 642 7 is_stmt 0 view .LVU441
 1379 0038 FFF7FEFF 		bl	HAL_SPI_Init
 1380              	.LVL67:
 642:Core/Src/main.c ****   {
 1381              		.loc 1 642 6 view .LVU442
 1382 003c 00B9     		cbnz	r0, .L77
 650:Core/Src/main.c **** 
 1383              		.loc 1 650 1 view .LVU443
 1384 003e 08BD     		pop	{r3, pc}
 1385              	.L77:
 644:Core/Src/main.c ****   }
 1386              		.loc 1 644 5 is_stmt 1 view .LVU444
 1387 0040 FFF7FEFF 		bl	Error_Handler
 1388              	.LVL68:
 1389              	.L79:
 1390              		.align	2
 1391              	.L78:
 1392 0044 00000000 		.word	.LANCHOR21
 1393 0048 00300140 		.word	1073819648
 1394              		.cfi_endproc
 1395              	.LFE338:
 1397              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1398              		.align	1
 1399              		.syntax unified
 1400              		.thumb
 1401              		.thumb_func
 1402              		.fpu fpv4-sp-d16
 1404              	MX_TIM1_Init:
 1405              	.LFB340:
 698:Core/Src/main.c **** 
 1406              		.loc 1 698 1 view -0
 1407              		.cfi_startproc
 1408              		@ args = 0, pretend = 0, frame = 112
 1409              		@ frame_needed = 0, uses_anonymous_args = 0
 1410 0000 10B5     		push	{r4, lr}
 1411              	.LCFI18:
 1412              		.cfi_def_cfa_offset 8
 1413              		.cfi_offset 4, -8
 1414              		.cfi_offset 14, -4
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 54


 1415 0002 9CB0     		sub	sp, sp, #112
 1416              	.LCFI19:
 1417              		.cfi_def_cfa_offset 120
 704:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1418              		.loc 1 704 3 view .LVU446
 704:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1419              		.loc 1 704 26 is_stmt 0 view .LVU447
 1420 0004 0024     		movs	r4, #0
 1421 0006 1894     		str	r4, [sp, #96]
 1422 0008 1994     		str	r4, [sp, #100]
 1423 000a 1A94     		str	r4, [sp, #104]
 1424 000c 1B94     		str	r4, [sp, #108]
 705:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1425              		.loc 1 705 3 is_stmt 1 view .LVU448
 705:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1426              		.loc 1 705 27 is_stmt 0 view .LVU449
 1427 000e 1594     		str	r4, [sp, #84]
 1428 0010 1694     		str	r4, [sp, #88]
 1429 0012 1794     		str	r4, [sp, #92]
 706:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1430              		.loc 1 706 3 is_stmt 1 view .LVU450
 706:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1431              		.loc 1 706 22 is_stmt 0 view .LVU451
 1432 0014 0E94     		str	r4, [sp, #56]
 1433 0016 0F94     		str	r4, [sp, #60]
 1434 0018 1094     		str	r4, [sp, #64]
 1435 001a 1194     		str	r4, [sp, #68]
 1436 001c 1294     		str	r4, [sp, #72]
 1437 001e 1394     		str	r4, [sp, #76]
 1438 0020 1494     		str	r4, [sp, #80]
 707:Core/Src/main.c **** 
 1439              		.loc 1 707 3 is_stmt 1 view .LVU452
 707:Core/Src/main.c **** 
 1440              		.loc 1 707 34 is_stmt 0 view .LVU453
 1441 0022 3422     		movs	r2, #52
 1442 0024 2146     		mov	r1, r4
 1443 0026 01A8     		add	r0, sp, #4
 1444 0028 FFF7FEFF 		bl	memset
 1445              	.LVL69:
 712:Core/Src/main.c ****   htim1.Init.Prescaler = 6;
 1446              		.loc 1 712 3 is_stmt 1 view .LVU454
 712:Core/Src/main.c ****   htim1.Init.Prescaler = 6;
 1447              		.loc 1 712 18 is_stmt 0 view .LVU455
 1448 002c 3748     		ldr	r0, .L98
 1449 002e 384B     		ldr	r3, .L98+4
 1450 0030 0360     		str	r3, [r0]
 713:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 1451              		.loc 1 713 3 is_stmt 1 view .LVU456
 713:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 1452              		.loc 1 713 24 is_stmt 0 view .LVU457
 1453 0032 0623     		movs	r3, #6
 1454 0034 4360     		str	r3, [r0, #4]
 714:Core/Src/main.c ****   htim1.Init.Period = 255;
 1455              		.loc 1 714 3 is_stmt 1 view .LVU458
 714:Core/Src/main.c ****   htim1.Init.Period = 255;
 1456              		.loc 1 714 26 is_stmt 0 view .LVU459
 1457 0036 2023     		movs	r3, #32
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 55


 1458 0038 8360     		str	r3, [r0, #8]
 715:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1459              		.loc 1 715 3 is_stmt 1 view .LVU460
 715:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1460              		.loc 1 715 21 is_stmt 0 view .LVU461
 1461 003a FF23     		movs	r3, #255
 1462 003c C360     		str	r3, [r0, #12]
 716:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1463              		.loc 1 716 3 is_stmt 1 view .LVU462
 716:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1464              		.loc 1 716 28 is_stmt 0 view .LVU463
 1465 003e 0461     		str	r4, [r0, #16]
 717:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1466              		.loc 1 717 3 is_stmt 1 view .LVU464
 717:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1467              		.loc 1 717 32 is_stmt 0 view .LVU465
 1468 0040 4461     		str	r4, [r0, #20]
 718:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1469              		.loc 1 718 3 is_stmt 1 view .LVU466
 718:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1470              		.loc 1 718 32 is_stmt 0 view .LVU467
 1471 0042 8461     		str	r4, [r0, #24]
 719:Core/Src/main.c ****   {
 1472              		.loc 1 719 3 is_stmt 1 view .LVU468
 719:Core/Src/main.c ****   {
 1473              		.loc 1 719 7 is_stmt 0 view .LVU469
 1474 0044 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1475              	.LVL70:
 719:Core/Src/main.c ****   {
 1476              		.loc 1 719 6 view .LVU470
 1477 0048 0028     		cmp	r0, #0
 1478 004a 4FD1     		bne	.L90
 723:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1479              		.loc 1 723 3 is_stmt 1 view .LVU471
 723:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1480              		.loc 1 723 34 is_stmt 0 view .LVU472
 1481 004c 4FF48053 		mov	r3, #4096
 1482 0050 1893     		str	r3, [sp, #96]
 724:Core/Src/main.c ****   {
 1483              		.loc 1 724 3 is_stmt 1 view .LVU473
 724:Core/Src/main.c ****   {
 1484              		.loc 1 724 7 is_stmt 0 view .LVU474
 1485 0052 18A9     		add	r1, sp, #96
 1486 0054 2D48     		ldr	r0, .L98
 1487 0056 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1488              	.LVL71:
 724:Core/Src/main.c ****   {
 1489              		.loc 1 724 6 view .LVU475
 1490 005a 0028     		cmp	r0, #0
 1491 005c 48D1     		bne	.L91
 728:Core/Src/main.c ****   {
 1492              		.loc 1 728 3 is_stmt 1 view .LVU476
 728:Core/Src/main.c ****   {
 1493              		.loc 1 728 7 is_stmt 0 view .LVU477
 1494 005e 2B48     		ldr	r0, .L98
 1495 0060 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1496              	.LVL72:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 56


 728:Core/Src/main.c ****   {
 1497              		.loc 1 728 6 view .LVU478
 1498 0064 0028     		cmp	r0, #0
 1499 0066 45D1     		bne	.L92
 732:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1500              		.loc 1 732 3 is_stmt 1 view .LVU479
 732:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1501              		.loc 1 732 37 is_stmt 0 view .LVU480
 1502 0068 2023     		movs	r3, #32
 1503 006a 1593     		str	r3, [sp, #84]
 733:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1504              		.loc 1 733 3 is_stmt 1 view .LVU481
 733:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1505              		.loc 1 733 38 is_stmt 0 view .LVU482
 1506 006c 0023     		movs	r3, #0
 1507 006e 1693     		str	r3, [sp, #88]
 734:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1508              		.loc 1 734 3 is_stmt 1 view .LVU483
 734:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1509              		.loc 1 734 33 is_stmt 0 view .LVU484
 1510 0070 1793     		str	r3, [sp, #92]
 735:Core/Src/main.c ****   {
 1511              		.loc 1 735 3 is_stmt 1 view .LVU485
 735:Core/Src/main.c ****   {
 1512              		.loc 1 735 7 is_stmt 0 view .LVU486
 1513 0072 15A9     		add	r1, sp, #84
 1514 0074 2548     		ldr	r0, .L98
 1515 0076 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1516              	.LVL73:
 735:Core/Src/main.c ****   {
 1517              		.loc 1 735 6 view .LVU487
 1518 007a 0028     		cmp	r0, #0
 1519 007c 3CD1     		bne	.L93
 739:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1520              		.loc 1 739 3 is_stmt 1 view .LVU488
 739:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1521              		.loc 1 739 20 is_stmt 0 view .LVU489
 1522 007e 6023     		movs	r3, #96
 1523 0080 0E93     		str	r3, [sp, #56]
 740:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1524              		.loc 1 740 3 is_stmt 1 view .LVU490
 740:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1525              		.loc 1 740 19 is_stmt 0 view .LVU491
 1526 0082 0022     		movs	r2, #0
 1527 0084 0F92     		str	r2, [sp, #60]
 741:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1528              		.loc 1 741 3 is_stmt 1 view .LVU492
 741:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1529              		.loc 1 741 24 is_stmt 0 view .LVU493
 1530 0086 1092     		str	r2, [sp, #64]
 742:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1531              		.loc 1 742 3 is_stmt 1 view .LVU494
 742:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1532              		.loc 1 742 25 is_stmt 0 view .LVU495
 1533 0088 1192     		str	r2, [sp, #68]
 743:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1534              		.loc 1 743 3 is_stmt 1 view .LVU496
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 57


 743:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1535              		.loc 1 743 24 is_stmt 0 view .LVU497
 1536 008a 1292     		str	r2, [sp, #72]
 744:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1537              		.loc 1 744 3 is_stmt 1 view .LVU498
 744:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1538              		.loc 1 744 25 is_stmt 0 view .LVU499
 1539 008c 1392     		str	r2, [sp, #76]
 745:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1540              		.loc 1 745 3 is_stmt 1 view .LVU500
 745:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1541              		.loc 1 745 26 is_stmt 0 view .LVU501
 1542 008e 1492     		str	r2, [sp, #80]
 746:Core/Src/main.c ****   {
 1543              		.loc 1 746 3 is_stmt 1 view .LVU502
 746:Core/Src/main.c ****   {
 1544              		.loc 1 746 7 is_stmt 0 view .LVU503
 1545 0090 0EA9     		add	r1, sp, #56
 1546 0092 1E48     		ldr	r0, .L98
 1547 0094 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1548              	.LVL74:
 746:Core/Src/main.c ****   {
 1549              		.loc 1 746 6 view .LVU504
 1550 0098 0028     		cmp	r0, #0
 1551 009a 2FD1     		bne	.L94
 750:Core/Src/main.c ****   {
 1552              		.loc 1 750 3 is_stmt 1 view .LVU505
 750:Core/Src/main.c ****   {
 1553              		.loc 1 750 7 is_stmt 0 view .LVU506
 1554 009c 0422     		movs	r2, #4
 1555 009e 0EA9     		add	r1, sp, #56
 1556 00a0 1A48     		ldr	r0, .L98
 1557 00a2 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1558              	.LVL75:
 750:Core/Src/main.c ****   {
 1559              		.loc 1 750 6 view .LVU507
 1560 00a6 58BB     		cbnz	r0, .L95
 754:Core/Src/main.c ****   {
 1561              		.loc 1 754 3 is_stmt 1 view .LVU508
 754:Core/Src/main.c ****   {
 1562              		.loc 1 754 7 is_stmt 0 view .LVU509
 1563 00a8 0822     		movs	r2, #8
 1564 00aa 0EA9     		add	r1, sp, #56
 1565 00ac 1748     		ldr	r0, .L98
 1566 00ae FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1567              	.LVL76:
 754:Core/Src/main.c ****   {
 1568              		.loc 1 754 6 view .LVU510
 1569 00b2 38BB     		cbnz	r0, .L96
 758:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1570              		.loc 1 758 3 is_stmt 1 view .LVU511
 758:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1571              		.loc 1 758 40 is_stmt 0 view .LVU512
 1572 00b4 0023     		movs	r3, #0
 1573 00b6 0193     		str	r3, [sp, #4]
 759:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1574              		.loc 1 759 3 is_stmt 1 view .LVU513
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 58


 759:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1575              		.loc 1 759 41 is_stmt 0 view .LVU514
 1576 00b8 0293     		str	r3, [sp, #8]
 760:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1577              		.loc 1 760 3 is_stmt 1 view .LVU515
 760:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1578              		.loc 1 760 34 is_stmt 0 view .LVU516
 1579 00ba 0393     		str	r3, [sp, #12]
 761:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1580              		.loc 1 761 3 is_stmt 1 view .LVU517
 761:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1581              		.loc 1 761 33 is_stmt 0 view .LVU518
 1582 00bc 0493     		str	r3, [sp, #16]
 762:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1583              		.loc 1 762 3 is_stmt 1 view .LVU519
 762:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1584              		.loc 1 762 35 is_stmt 0 view .LVU520
 1585 00be 0593     		str	r3, [sp, #20]
 763:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1586              		.loc 1 763 3 is_stmt 1 view .LVU521
 763:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1587              		.loc 1 763 38 is_stmt 0 view .LVU522
 1588 00c0 4FF40052 		mov	r2, #8192
 1589 00c4 0692     		str	r2, [sp, #24]
 764:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 1590              		.loc 1 764 3 is_stmt 1 view .LVU523
 764:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 1591              		.loc 1 764 36 is_stmt 0 view .LVU524
 1592 00c6 0793     		str	r3, [sp, #28]
 765:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1593              		.loc 1 765 3 is_stmt 1 view .LVU525
 765:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1594              		.loc 1 765 36 is_stmt 0 view .LVU526
 1595 00c8 0893     		str	r3, [sp, #32]
 766:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1596              		.loc 1 766 3 is_stmt 1 view .LVU527
 766:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1597              		.loc 1 766 36 is_stmt 0 view .LVU528
 1598 00ca 0993     		str	r3, [sp, #36]
 767:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1599              		.loc 1 767 3 is_stmt 1 view .LVU529
 767:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1600              		.loc 1 767 39 is_stmt 0 view .LVU530
 1601 00cc 4FF00072 		mov	r2, #33554432
 1602 00d0 0A92     		str	r2, [sp, #40]
 768:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 1603              		.loc 1 768 3 is_stmt 1 view .LVU531
 768:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 1604              		.loc 1 768 37 is_stmt 0 view .LVU532
 1605 00d2 0B93     		str	r3, [sp, #44]
 769:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1606              		.loc 1 769 3 is_stmt 1 view .LVU533
 769:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1607              		.loc 1 769 37 is_stmt 0 view .LVU534
 1608 00d4 0C93     		str	r3, [sp, #48]
 770:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1609              		.loc 1 770 3 is_stmt 1 view .LVU535
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 59


 770:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1610              		.loc 1 770 40 is_stmt 0 view .LVU536
 1611 00d6 0D93     		str	r3, [sp, #52]
 771:Core/Src/main.c ****   {
 1612              		.loc 1 771 3 is_stmt 1 view .LVU537
 771:Core/Src/main.c ****   {
 1613              		.loc 1 771 7 is_stmt 0 view .LVU538
 1614 00d8 01A9     		add	r1, sp, #4
 1615 00da 0C48     		ldr	r0, .L98
 1616 00dc FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1617              	.LVL77:
 771:Core/Src/main.c ****   {
 1618              		.loc 1 771 6 view .LVU539
 1619 00e0 90B9     		cbnz	r0, .L97
 778:Core/Src/main.c **** 
 1620              		.loc 1 778 3 is_stmt 1 view .LVU540
 1621 00e2 0A48     		ldr	r0, .L98
 1622 00e4 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1623              	.LVL78:
 780:Core/Src/main.c **** 
 1624              		.loc 1 780 1 is_stmt 0 view .LVU541
 1625 00e8 1CB0     		add	sp, sp, #112
 1626              	.LCFI20:
 1627              		.cfi_remember_state
 1628              		.cfi_def_cfa_offset 8
 1629              		@ sp needed
 1630 00ea 10BD     		pop	{r4, pc}
 1631              	.L90:
 1632              	.LCFI21:
 1633              		.cfi_restore_state
 721:Core/Src/main.c ****   }
 1634              		.loc 1 721 5 is_stmt 1 view .LVU542
 1635 00ec FFF7FEFF 		bl	Error_Handler
 1636              	.LVL79:
 1637              	.L91:
 726:Core/Src/main.c ****   }
 1638              		.loc 1 726 5 view .LVU543
 1639 00f0 FFF7FEFF 		bl	Error_Handler
 1640              	.LVL80:
 1641              	.L92:
 730:Core/Src/main.c ****   }
 1642              		.loc 1 730 5 view .LVU544
 1643 00f4 FFF7FEFF 		bl	Error_Handler
 1644              	.LVL81:
 1645              	.L93:
 737:Core/Src/main.c ****   }
 1646              		.loc 1 737 5 view .LVU545
 1647 00f8 FFF7FEFF 		bl	Error_Handler
 1648              	.LVL82:
 1649              	.L94:
 748:Core/Src/main.c ****   }
 1650              		.loc 1 748 5 view .LVU546
 1651 00fc FFF7FEFF 		bl	Error_Handler
 1652              	.LVL83:
 1653              	.L95:
 752:Core/Src/main.c ****   }
 1654              		.loc 1 752 5 view .LVU547
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 60


 1655 0100 FFF7FEFF 		bl	Error_Handler
 1656              	.LVL84:
 1657              	.L96:
 756:Core/Src/main.c ****   }
 1658              		.loc 1 756 5 view .LVU548
 1659 0104 FFF7FEFF 		bl	Error_Handler
 1660              	.LVL85:
 1661              	.L97:
 773:Core/Src/main.c ****   }
 1662              		.loc 1 773 5 view .LVU549
 1663 0108 FFF7FEFF 		bl	Error_Handler
 1664              	.LVL86:
 1665              	.L99:
 1666              		.align	2
 1667              	.L98:
 1668 010c 00000000 		.word	.LANCHOR22
 1669 0110 002C0140 		.word	1073818624
 1670              		.cfi_endproc
 1671              	.LFE340:
 1673              		.section	.text.MX_TIM2_Init,"ax",%progbits
 1674              		.align	1
 1675              		.syntax unified
 1676              		.thumb
 1677              		.thumb_func
 1678              		.fpu fpv4-sp-d16
 1680              	MX_TIM2_Init:
 1681              	.LFB341:
 788:Core/Src/main.c **** 
 1682              		.loc 1 788 1 view -0
 1683              		.cfi_startproc
 1684              		@ args = 0, pretend = 0, frame = 32
 1685              		@ frame_needed = 0, uses_anonymous_args = 0
 1686 0000 00B5     		push	{lr}
 1687              	.LCFI22:
 1688              		.cfi_def_cfa_offset 4
 1689              		.cfi_offset 14, -4
 1690 0002 89B0     		sub	sp, sp, #36
 1691              	.LCFI23:
 1692              		.cfi_def_cfa_offset 40
 794:Core/Src/main.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 1693              		.loc 1 794 3 view .LVU551
 794:Core/Src/main.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 1694              		.loc 1 794 27 is_stmt 0 view .LVU552
 1695 0004 0023     		movs	r3, #0
 1696 0006 0593     		str	r3, [sp, #20]
 1697 0008 0693     		str	r3, [sp, #24]
 1698 000a 0793     		str	r3, [sp, #28]
 795:Core/Src/main.c **** 
 1699              		.loc 1 795 3 is_stmt 1 view .LVU553
 795:Core/Src/main.c **** 
 1700              		.loc 1 795 22 is_stmt 0 view .LVU554
 1701 000c 0193     		str	r3, [sp, #4]
 1702 000e 0293     		str	r3, [sp, #8]
 1703 0010 0393     		str	r3, [sp, #12]
 1704 0012 0493     		str	r3, [sp, #16]
 800:Core/Src/main.c ****   htim2.Init.Prescaler = 150;
 1705              		.loc 1 800 3 is_stmt 1 view .LVU555
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 61


 800:Core/Src/main.c ****   htim2.Init.Prescaler = 150;
 1706              		.loc 1 800 18 is_stmt 0 view .LVU556
 1707 0014 1F48     		ldr	r0, .L112
 1708 0016 4FF08042 		mov	r2, #1073741824
 1709 001a 0260     		str	r2, [r0]
 801:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1710              		.loc 1 801 3 is_stmt 1 view .LVU557
 801:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1711              		.loc 1 801 24 is_stmt 0 view .LVU558
 1712 001c 9622     		movs	r2, #150
 1713 001e 4260     		str	r2, [r0, #4]
 802:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 1714              		.loc 1 802 3 is_stmt 1 view .LVU559
 802:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 1715              		.loc 1 802 26 is_stmt 0 view .LVU560
 1716 0020 8360     		str	r3, [r0, #8]
 803:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1717              		.loc 1 803 3 is_stmt 1 view .LVU561
 803:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1718              		.loc 1 803 21 is_stmt 0 view .LVU562
 1719 0022 4FF0FF32 		mov	r2, #-1
 1720 0026 C260     		str	r2, [r0, #12]
 804:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1721              		.loc 1 804 3 is_stmt 1 view .LVU563
 804:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1722              		.loc 1 804 28 is_stmt 0 view .LVU564
 1723 0028 0361     		str	r3, [r0, #16]
 805:Core/Src/main.c ****   if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 1724              		.loc 1 805 3 is_stmt 1 view .LVU565
 805:Core/Src/main.c ****   if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 1725              		.loc 1 805 32 is_stmt 0 view .LVU566
 1726 002a 8361     		str	r3, [r0, #24]
 806:Core/Src/main.c ****   {
 1727              		.loc 1 806 3 is_stmt 1 view .LVU567
 806:Core/Src/main.c ****   {
 1728              		.loc 1 806 7 is_stmt 0 view .LVU568
 1729 002c FFF7FEFF 		bl	HAL_TIM_IC_Init
 1730              	.LVL87:
 806:Core/Src/main.c ****   {
 1731              		.loc 1 806 6 view .LVU569
 1732 0030 28BB     		cbnz	r0, .L107
 810:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1733              		.loc 1 810 3 is_stmt 1 view .LVU570
 810:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1734              		.loc 1 810 37 is_stmt 0 view .LVU571
 1735 0032 0023     		movs	r3, #0
 1736 0034 0593     		str	r3, [sp, #20]
 811:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1737              		.loc 1 811 3 is_stmt 1 view .LVU572
 811:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1738              		.loc 1 811 33 is_stmt 0 view .LVU573
 1739 0036 0793     		str	r3, [sp, #28]
 812:Core/Src/main.c ****   {
 1740              		.loc 1 812 3 is_stmt 1 view .LVU574
 812:Core/Src/main.c ****   {
 1741              		.loc 1 812 7 is_stmt 0 view .LVU575
 1742 0038 05A9     		add	r1, sp, #20
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 62


 1743 003a 1648     		ldr	r0, .L112
 1744 003c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1745              	.LVL88:
 812:Core/Src/main.c ****   {
 1746              		.loc 1 812 6 view .LVU576
 1747 0040 F8B9     		cbnz	r0, .L108
 816:Core/Src/main.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 1748              		.loc 1 816 3 is_stmt 1 view .LVU577
 816:Core/Src/main.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 1749              		.loc 1 816 24 is_stmt 0 view .LVU578
 1750 0042 0A23     		movs	r3, #10
 1751 0044 0193     		str	r3, [sp, #4]
 817:Core/Src/main.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 1752              		.loc 1 817 3 is_stmt 1 view .LVU579
 817:Core/Src/main.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 1753              		.loc 1 817 25 is_stmt 0 view .LVU580
 1754 0046 0123     		movs	r3, #1
 1755 0048 0293     		str	r3, [sp, #8]
 818:Core/Src/main.c ****   sConfigIC.ICFilter = 0;
 1756              		.loc 1 818 3 is_stmt 1 view .LVU581
 818:Core/Src/main.c ****   sConfigIC.ICFilter = 0;
 1757              		.loc 1 818 25 is_stmt 0 view .LVU582
 1758 004a 0022     		movs	r2, #0
 1759 004c 0392     		str	r2, [sp, #12]
 819:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 1760              		.loc 1 819 3 is_stmt 1 view .LVU583
 819:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 1761              		.loc 1 819 22 is_stmt 0 view .LVU584
 1762 004e 0492     		str	r2, [sp, #16]
 820:Core/Src/main.c ****   {
 1763              		.loc 1 820 3 is_stmt 1 view .LVU585
 820:Core/Src/main.c ****   {
 1764              		.loc 1 820 7 is_stmt 0 view .LVU586
 1765 0050 01A9     		add	r1, sp, #4
 1766 0052 1048     		ldr	r0, .L112
 1767 0054 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 1768              	.LVL89:
 820:Core/Src/main.c ****   {
 1769              		.loc 1 820 6 view .LVU587
 1770 0058 A8B9     		cbnz	r0, .L109
 824:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 1771              		.loc 1 824 3 is_stmt 1 view .LVU588
 824:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 1772              		.loc 1 824 24 is_stmt 0 view .LVU589
 1773 005a 0023     		movs	r3, #0
 1774 005c 0193     		str	r3, [sp, #4]
 825:Core/Src/main.c ****   {
 1775              		.loc 1 825 3 is_stmt 1 view .LVU590
 825:Core/Src/main.c ****   {
 1776              		.loc 1 825 7 is_stmt 0 view .LVU591
 1777 005e 0422     		movs	r2, #4
 1778 0060 0DEB0201 		add	r1, sp, r2
 1779 0064 0B48     		ldr	r0, .L112
 1780 0066 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 1781              	.LVL90:
 825:Core/Src/main.c ****   {
 1782              		.loc 1 825 6 view .LVU592
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 63


 1783 006a 70B9     		cbnz	r0, .L110
 829:Core/Src/main.c ****   {
 1784              		.loc 1 829 3 is_stmt 1 view .LVU593
 829:Core/Src/main.c ****   {
 1785              		.loc 1 829 7 is_stmt 0 view .LVU594
 1786 006c 0C22     		movs	r2, #12
 1787 006e 01A9     		add	r1, sp, #4
 1788 0070 0848     		ldr	r0, .L112
 1789 0072 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 1790              	.LVL91:
 829:Core/Src/main.c ****   {
 1791              		.loc 1 829 6 view .LVU595
 1792 0076 50B9     		cbnz	r0, .L111
 837:Core/Src/main.c **** 
 1793              		.loc 1 837 1 view .LVU596
 1794 0078 09B0     		add	sp, sp, #36
 1795              	.LCFI24:
 1796              		.cfi_remember_state
 1797              		.cfi_def_cfa_offset 4
 1798              		@ sp needed
 1799 007a 5DF804FB 		ldr	pc, [sp], #4
 1800              	.L107:
 1801              	.LCFI25:
 1802              		.cfi_restore_state
 808:Core/Src/main.c ****   }
 1803              		.loc 1 808 5 is_stmt 1 view .LVU597
 1804 007e FFF7FEFF 		bl	Error_Handler
 1805              	.LVL92:
 1806              	.L108:
 814:Core/Src/main.c ****   }
 1807              		.loc 1 814 5 view .LVU598
 1808 0082 FFF7FEFF 		bl	Error_Handler
 1809              	.LVL93:
 1810              	.L109:
 822:Core/Src/main.c ****   }
 1811              		.loc 1 822 5 view .LVU599
 1812 0086 FFF7FEFF 		bl	Error_Handler
 1813              	.LVL94:
 1814              	.L110:
 827:Core/Src/main.c ****   }
 1815              		.loc 1 827 5 view .LVU600
 1816 008a FFF7FEFF 		bl	Error_Handler
 1817              	.LVL95:
 1818              	.L111:
 831:Core/Src/main.c ****   }
 1819              		.loc 1 831 5 view .LVU601
 1820 008e FFF7FEFF 		bl	Error_Handler
 1821              	.LVL96:
 1822              	.L113:
 1823 0092 00BF     		.align	2
 1824              	.L112:
 1825 0094 00000000 		.word	.LANCHOR23
 1826              		.cfi_endproc
 1827              	.LFE341:
 1829              		.section	.text.MX_TIM8_Init,"ax",%progbits
 1830              		.align	1
 1831              		.syntax unified
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 64


 1832              		.thumb
 1833              		.thumb_func
 1834              		.fpu fpv4-sp-d16
 1836              	MX_TIM8_Init:
 1837              	.LFB342:
 845:Core/Src/main.c **** 
 1838              		.loc 1 845 1 view -0
 1839              		.cfi_startproc
 1840              		@ args = 0, pretend = 0, frame = 96
 1841              		@ frame_needed = 0, uses_anonymous_args = 0
 1842 0000 10B5     		push	{r4, lr}
 1843              	.LCFI26:
 1844              		.cfi_def_cfa_offset 8
 1845              		.cfi_offset 4, -8
 1846              		.cfi_offset 14, -4
 1847 0002 98B0     		sub	sp, sp, #96
 1848              	.LCFI27:
 1849              		.cfi_def_cfa_offset 104
 851:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1850              		.loc 1 851 3 view .LVU603
 851:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1851              		.loc 1 851 27 is_stmt 0 view .LVU604
 1852 0004 0024     		movs	r4, #0
 1853 0006 1594     		str	r4, [sp, #84]
 1854 0008 1694     		str	r4, [sp, #88]
 1855 000a 1794     		str	r4, [sp, #92]
 852:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1856              		.loc 1 852 3 is_stmt 1 view .LVU605
 852:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1857              		.loc 1 852 22 is_stmt 0 view .LVU606
 1858 000c 0E94     		str	r4, [sp, #56]
 1859 000e 0F94     		str	r4, [sp, #60]
 1860 0010 1094     		str	r4, [sp, #64]
 1861 0012 1194     		str	r4, [sp, #68]
 1862 0014 1294     		str	r4, [sp, #72]
 1863 0016 1394     		str	r4, [sp, #76]
 1864 0018 1494     		str	r4, [sp, #80]
 853:Core/Src/main.c **** 
 1865              		.loc 1 853 3 is_stmt 1 view .LVU607
 853:Core/Src/main.c **** 
 1866              		.loc 1 853 34 is_stmt 0 view .LVU608
 1867 001a 3422     		movs	r2, #52
 1868 001c 2146     		mov	r1, r4
 1869 001e 01A8     		add	r0, sp, #4
 1870 0020 FFF7FEFF 		bl	memset
 1871              	.LVL97:
 858:Core/Src/main.c ****   htim8.Init.Prescaler = 523;
 1872              		.loc 1 858 3 is_stmt 1 view .LVU609
 858:Core/Src/main.c ****   htim8.Init.Prescaler = 523;
 1873              		.loc 1 858 18 is_stmt 0 view .LVU610
 1874 0024 2E48     		ldr	r0, .L128
 1875 0026 2F4B     		ldr	r3, .L128+4
 1876 0028 0360     		str	r3, [r0]
 859:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 1877              		.loc 1 859 3 is_stmt 1 view .LVU611
 859:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 1878              		.loc 1 859 24 is_stmt 0 view .LVU612
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 65


 1879 002a 40F20B23 		movw	r3, #523
 1880 002e 4360     		str	r3, [r0, #4]
 860:Core/Src/main.c ****   htim8.Init.Period = 254;
 1881              		.loc 1 860 3 is_stmt 1 view .LVU613
 860:Core/Src/main.c ****   htim8.Init.Period = 254;
 1882              		.loc 1 860 26 is_stmt 0 view .LVU614
 1883 0030 8460     		str	r4, [r0, #8]
 861:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1884              		.loc 1 861 3 is_stmt 1 view .LVU615
 861:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1885              		.loc 1 861 21 is_stmt 0 view .LVU616
 1886 0032 FE23     		movs	r3, #254
 1887 0034 C360     		str	r3, [r0, #12]
 862:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 1888              		.loc 1 862 3 is_stmt 1 view .LVU617
 862:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 1889              		.loc 1 862 28 is_stmt 0 view .LVU618
 1890 0036 0461     		str	r4, [r0, #16]
 863:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1891              		.loc 1 863 3 is_stmt 1 view .LVU619
 863:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1892              		.loc 1 863 32 is_stmt 0 view .LVU620
 1893 0038 4461     		str	r4, [r0, #20]
 864:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 1894              		.loc 1 864 3 is_stmt 1 view .LVU621
 864:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 1895              		.loc 1 864 32 is_stmt 0 view .LVU622
 1896 003a 8461     		str	r4, [r0, #24]
 865:Core/Src/main.c ****   {
 1897              		.loc 1 865 3 is_stmt 1 view .LVU623
 865:Core/Src/main.c ****   {
 1898              		.loc 1 865 7 is_stmt 0 view .LVU624
 1899 003c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1900              	.LVL98:
 865:Core/Src/main.c ****   {
 1901              		.loc 1 865 6 view .LVU625
 1902 0040 0028     		cmp	r0, #0
 1903 0042 40D1     		bne	.L122
 869:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1904              		.loc 1 869 3 is_stmt 1 view .LVU626
 869:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1905              		.loc 1 869 37 is_stmt 0 view .LVU627
 1906 0044 0023     		movs	r3, #0
 1907 0046 1593     		str	r3, [sp, #84]
 870:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1908              		.loc 1 870 3 is_stmt 1 view .LVU628
 870:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1909              		.loc 1 870 38 is_stmt 0 view .LVU629
 1910 0048 1693     		str	r3, [sp, #88]
 871:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1911              		.loc 1 871 3 is_stmt 1 view .LVU630
 871:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1912              		.loc 1 871 33 is_stmt 0 view .LVU631
 1913 004a 1793     		str	r3, [sp, #92]
 872:Core/Src/main.c ****   {
 1914              		.loc 1 872 3 is_stmt 1 view .LVU632
 872:Core/Src/main.c ****   {
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 66


 1915              		.loc 1 872 7 is_stmt 0 view .LVU633
 1916 004c 15A9     		add	r1, sp, #84
 1917 004e 2448     		ldr	r0, .L128
 1918 0050 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1919              	.LVL99:
 872:Core/Src/main.c ****   {
 1920              		.loc 1 872 6 view .LVU634
 1921 0054 0028     		cmp	r0, #0
 1922 0056 38D1     		bne	.L123
 876:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1923              		.loc 1 876 3 is_stmt 1 view .LVU635
 876:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1924              		.loc 1 876 20 is_stmt 0 view .LVU636
 1925 0058 6023     		movs	r3, #96
 1926 005a 0E93     		str	r3, [sp, #56]
 877:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1927              		.loc 1 877 3 is_stmt 1 view .LVU637
 877:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1928              		.loc 1 877 19 is_stmt 0 view .LVU638
 1929 005c 0022     		movs	r2, #0
 1930 005e 0F92     		str	r2, [sp, #60]
 878:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1931              		.loc 1 878 3 is_stmt 1 view .LVU639
 878:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1932              		.loc 1 878 24 is_stmt 0 view .LVU640
 1933 0060 1092     		str	r2, [sp, #64]
 879:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1934              		.loc 1 879 3 is_stmt 1 view .LVU641
 879:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1935              		.loc 1 879 25 is_stmt 0 view .LVU642
 1936 0062 1192     		str	r2, [sp, #68]
 880:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1937              		.loc 1 880 3 is_stmt 1 view .LVU643
 880:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1938              		.loc 1 880 24 is_stmt 0 view .LVU644
 1939 0064 1292     		str	r2, [sp, #72]
 881:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1940              		.loc 1 881 3 is_stmt 1 view .LVU645
 881:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1941              		.loc 1 881 25 is_stmt 0 view .LVU646
 1942 0066 1392     		str	r2, [sp, #76]
 882:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1943              		.loc 1 882 3 is_stmt 1 view .LVU647
 882:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1944              		.loc 1 882 26 is_stmt 0 view .LVU648
 1945 0068 1492     		str	r2, [sp, #80]
 883:Core/Src/main.c ****   {
 1946              		.loc 1 883 3 is_stmt 1 view .LVU649
 883:Core/Src/main.c ****   {
 1947              		.loc 1 883 7 is_stmt 0 view .LVU650
 1948 006a 0EA9     		add	r1, sp, #56
 1949 006c 1C48     		ldr	r0, .L128
 1950 006e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1951              	.LVL100:
 883:Core/Src/main.c ****   {
 1952              		.loc 1 883 6 view .LVU651
 1953 0072 0028     		cmp	r0, #0
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 67


 1954 0074 2BD1     		bne	.L124
 887:Core/Src/main.c ****   {
 1955              		.loc 1 887 3 is_stmt 1 view .LVU652
 887:Core/Src/main.c ****   {
 1956              		.loc 1 887 7 is_stmt 0 view .LVU653
 1957 0076 0422     		movs	r2, #4
 1958 0078 0EA9     		add	r1, sp, #56
 1959 007a 1948     		ldr	r0, .L128
 1960 007c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1961              	.LVL101:
 887:Core/Src/main.c ****   {
 1962              		.loc 1 887 6 view .LVU654
 1963 0080 38BB     		cbnz	r0, .L125
 891:Core/Src/main.c ****   {
 1964              		.loc 1 891 3 is_stmt 1 view .LVU655
 891:Core/Src/main.c ****   {
 1965              		.loc 1 891 7 is_stmt 0 view .LVU656
 1966 0082 0822     		movs	r2, #8
 1967 0084 0EA9     		add	r1, sp, #56
 1968 0086 1648     		ldr	r0, .L128
 1969 0088 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1970              	.LVL102:
 891:Core/Src/main.c ****   {
 1971              		.loc 1 891 6 view .LVU657
 1972 008c 18BB     		cbnz	r0, .L126
 895:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1973              		.loc 1 895 3 is_stmt 1 view .LVU658
 895:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1974              		.loc 1 895 40 is_stmt 0 view .LVU659
 1975 008e 0023     		movs	r3, #0
 1976 0090 0193     		str	r3, [sp, #4]
 896:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1977              		.loc 1 896 3 is_stmt 1 view .LVU660
 896:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1978              		.loc 1 896 41 is_stmt 0 view .LVU661
 1979 0092 0293     		str	r3, [sp, #8]
 897:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1980              		.loc 1 897 3 is_stmt 1 view .LVU662
 897:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1981              		.loc 1 897 34 is_stmt 0 view .LVU663
 1982 0094 0393     		str	r3, [sp, #12]
 898:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1983              		.loc 1 898 3 is_stmt 1 view .LVU664
 898:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1984              		.loc 1 898 33 is_stmt 0 view .LVU665
 1985 0096 0493     		str	r3, [sp, #16]
 899:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1986              		.loc 1 899 3 is_stmt 1 view .LVU666
 899:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1987              		.loc 1 899 35 is_stmt 0 view .LVU667
 1988 0098 0593     		str	r3, [sp, #20]
 900:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1989              		.loc 1 900 3 is_stmt 1 view .LVU668
 900:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1990              		.loc 1 900 38 is_stmt 0 view .LVU669
 1991 009a 4FF40052 		mov	r2, #8192
 1992 009e 0692     		str	r2, [sp, #24]
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 68


 901:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 1993              		.loc 1 901 3 is_stmt 1 view .LVU670
 901:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 1994              		.loc 1 901 36 is_stmt 0 view .LVU671
 1995 00a0 0793     		str	r3, [sp, #28]
 902:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1996              		.loc 1 902 3 is_stmt 1 view .LVU672
 902:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1997              		.loc 1 902 36 is_stmt 0 view .LVU673
 1998 00a2 0893     		str	r3, [sp, #32]
 903:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1999              		.loc 1 903 3 is_stmt 1 view .LVU674
 903:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 2000              		.loc 1 903 36 is_stmt 0 view .LVU675
 2001 00a4 0993     		str	r3, [sp, #36]
 904:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 2002              		.loc 1 904 3 is_stmt 1 view .LVU676
 904:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 2003              		.loc 1 904 39 is_stmt 0 view .LVU677
 2004 00a6 4FF00072 		mov	r2, #33554432
 2005 00aa 0A92     		str	r2, [sp, #40]
 905:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 2006              		.loc 1 905 3 is_stmt 1 view .LVU678
 905:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 2007              		.loc 1 905 37 is_stmt 0 view .LVU679
 2008 00ac 0B93     		str	r3, [sp, #44]
 906:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 2009              		.loc 1 906 3 is_stmt 1 view .LVU680
 906:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 2010              		.loc 1 906 37 is_stmt 0 view .LVU681
 2011 00ae 0C93     		str	r3, [sp, #48]
 907:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 2012              		.loc 1 907 3 is_stmt 1 view .LVU682
 907:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 2013              		.loc 1 907 40 is_stmt 0 view .LVU683
 2014 00b0 0D93     		str	r3, [sp, #52]
 908:Core/Src/main.c ****   {
 2015              		.loc 1 908 3 is_stmt 1 view .LVU684
 908:Core/Src/main.c ****   {
 2016              		.loc 1 908 7 is_stmt 0 view .LVU685
 2017 00b2 01A9     		add	r1, sp, #4
 2018 00b4 0A48     		ldr	r0, .L128
 2019 00b6 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 2020              	.LVL103:
 908:Core/Src/main.c ****   {
 2021              		.loc 1 908 6 view .LVU686
 2022 00ba 70B9     		cbnz	r0, .L127
 915:Core/Src/main.c **** 
 2023              		.loc 1 915 3 is_stmt 1 view .LVU687
 2024 00bc 0848     		ldr	r0, .L128
 2025 00be FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2026              	.LVL104:
 917:Core/Src/main.c **** 
 2027              		.loc 1 917 1 is_stmt 0 view .LVU688
 2028 00c2 18B0     		add	sp, sp, #96
 2029              	.LCFI28:
 2030              		.cfi_remember_state
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 69


 2031              		.cfi_def_cfa_offset 8
 2032              		@ sp needed
 2033 00c4 10BD     		pop	{r4, pc}
 2034              	.L122:
 2035              	.LCFI29:
 2036              		.cfi_restore_state
 867:Core/Src/main.c ****   }
 2037              		.loc 1 867 5 is_stmt 1 view .LVU689
 2038 00c6 FFF7FEFF 		bl	Error_Handler
 2039              	.LVL105:
 2040              	.L123:
 874:Core/Src/main.c ****   }
 2041              		.loc 1 874 5 view .LVU690
 2042 00ca FFF7FEFF 		bl	Error_Handler
 2043              	.LVL106:
 2044              	.L124:
 885:Core/Src/main.c ****   }
 2045              		.loc 1 885 5 view .LVU691
 2046 00ce FFF7FEFF 		bl	Error_Handler
 2047              	.LVL107:
 2048              	.L125:
 889:Core/Src/main.c ****   }
 2049              		.loc 1 889 5 view .LVU692
 2050 00d2 FFF7FEFF 		bl	Error_Handler
 2051              	.LVL108:
 2052              	.L126:
 893:Core/Src/main.c ****   }
 2053              		.loc 1 893 5 view .LVU693
 2054 00d6 FFF7FEFF 		bl	Error_Handler
 2055              	.LVL109:
 2056              	.L127:
 910:Core/Src/main.c ****   }
 2057              		.loc 1 910 5 view .LVU694
 2058 00da FFF7FEFF 		bl	Error_Handler
 2059              	.LVL110:
 2060              	.L129:
 2061 00de 00BF     		.align	2
 2062              	.L128:
 2063 00e0 00000000 		.word	.LANCHOR19
 2064 00e4 00340140 		.word	1073820672
 2065              		.cfi_endproc
 2066              	.LFE342:
 2068              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 2069              		.align	1
 2070              		.syntax unified
 2071              		.thumb
 2072              		.thumb_func
 2073              		.fpu fpv4-sp-d16
 2075              	MX_USART3_UART_Init:
 2076              	.LFB343:
 925:Core/Src/main.c **** 
 2077              		.loc 1 925 1 view -0
 2078              		.cfi_startproc
 2079              		@ args = 0, pretend = 0, frame = 0
 2080              		@ frame_needed = 0, uses_anonymous_args = 0
 2081 0000 08B5     		push	{r3, lr}
 2082              	.LCFI30:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 70


 2083              		.cfi_def_cfa_offset 8
 2084              		.cfi_offset 3, -8
 2085              		.cfi_offset 14, -4
 934:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 2086              		.loc 1 934 3 view .LVU696
 934:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 2087              		.loc 1 934 19 is_stmt 0 view .LVU697
 2088 0002 1548     		ldr	r0, .L140
 2089 0004 154B     		ldr	r3, .L140+4
 2090 0006 0360     		str	r3, [r0]
 935:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 2091              		.loc 1 935 3 is_stmt 1 view .LVU698
 935:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 2092              		.loc 1 935 24 is_stmt 0 view .LVU699
 2093 0008 4FF4E133 		mov	r3, #115200
 2094 000c 4360     		str	r3, [r0, #4]
 936:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 2095              		.loc 1 936 3 is_stmt 1 view .LVU700
 936:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 2096              		.loc 1 936 26 is_stmt 0 view .LVU701
 2097 000e 0023     		movs	r3, #0
 2098 0010 8360     		str	r3, [r0, #8]
 937:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 2099              		.loc 1 937 3 is_stmt 1 view .LVU702
 937:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 2100              		.loc 1 937 24 is_stmt 0 view .LVU703
 2101 0012 C360     		str	r3, [r0, #12]
 938:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 2102              		.loc 1 938 3 is_stmt 1 view .LVU704
 938:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 2103              		.loc 1 938 22 is_stmt 0 view .LVU705
 2104 0014 0361     		str	r3, [r0, #16]
 939:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2105              		.loc 1 939 3 is_stmt 1 view .LVU706
 939:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 2106              		.loc 1 939 20 is_stmt 0 view .LVU707
 2107 0016 0C22     		movs	r2, #12
 2108 0018 4261     		str	r2, [r0, #20]
 940:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 2109              		.loc 1 940 3 is_stmt 1 view .LVU708
 940:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 2110              		.loc 1 940 25 is_stmt 0 view .LVU709
 2111 001a 8361     		str	r3, [r0, #24]
 941:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 2112              		.loc 1 941 3 is_stmt 1 view .LVU710
 941:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 2113              		.loc 1 941 28 is_stmt 0 view .LVU711
 2114 001c C361     		str	r3, [r0, #28]
 942:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 2115              		.loc 1 942 3 is_stmt 1 view .LVU712
 942:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 2116              		.loc 1 942 30 is_stmt 0 view .LVU713
 2117 001e 0362     		str	r3, [r0, #32]
 943:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 2118              		.loc 1 943 3 is_stmt 1 view .LVU714
 943:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 2119              		.loc 1 943 30 is_stmt 0 view .LVU715
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 71


 2120 0020 4362     		str	r3, [r0, #36]
 944:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 2121              		.loc 1 944 3 is_stmt 1 view .LVU716
 944:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 2122              		.loc 1 944 38 is_stmt 0 view .LVU717
 2123 0022 8362     		str	r3, [r0, #40]
 945:Core/Src/main.c ****   {
 2124              		.loc 1 945 3 is_stmt 1 view .LVU718
 945:Core/Src/main.c ****   {
 2125              		.loc 1 945 7 is_stmt 0 view .LVU719
 2126 0024 FFF7FEFF 		bl	HAL_UART_Init
 2127              	.LVL111:
 945:Core/Src/main.c ****   {
 2128              		.loc 1 945 6 view .LVU720
 2129 0028 70B9     		cbnz	r0, .L136
 949:Core/Src/main.c ****   {
 2130              		.loc 1 949 3 is_stmt 1 view .LVU721
 949:Core/Src/main.c ****   {
 2131              		.loc 1 949 7 is_stmt 0 view .LVU722
 2132 002a 0021     		movs	r1, #0
 2133 002c 0A48     		ldr	r0, .L140
 2134 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 2135              	.LVL112:
 949:Core/Src/main.c ****   {
 2136              		.loc 1 949 6 view .LVU723
 2137 0032 58B9     		cbnz	r0, .L137
 953:Core/Src/main.c ****   {
 2138              		.loc 1 953 3 is_stmt 1 view .LVU724
 953:Core/Src/main.c ****   {
 2139              		.loc 1 953 7 is_stmt 0 view .LVU725
 2140 0034 0021     		movs	r1, #0
 2141 0036 0848     		ldr	r0, .L140
 2142 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 2143              	.LVL113:
 953:Core/Src/main.c ****   {
 2144              		.loc 1 953 6 view .LVU726
 2145 003c 40B9     		cbnz	r0, .L138
 957:Core/Src/main.c ****   {
 2146              		.loc 1 957 3 is_stmt 1 view .LVU727
 957:Core/Src/main.c ****   {
 2147              		.loc 1 957 7 is_stmt 0 view .LVU728
 2148 003e 0648     		ldr	r0, .L140
 2149 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 2150              	.LVL114:
 957:Core/Src/main.c ****   {
 2151              		.loc 1 957 6 view .LVU729
 2152 0044 30B9     		cbnz	r0, .L139
 965:Core/Src/main.c **** 
 2153              		.loc 1 965 1 view .LVU730
 2154 0046 08BD     		pop	{r3, pc}
 2155              	.L136:
 947:Core/Src/main.c ****   }
 2156              		.loc 1 947 5 is_stmt 1 view .LVU731
 2157 0048 FFF7FEFF 		bl	Error_Handler
 2158              	.LVL115:
 2159              	.L137:
 951:Core/Src/main.c ****   }
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 72


 2160              		.loc 1 951 5 view .LVU732
 2161 004c FFF7FEFF 		bl	Error_Handler
 2162              	.LVL116:
 2163              	.L138:
 955:Core/Src/main.c ****   }
 2164              		.loc 1 955 5 view .LVU733
 2165 0050 FFF7FEFF 		bl	Error_Handler
 2166              	.LVL117:
 2167              	.L139:
 959:Core/Src/main.c ****   }
 2168              		.loc 1 959 5 view .LVU734
 2169 0054 FFF7FEFF 		bl	Error_Handler
 2170              	.LVL118:
 2171              	.L141:
 2172              		.align	2
 2173              	.L140:
 2174 0058 00000000 		.word	.LANCHOR24
 2175 005c 00480040 		.word	1073760256
 2176              		.cfi_endproc
 2177              	.LFE343:
 2179              		.section	.text.MX_SPI2_Init,"ax",%progbits
 2180              		.align	1
 2181              		.syntax unified
 2182              		.thumb
 2183              		.thumb_func
 2184              		.fpu fpv4-sp-d16
 2186              	MX_SPI2_Init:
 2187              	.LFB339:
 658:Core/Src/main.c **** 
 2188              		.loc 1 658 1 view -0
 2189              		.cfi_startproc
 2190              		@ args = 0, pretend = 0, frame = 0
 2191              		@ frame_needed = 0, uses_anonymous_args = 0
 2192 0000 08B5     		push	{r3, lr}
 2193              	.LCFI31:
 2194              		.cfi_def_cfa_offset 8
 2195              		.cfi_offset 3, -8
 2196              		.cfi_offset 14, -4
 668:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 2197              		.loc 1 668 3 view .LVU736
 668:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 2198              		.loc 1 668 18 is_stmt 0 view .LVU737
 2199 0002 1148     		ldr	r0, .L146
 2200 0004 114B     		ldr	r3, .L146+4
 2201 0006 0360     		str	r3, [r0]
 669:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 2202              		.loc 1 669 3 is_stmt 1 view .LVU738
 669:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 2203              		.loc 1 669 19 is_stmt 0 view .LVU739
 2204 0008 4FF48273 		mov	r3, #260
 2205 000c 4360     		str	r3, [r0, #4]
 670:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_12BIT;
 2206              		.loc 1 670 3 is_stmt 1 view .LVU740
 670:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_12BIT;
 2207              		.loc 1 670 24 is_stmt 0 view .LVU741
 2208 000e 4FF48063 		mov	r3, #1024
 2209 0012 8360     		str	r3, [r0, #8]
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 73


 671:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 2210              		.loc 1 671 3 is_stmt 1 view .LVU742
 671:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 2211              		.loc 1 671 23 is_stmt 0 view .LVU743
 2212 0014 4FF43063 		mov	r3, #2816
 2213 0018 C360     		str	r3, [r0, #12]
 672:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 2214              		.loc 1 672 3 is_stmt 1 view .LVU744
 672:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 2215              		.loc 1 672 26 is_stmt 0 view .LVU745
 2216 001a 0223     		movs	r3, #2
 2217 001c 0361     		str	r3, [r0, #16]
 673:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 2218              		.loc 1 673 3 is_stmt 1 view .LVU746
 673:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 2219              		.loc 1 673 23 is_stmt 0 view .LVU747
 2220 001e 0023     		movs	r3, #0
 2221 0020 4361     		str	r3, [r0, #20]
 674:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 2222              		.loc 1 674 3 is_stmt 1 view .LVU748
 674:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 2223              		.loc 1 674 18 is_stmt 0 view .LVU749
 2224 0022 4FF40072 		mov	r2, #512
 2225 0026 8261     		str	r2, [r0, #24]
 675:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2226              		.loc 1 675 3 is_stmt 1 view .LVU750
 675:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 2227              		.loc 1 675 32 is_stmt 0 view .LVU751
 2228 0028 2822     		movs	r2, #40
 2229 002a C261     		str	r2, [r0, #28]
 676:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 2230              		.loc 1 676 3 is_stmt 1 view .LVU752
 676:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 2231              		.loc 1 676 23 is_stmt 0 view .LVU753
 2232 002c 0362     		str	r3, [r0, #32]
 677:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2233              		.loc 1 677 3 is_stmt 1 view .LVU754
 677:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 2234              		.loc 1 677 21 is_stmt 0 view .LVU755
 2235 002e 4362     		str	r3, [r0, #36]
 678:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 2236              		.loc 1 678 3 is_stmt 1 view .LVU756
 678:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 2237              		.loc 1 678 29 is_stmt 0 view .LVU757
 2238 0030 8362     		str	r3, [r0, #40]
 679:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 2239              		.loc 1 679 3 is_stmt 1 view .LVU758
 679:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 2240              		.loc 1 679 28 is_stmt 0 view .LVU759
 2241 0032 0722     		movs	r2, #7
 2242 0034 C262     		str	r2, [r0, #44]
 680:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 2243              		.loc 1 680 3 is_stmt 1 view .LVU760
 680:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 2244              		.loc 1 680 24 is_stmt 0 view .LVU761
 2245 0036 0363     		str	r3, [r0, #48]
 681:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 74


 2246              		.loc 1 681 3 is_stmt 1 view .LVU762
 681:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 2247              		.loc 1 681 23 is_stmt 0 view .LVU763
 2248 0038 0823     		movs	r3, #8
 2249 003a 4363     		str	r3, [r0, #52]
 682:Core/Src/main.c ****   {
 2250              		.loc 1 682 3 is_stmt 1 view .LVU764
 682:Core/Src/main.c ****   {
 2251              		.loc 1 682 7 is_stmt 0 view .LVU765
 2252 003c FFF7FEFF 		bl	HAL_SPI_Init
 2253              	.LVL119:
 682:Core/Src/main.c ****   {
 2254              		.loc 1 682 6 view .LVU766
 2255 0040 00B9     		cbnz	r0, .L145
 690:Core/Src/main.c **** 
 2256              		.loc 1 690 1 view .LVU767
 2257 0042 08BD     		pop	{r3, pc}
 2258              	.L145:
 684:Core/Src/main.c ****   }
 2259              		.loc 1 684 5 is_stmt 1 view .LVU768
 2260 0044 FFF7FEFF 		bl	Error_Handler
 2261              	.LVL120:
 2262              	.L147:
 2263              		.align	2
 2264              	.L146:
 2265 0048 00000000 		.word	.LANCHOR25
 2266 004c 00380040 		.word	1073756160
 2267              		.cfi_endproc
 2268              	.LFE339:
 2270              		.section	.text.SystemClock_Config,"ax",%progbits
 2271              		.align	1
 2272              		.global	SystemClock_Config
 2273              		.syntax unified
 2274              		.thumb
 2275              		.thumb_func
 2276              		.fpu fpv4-sp-d16
 2278              	SystemClock_Config:
 2279              	.LFB335:
 419:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2280              		.loc 1 419 1 view -0
 2281              		.cfi_startproc
 2282              		@ args = 0, pretend = 0, frame = 80
 2283              		@ frame_needed = 0, uses_anonymous_args = 0
 2284 0000 00B5     		push	{lr}
 2285              	.LCFI32:
 2286              		.cfi_def_cfa_offset 4
 2287              		.cfi_offset 14, -4
 2288 0002 95B0     		sub	sp, sp, #84
 2289              	.LCFI33:
 2290              		.cfi_def_cfa_offset 88
 420:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2291              		.loc 1 420 3 view .LVU770
 420:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2292              		.loc 1 420 22 is_stmt 0 view .LVU771
 2293 0004 3822     		movs	r2, #56
 2294 0006 0021     		movs	r1, #0
 2295 0008 06A8     		add	r0, sp, #24
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 75


 2296 000a FFF7FEFF 		bl	memset
 2297              	.LVL121:
 421:Core/Src/main.c **** 
 2298              		.loc 1 421 3 is_stmt 1 view .LVU772
 421:Core/Src/main.c **** 
 2299              		.loc 1 421 22 is_stmt 0 view .LVU773
 2300 000e 0023     		movs	r3, #0
 2301 0010 0193     		str	r3, [sp, #4]
 2302 0012 0293     		str	r3, [sp, #8]
 2303 0014 0393     		str	r3, [sp, #12]
 2304 0016 0493     		str	r3, [sp, #16]
 2305 0018 0593     		str	r3, [sp, #20]
 425:Core/Src/main.c **** 
 2306              		.loc 1 425 3 is_stmt 1 view .LVU774
 2307 001a 4FF40070 		mov	r0, #512
 2308 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 2309              	.LVL122:
 430:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2310              		.loc 1 430 3 view .LVU775
 430:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 2311              		.loc 1 430 36 is_stmt 0 view .LVU776
 2312 0022 0223     		movs	r3, #2
 2313 0024 0693     		str	r3, [sp, #24]
 431:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2314              		.loc 1 431 3 is_stmt 1 view .LVU777
 431:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2315              		.loc 1 431 30 is_stmt 0 view .LVU778
 2316 0026 4FF48072 		mov	r2, #256
 2317 002a 0992     		str	r2, [sp, #36]
 432:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2318              		.loc 1 432 3 is_stmt 1 view .LVU779
 432:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2319              		.loc 1 432 41 is_stmt 0 view .LVU780
 2320 002c 4022     		movs	r2, #64
 2321 002e 0A92     		str	r2, [sp, #40]
 433:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2322              		.loc 1 433 3 is_stmt 1 view .LVU781
 433:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2323              		.loc 1 433 34 is_stmt 0 view .LVU782
 2324 0030 0D93     		str	r3, [sp, #52]
 434:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 2325              		.loc 1 434 3 is_stmt 1 view .LVU783
 434:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 2326              		.loc 1 434 35 is_stmt 0 view .LVU784
 2327 0032 0E93     		str	r3, [sp, #56]
 435:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 2328              		.loc 1 435 3 is_stmt 1 view .LVU785
 435:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 2329              		.loc 1 435 30 is_stmt 0 view .LVU786
 2330 0034 0422     		movs	r2, #4
 2331 0036 0F92     		str	r2, [sp, #60]
 436:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 2332              		.loc 1 436 3 is_stmt 1 view .LVU787
 436:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 2333              		.loc 1 436 30 is_stmt 0 view .LVU788
 2334 0038 4B22     		movs	r2, #75
 2335 003a 1092     		str	r2, [sp, #64]
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 76


 437:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 2336              		.loc 1 437 3 is_stmt 1 view .LVU789
 437:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 2337              		.loc 1 437 30 is_stmt 0 view .LVU790
 2338 003c 1193     		str	r3, [sp, #68]
 438:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 2339              		.loc 1 438 3 is_stmt 1 view .LVU791
 438:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 2340              		.loc 1 438 30 is_stmt 0 view .LVU792
 2341 003e 1293     		str	r3, [sp, #72]
 439:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2342              		.loc 1 439 3 is_stmt 1 view .LVU793
 439:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2343              		.loc 1 439 30 is_stmt 0 view .LVU794
 2344 0040 1393     		str	r3, [sp, #76]
 440:Core/Src/main.c ****   {
 2345              		.loc 1 440 3 is_stmt 1 view .LVU795
 440:Core/Src/main.c ****   {
 2346              		.loc 1 440 7 is_stmt 0 view .LVU796
 2347 0042 06A8     		add	r0, sp, #24
 2348 0044 FFF7FEFF 		bl	HAL_RCC_OscConfig
 2349              	.LVL123:
 440:Core/Src/main.c ****   {
 2350              		.loc 1 440 6 view .LVU797
 2351 0048 80B9     		cbnz	r0, .L152
 447:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2352              		.loc 1 447 3 is_stmt 1 view .LVU798
 447:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 2353              		.loc 1 447 31 is_stmt 0 view .LVU799
 2354 004a 0F23     		movs	r3, #15
 2355 004c 0193     		str	r3, [sp, #4]
 449:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2356              		.loc 1 449 3 is_stmt 1 view .LVU800
 449:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 2357              		.loc 1 449 34 is_stmt 0 view .LVU801
 2358 004e 0323     		movs	r3, #3
 2359 0050 0293     		str	r3, [sp, #8]
 450:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2360              		.loc 1 450 3 is_stmt 1 view .LVU802
 450:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 2361              		.loc 1 450 35 is_stmt 0 view .LVU803
 2362 0052 0023     		movs	r3, #0
 2363 0054 0393     		str	r3, [sp, #12]
 451:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2364              		.loc 1 451 3 is_stmt 1 view .LVU804
 451:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 2365              		.loc 1 451 36 is_stmt 0 view .LVU805
 2366 0056 0493     		str	r3, [sp, #16]
 452:Core/Src/main.c **** 
 2367              		.loc 1 452 3 is_stmt 1 view .LVU806
 452:Core/Src/main.c **** 
 2368              		.loc 1 452 36 is_stmt 0 view .LVU807
 2369 0058 0593     		str	r3, [sp, #20]
 454:Core/Src/main.c ****   {
 2370              		.loc 1 454 3 is_stmt 1 view .LVU808
 454:Core/Src/main.c ****   {
 2371              		.loc 1 454 7 is_stmt 0 view .LVU809
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 77


 2372 005a 0421     		movs	r1, #4
 2373 005c 0DEB0100 		add	r0, sp, r1
 2374 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2375              	.LVL124:
 454:Core/Src/main.c ****   {
 2376              		.loc 1 454 6 view .LVU810
 2377 0064 20B9     		cbnz	r0, .L153
 458:Core/Src/main.c **** 
 2378              		.loc 1 458 1 view .LVU811
 2379 0066 15B0     		add	sp, sp, #84
 2380              	.LCFI34:
 2381              		.cfi_remember_state
 2382              		.cfi_def_cfa_offset 4
 2383              		@ sp needed
 2384 0068 5DF804FB 		ldr	pc, [sp], #4
 2385              	.L152:
 2386              	.LCFI35:
 2387              		.cfi_restore_state
 442:Core/Src/main.c ****   }
 2388              		.loc 1 442 5 is_stmt 1 view .LVU812
 2389 006c FFF7FEFF 		bl	Error_Handler
 2390              	.LVL125:
 2391              	.L153:
 456:Core/Src/main.c ****   }
 2392              		.loc 1 456 5 view .LVU813
 2393 0070 FFF7FEFF 		bl	Error_Handler
 2394              	.LVL126:
 2395              		.cfi_endproc
 2396              	.LFE335:
 2398              		.section	.text.main,"ax",%progbits
 2399              		.align	1
 2400              		.global	main
 2401              		.syntax unified
 2402              		.thumb
 2403              		.thumb_func
 2404              		.fpu fpv4-sp-d16
 2406              	main:
 2407              	.LFB334:
 316:Core/Src/main.c **** 
 2408              		.loc 1 316 1 view -0
 2409              		.cfi_startproc
 2410              		@ args = 0, pretend = 0, frame = 0
 2411              		@ frame_needed = 0, uses_anonymous_args = 0
 2412 0000 38B5     		push	{r3, r4, r5, lr}
 2413              	.LCFI36:
 2414              		.cfi_def_cfa_offset 16
 2415              		.cfi_offset 3, -16
 2416              		.cfi_offset 4, -12
 2417              		.cfi_offset 5, -8
 2418              		.cfi_offset 14, -4
 325:Core/Src/main.c **** 
 2419              		.loc 1 325 3 view .LVU815
 2420 0002 FFF7FEFF 		bl	HAL_Init
 2421              	.LVL127:
 332:Core/Src/main.c **** 
 2422              		.loc 1 332 3 view .LVU816
 2423 0006 FFF7FEFF 		bl	SystemClock_Config
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 78


 2424              	.LVL128:
 339:Core/Src/main.c ****   MX_ADC1_Init();
 2425              		.loc 1 339 3 view .LVU817
 2426 000a FFF7FEFF 		bl	MX_GPIO_Init
 2427              	.LVL129:
 340:Core/Src/main.c ****   MX_ADC2_Init();
 2428              		.loc 1 340 3 view .LVU818
 2429 000e FFF7FEFF 		bl	MX_ADC1_Init
 2430              	.LVL130:
 341:Core/Src/main.c ****   MX_SPI1_Init();
 2431              		.loc 1 341 3 view .LVU819
 2432 0012 FFF7FEFF 		bl	MX_ADC2_Init
 2433              	.LVL131:
 342:Core/Src/main.c ****   MX_TIM1_Init();
 2434              		.loc 1 342 3 view .LVU820
 2435 0016 FFF7FEFF 		bl	MX_SPI1_Init
 2436              	.LVL132:
 343:Core/Src/main.c ****   MX_TIM2_Init();
 2437              		.loc 1 343 3 view .LVU821
 2438 001a FFF7FEFF 		bl	MX_TIM1_Init
 2439              	.LVL133:
 344:Core/Src/main.c ****   MX_TIM8_Init();
 2440              		.loc 1 344 3 view .LVU822
 2441 001e FFF7FEFF 		bl	MX_TIM2_Init
 2442              	.LVL134:
 345:Core/Src/main.c ****   MX_USART3_UART_Init();
 2443              		.loc 1 345 3 view .LVU823
 2444 0022 FFF7FEFF 		bl	MX_TIM8_Init
 2445              	.LVL135:
 346:Core/Src/main.c ****   MX_SPI2_Init();
 2446              		.loc 1 346 3 view .LVU824
 2447 0026 FFF7FEFF 		bl	MX_USART3_UART_Init
 2448              	.LVL136:
 347:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2449              		.loc 1 347 3 view .LVU825
 2450 002a FFF7FEFF 		bl	MX_SPI2_Init
 2451              	.LVL137:
 368:Core/Src/main.c ****   motor.adc = &hadc1;
 2452              		.loc 1 368 3 view .LVU826
 368:Core/Src/main.c ****   motor.adc = &hadc1;
 2453              		.loc 1 368 13 is_stmt 0 view .LVU827
 2454 002e 224B     		ldr	r3, .L157
 2455 0030 224A     		ldr	r2, .L157+4
 2456 0032 1A60     		str	r2, [r3]
 369:Core/Src/main.c ****   // Enable pins
 2457              		.loc 1 369 3 is_stmt 1 view .LVU828
 369:Core/Src/main.c ****   // Enable pins
 2458              		.loc 1 369 13 is_stmt 0 view .LVU829
 2459 0034 224A     		ldr	r2, .L157+8
 2460 0036 DA63     		str	r2, [r3, #60]
 372:Core/Src/main.c ****   motor.enablePins[1] = enb;
 2461              		.loc 1 372 3 is_stmt 1 view .LVU830
 372:Core/Src/main.c ****   motor.enablePins[1] = enb;
 2462              		.loc 1 372 23 is_stmt 0 view .LVU831
 2463 0038 2249     		ldr	r1, .L157+12
 2464 003a 03F11C02 		add	r2, r3, #28
 2465 003e 03C9     		ldm	r1, {r0, r1}
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 79


 2466 0040 82E80300 		stm	r2, {r0, r1}
 373:Core/Src/main.c ****   motor.enablePins[2] = enc;
 2467              		.loc 1 373 3 is_stmt 1 view .LVU832
 373:Core/Src/main.c ****   motor.enablePins[2] = enc;
 2468              		.loc 1 373 23 is_stmt 0 view .LVU833
 2469 0044 2049     		ldr	r1, .L157+16
 2470 0046 03F12402 		add	r2, r3, #36
 2471 004a 03C9     		ldm	r1, {r0, r1}
 2472 004c 82E80300 		stm	r2, {r0, r1}
 374:Core/Src/main.c ****   motor.motorSleep = motor_Sleep;
 2473              		.loc 1 374 3 is_stmt 1 view .LVU834
 374:Core/Src/main.c ****   motor.motorSleep = motor_Sleep;
 2474              		.loc 1 374 23 is_stmt 0 view .LVU835
 2475 0050 1E49     		ldr	r1, .L157+20
 2476 0052 03F12C02 		add	r2, r3, #44
 2477 0056 03C9     		ldm	r1, {r0, r1}
 2478 0058 82E80300 		stm	r2, {r0, r1}
 375:Core/Src/main.c ****   motor.hallPins[0] = Hall_1;
 2479              		.loc 1 375 3 is_stmt 1 view .LVU836
 375:Core/Src/main.c ****   motor.hallPins[0] = Hall_1;
 2480              		.loc 1 375 20 is_stmt 0 view .LVU837
 2481 005c 1C4C     		ldr	r4, .L157+24
 2482 005e 03F13402 		add	r2, r3, #52
 2483 0062 94E80300 		ldm	r4, {r0, r1}
 2484 0066 82E80300 		stm	r2, {r0, r1}
 376:Core/Src/main.c ****   motor.hallPins[1] = Hall_2;
 2485              		.loc 1 376 3 is_stmt 1 view .LVU838
 376:Core/Src/main.c ****   motor.hallPins[1] = Hall_2;
 2486              		.loc 1 376 21 is_stmt 0 view .LVU839
 2487 006a 1A49     		ldr	r1, .L157+28
 2488 006c 1A1D     		adds	r2, r3, #4
 2489 006e 03C9     		ldm	r1, {r0, r1}
 2490 0070 82E80300 		stm	r2, {r0, r1}
 377:Core/Src/main.c ****   motor.hallPins[2] = Hall_3;
 2491              		.loc 1 377 3 is_stmt 1 view .LVU840
 377:Core/Src/main.c ****   motor.hallPins[2] = Hall_3;
 2492              		.loc 1 377 21 is_stmt 0 view .LVU841
 2493 0074 1849     		ldr	r1, .L157+32
 2494 0076 03F10C02 		add	r2, r3, #12
 2495 007a 03C9     		ldm	r1, {r0, r1}
 2496 007c 82E80300 		stm	r2, {r0, r1}
 378:Core/Src/main.c ****   motor.dir = 1;        // make go forward
 2497              		.loc 1 378 3 is_stmt 1 view .LVU842
 378:Core/Src/main.c ****   motor.dir = 1;        // make go forward
 2498              		.loc 1 378 21 is_stmt 0 view .LVU843
 2499 0080 1649     		ldr	r1, .L157+36
 2500 0082 03F11402 		add	r2, r3, #20
 2501 0086 03C9     		ldm	r1, {r0, r1}
 2502 0088 82E80300 		stm	r2, {r0, r1}
 379:Core/Src/main.c ****   motor.dutyCycle = 0.2;
 2503              		.loc 1 379 3 is_stmt 1 view .LVU844
 379:Core/Src/main.c ****   motor.dutyCycle = 0.2;
 2504              		.loc 1 379 13 is_stmt 0 view .LVU845
 2505 008c 0125     		movs	r5, #1
 2506 008e 83F89F50 		strb	r5, [r3, #159]
 380:Core/Src/main.c ****   MOTOR_init(&motor);
 2507              		.loc 1 380 3 is_stmt 1 view .LVU846
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 80


 380:Core/Src/main.c ****   MOTOR_init(&motor);
 2508              		.loc 1 380 19 is_stmt 0 view .LVU847
 2509 0092 134A     		ldr	r2, .L157+40
 2510 0094 C3F88420 		str	r2, [r3, #132]	@ float
 381:Core/Src/main.c ****   HAL_GPIO_WritePin(motor_Sleep.gpioGroup, motor_Sleep.gpioPin, 1); // turn motor on
 2511              		.loc 1 381 3 is_stmt 1 view .LVU848
 2512 0098 1846     		mov	r0, r3
 2513 009a FFF7FEFF 		bl	MOTOR_init
 2514              	.LVL138:
 382:Core/Src/main.c **** 
 2515              		.loc 1 382 3 view .LVU849
 2516 009e 2A46     		mov	r2, r5
 2517 00a0 A188     		ldrh	r1, [r4, #4]
 2518 00a2 2068     		ldr	r0, [r4]
 2519 00a4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2520              	.LVL139:
 384:Core/Src/main.c ****   /* USER CODE END 2 */
 2521              		.loc 1 384 3 view .LVU850
 2522              	.L155:
 389:Core/Src/main.c ****   {
 2523              		.loc 1 389 3 discriminator 1 view .LVU851
 395:Core/Src/main.c **** 	  //HAL_GPIO_WritePin(motor_Sleep.gpioGroup, motor_Sleep.gpioPin, 1); // turn motor on
 2524              		.loc 1 395 4 discriminator 1 view .LVU852
 2525 00a8 034C     		ldr	r4, .L157
 2526 00aa 2046     		mov	r0, r4
 2527 00ac FFF7FEFF 		bl	readHalls
 2528              	.LVL140:
 401:Core/Src/main.c **** 	  //MOTOR_task(&motor);
 2529              		.loc 1 401 5 discriminator 1 view .LVU853
 2530 00b0 2046     		mov	r0, r4
 2531 00b2 FFF7FEFF 		bl	MOTOR_SVPWMtask
 2532              	.LVL141:
 389:Core/Src/main.c ****   {
 2533              		.loc 1 389 9 discriminator 1 view .LVU854
 2534 00b6 F7E7     		b	.L155
 2535              	.L158:
 2536              		.align	2
 2537              	.L157:
 2538 00b8 00000000 		.word	.LANCHOR17
 2539 00bc 00000000 		.word	.LANCHOR22
 2540 00c0 00000000 		.word	.LANCHOR1
 2541 00c4 00000000 		.word	.LANCHOR26
 2542 00c8 00000000 		.word	.LANCHOR27
 2543 00cc 00000000 		.word	.LANCHOR28
 2544 00d0 00000000 		.word	.LANCHOR29
 2545 00d4 00000000 		.word	.LANCHOR30
 2546 00d8 00000000 		.word	.LANCHOR31
 2547 00dc 00000000 		.word	.LANCHOR32
 2548 00e0 CDCC4C3E 		.word	1045220557
 2549              		.cfi_endproc
 2550              	.LFE334:
 2552              		.global	proxi
 2553              		.global	fault
 2554              		.global	enc
 2555              		.global	enb
 2556              		.global	ena
 2557              		.global	imuCS
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 81


 2558              		.global	imuInt
 2559              		.global	txen
 2560              		.global	motor_Sleep
 2561              		.global	Hall_3
 2562              		.global	Hall_2
 2563              		.global	Hall_1
 2564              		.global	retDA
 2565              		.global	isDA
 2566              		.global	motor
 2567              		.global	combinedSpeed
 2568              		.global	frequency3
 2569              		.global	isFirstCap3
 2570              		.global	Difference3
 2571              		.global	tim3Val2
 2572              		.global	tim3Val1
 2573              		.global	frequency2
 2574              		.global	isFirstCap2
 2575              		.global	Difference2
 2576              		.global	tim2Val2
 2577              		.global	tim2Val1
 2578              		.global	frequency1
 2579              		.global	isFirstCap1
 2580              		.global	Difference1
 2581              		.global	tim1Val2
 2582              		.global	tim1Val1
 2583              		.global	adcJoyY
 2584              		.global	adcJoyX
 2585              		.global	adcValue
 2586              		.global	huart3
 2587              		.global	htim8
 2588              		.global	htim2
 2589              		.global	htim1
 2590              		.global	hspi2
 2591              		.global	hspi1
 2592              		.global	hadc2
 2593              		.global	hadc1
 2594              		.section	.bss.Difference1,"aw",%nobits
 2595              		.align	2
 2596              		.set	.LANCHOR5,. + 0
 2599              	Difference1:
 2600 0000 00000000 		.space	4
 2601              		.section	.bss.Difference2,"aw",%nobits
 2602              		.align	2
 2603              		.set	.LANCHOR10,. + 0
 2606              	Difference2:
 2607 0000 00000000 		.space	4
 2608              		.section	.bss.Difference3,"aw",%nobits
 2609              		.align	2
 2610              		.set	.LANCHOR15,. + 0
 2613              	Difference3:
 2614 0000 00000000 		.space	4
 2615              		.section	.bss.adcJoyX,"aw",%nobits
 2616              		.align	1
 2619              	adcJoyX:
 2620 0000 0000     		.space	2
 2621              		.section	.bss.adcJoyY,"aw",%nobits
 2622              		.align	1
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 82


 2625              	adcJoyY:
 2626 0000 0000     		.space	2
 2627              		.section	.bss.adcValue,"aw",%nobits
 2628              		.align	2
 2629              		.set	.LANCHOR0,. + 0
 2632              	adcValue:
 2633 0000 00000000 		.space	6
 2633      0000
 2634              		.section	.bss.combinedSpeed,"aw",%nobits
 2635              		.align	2
 2636              		.set	.LANCHOR18,. + 0
 2639              	combinedSpeed:
 2640 0000 00000000 		.space	4
 2641              		.section	.bss.frequency1,"aw",%nobits
 2642              		.align	2
 2643              		.set	.LANCHOR6,. + 0
 2646              	frequency1:
 2647 0000 00000000 		.space	4
 2648              		.section	.bss.frequency2,"aw",%nobits
 2649              		.align	2
 2650              		.set	.LANCHOR11,. + 0
 2653              	frequency2:
 2654 0000 00000000 		.space	4
 2655              		.section	.bss.frequency3,"aw",%nobits
 2656              		.align	2
 2657              		.set	.LANCHOR16,. + 0
 2660              	frequency3:
 2661 0000 00000000 		.space	4
 2662              		.section	.bss.hadc1,"aw",%nobits
 2663              		.align	2
 2664              		.set	.LANCHOR1,. + 0
 2667              	hadc1:
 2668 0000 00000000 		.space	108
 2668      00000000 
 2668      00000000 
 2668      00000000 
 2668      00000000 
 2669              		.section	.bss.hadc2,"aw",%nobits
 2670              		.align	2
 2671              		.set	.LANCHOR20,. + 0
 2674              	hadc2:
 2675 0000 00000000 		.space	108
 2675      00000000 
 2675      00000000 
 2675      00000000 
 2675      00000000 
 2676              		.section	.bss.hspi1,"aw",%nobits
 2677              		.align	2
 2678              		.set	.LANCHOR21,. + 0
 2681              	hspi1:
 2682 0000 00000000 		.space	100
 2682      00000000 
 2682      00000000 
 2682      00000000 
 2682      00000000 
 2683              		.section	.bss.hspi2,"aw",%nobits
 2684              		.align	2
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 83


 2685              		.set	.LANCHOR25,. + 0
 2688              	hspi2:
 2689 0000 00000000 		.space	100
 2689      00000000 
 2689      00000000 
 2689      00000000 
 2689      00000000 
 2690              		.section	.bss.htim1,"aw",%nobits
 2691              		.align	2
 2692              		.set	.LANCHOR22,. + 0
 2695              	htim1:
 2696 0000 00000000 		.space	76
 2696      00000000 
 2696      00000000 
 2696      00000000 
 2696      00000000 
 2697              		.section	.bss.htim2,"aw",%nobits
 2698              		.align	2
 2699              		.set	.LANCHOR23,. + 0
 2702              	htim2:
 2703 0000 00000000 		.space	76
 2703      00000000 
 2703      00000000 
 2703      00000000 
 2703      00000000 
 2704              		.section	.bss.htim8,"aw",%nobits
 2705              		.align	2
 2706              		.set	.LANCHOR19,. + 0
 2709              	htim8:
 2710 0000 00000000 		.space	76
 2710      00000000 
 2710      00000000 
 2710      00000000 
 2710      00000000 
 2711              		.section	.bss.huart3,"aw",%nobits
 2712              		.align	2
 2713              		.set	.LANCHOR24,. + 0
 2716              	huart3:
 2717 0000 00000000 		.space	148
 2717      00000000 
 2717      00000000 
 2717      00000000 
 2717      00000000 
 2718              		.section	.bss.isFirstCap1,"aw",%nobits
 2719              		.align	2
 2720              		.set	.LANCHOR2,. + 0
 2723              	isFirstCap1:
 2724 0000 00000000 		.space	4
 2725              		.section	.bss.isFirstCap2,"aw",%nobits
 2726              		.align	2
 2727              		.set	.LANCHOR7,. + 0
 2730              	isFirstCap2:
 2731 0000 00000000 		.space	4
 2732              		.section	.bss.isFirstCap3,"aw",%nobits
 2733              		.align	2
 2734              		.set	.LANCHOR12,. + 0
 2737              	isFirstCap3:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 84


 2738 0000 00000000 		.space	4
 2739              		.section	.bss.motor,"aw",%nobits
 2740              		.align	3
 2741              		.set	.LANCHOR17,. + 0
 2744              	motor:
 2745 0000 00000000 		.space	160
 2745      00000000 
 2745      00000000 
 2745      00000000 
 2745      00000000 
 2746              		.section	.bss.tim1Val1,"aw",%nobits
 2747              		.align	2
 2748              		.set	.LANCHOR3,. + 0
 2751              	tim1Val1:
 2752 0000 00000000 		.space	4
 2753              		.section	.bss.tim1Val2,"aw",%nobits
 2754              		.align	2
 2755              		.set	.LANCHOR4,. + 0
 2758              	tim1Val2:
 2759 0000 00000000 		.space	4
 2760              		.section	.bss.tim2Val1,"aw",%nobits
 2761              		.align	2
 2762              		.set	.LANCHOR8,. + 0
 2765              	tim2Val1:
 2766 0000 00000000 		.space	4
 2767              		.section	.bss.tim2Val2,"aw",%nobits
 2768              		.align	2
 2769              		.set	.LANCHOR9,. + 0
 2772              	tim2Val2:
 2773 0000 00000000 		.space	4
 2774              		.section	.bss.tim3Val1,"aw",%nobits
 2775              		.align	2
 2776              		.set	.LANCHOR13,. + 0
 2779              	tim3Val1:
 2780 0000 00000000 		.space	4
 2781              		.section	.bss.tim3Val2,"aw",%nobits
 2782              		.align	2
 2783              		.set	.LANCHOR14,. + 0
 2786              	tim3Val2:
 2787 0000 00000000 		.space	4
 2788              		.section	.data.Hall_1,"aw"
 2789              		.align	2
 2790              		.set	.LANCHOR30,. + 0
 2793              	Hall_1:
 2794 0000 00000048 		.word	1207959552
 2795 0004 0800     		.short	8
 2796 0006 0000     		.space	2
 2797              		.section	.data.Hall_2,"aw"
 2798              		.align	2
 2799              		.set	.LANCHOR31,. + 0
 2802              	Hall_2:
 2803 0000 00040048 		.word	1207960576
 2804 0004 0800     		.short	8
 2805 0006 0000     		.space	2
 2806              		.section	.data.Hall_3,"aw"
 2807              		.align	2
 2808              		.set	.LANCHOR32,. + 0
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 85


 2811              	Hall_3:
 2812 0000 00000048 		.word	1207959552
 2813 0004 0080     		.short	-32768
 2814 0006 0000     		.space	2
 2815              		.section	.data.ena,"aw"
 2816              		.align	2
 2817              		.set	.LANCHOR26,. + 0
 2820              	ena:
 2821 0000 00080048 		.word	1207961600
 2822 0004 0004     		.short	1024
 2823 0006 0000     		.space	2
 2824              		.section	.data.enb,"aw"
 2825              		.align	2
 2826              		.set	.LANCHOR27,. + 0
 2829              	enb:
 2830 0000 00080048 		.word	1207961600
 2831 0004 0008     		.short	2048
 2832 0006 0000     		.space	2
 2833              		.section	.data.enc,"aw"
 2834              		.align	2
 2835              		.set	.LANCHOR28,. + 0
 2838              	enc:
 2839 0000 00040048 		.word	1207960576
 2840 0004 4000     		.short	64
 2841 0006 0000     		.space	2
 2842              		.section	.data.fault,"aw"
 2843              		.align	2
 2846              	fault:
 2847 0000 00000048 		.word	1207959552
 2848 0004 0010     		.short	4096
 2849 0006 0000     		.space	2
 2850              		.section	.data.imuCS,"aw"
 2851              		.align	2
 2854              	imuCS:
 2855 0000 00000048 		.word	1207959552
 2856 0004 0008     		.short	2048
 2857 0006 0000     		.space	2
 2858              		.section	.data.imuInt,"aw"
 2859              		.align	2
 2862              	imuInt:
 2863 0000 00040048 		.word	1207960576
 2864 0004 0400     		.short	4
 2865 0006 0000     		.space	2
 2866              		.section	.data.isDA,"aw"
 2867              		.align	2
 2870              	isDA:
 2871 0000 DABAD000 		.ascii	"\332\272\320\000"
 2872              		.section	.data.motor_Sleep,"aw"
 2873              		.align	2
 2874              		.set	.LANCHOR29,. + 0
 2877              	motor_Sleep:
 2878 0000 00040048 		.word	1207960576
 2879 0004 8000     		.short	128
 2880 0006 0000     		.space	2
 2881              		.section	.data.proxi,"aw"
 2882              		.align	2
 2885              	proxi:
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 86


 2886 0000 00040048 		.word	1207960576
 2887 0004 0010     		.short	4096
 2888 0006 0000     		.space	2
 2889              		.section	.data.retDA,"aw"
 2890              		.align	2
 2893              	retDA:
 2894 0000 00D0BADA 		.ascii	"\000\320\272\332"
 2895              		.section	.data.txen,"aw"
 2896              		.align	2
 2899              	txen:
 2900 0000 00040048 		.word	1207960576
 2901 0004 0200     		.short	2
 2902 0006 0000     		.space	2
 2903              		.text
 2904              	.Letext0:
 2905              		.file 3 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 2906              		.file 4 "c:\\programdata\\chocolatey\\lib\\gcc-arm-embedded\\tools\\gcc-arm-none-eabi-10-2020-q4-m
 2907              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 2908              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 2909              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 2910              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 2911              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 2912              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 2913              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
 2914              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc_ex.h"
 2915              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_spi.h"
 2916              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 2917              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 2918              		.file 16 "Core/Inc/motor.h"
 2919              		.file 17 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 2920              		.file 18 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart_ex.h"
 2921              		.file 19 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 2922              		.file 20 "Core/Inc/main.h"
 2923              		.file 21 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 2924              		.file 22 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 2925              		.file 23 "<built-in>"
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 87


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:18     .text.MX_GPIO_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:237    .text.MX_GPIO_Init:00000100 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:244    .text.HAL_ADC_ConvCpltCallback:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:251    .text.HAL_ADC_ConvCpltCallback:00000000 HAL_ADC_ConvCpltCallback
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:278    .text.HAL_ADC_ConvCpltCallback:00000010 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:284    .text.readAccel:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:291    .text.readAccel:00000000 readAccel
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:305    .text.HAL_TIM_IC_CaptureCallback:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:312    .text.HAL_TIM_IC_CaptureCallback:00000000 HAL_TIM_IC_CaptureCallback
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:357    .text.HAL_TIM_IC_CaptureCallback:00000028 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:364    .text.HAL_TIM_IC_CaptureCallback:00000034 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:698    .text.HAL_TIM_IC_CaptureCallback:000001e0 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:720    .text.RGB_setIntensity:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:727    .text.RGB_setIntensity:00000000 RGB_setIntensity
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:758    .text.RGB_setIntensity:0000000c $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:763    .text.Error_Handler:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:770    .text.Error_Handler:00000000 Error_Handler
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:802    .text.readJoy:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:809    .text.readJoy:00000000 readJoy
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:936    .text.readJoy:00000080 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:942    .text.MX_ADC1_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:948    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:1135   .text.MX_ADC1_Init:000000b8 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:1141   .text.MX_ADC2_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:1147   .text.MX_ADC2_Init:00000000 MX_ADC2_Init
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:1300   .text.MX_ADC2_Init:00000090 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:1308   .text.MX_SPI1_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:1314   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:1392   .text.MX_SPI1_Init:00000044 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:1398   .text.MX_TIM1_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:1404   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:1668   .text.MX_TIM1_Init:0000010c $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:1674   .text.MX_TIM2_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:1680   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:1825   .text.MX_TIM2_Init:00000094 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:1830   .text.MX_TIM8_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:1836   .text.MX_TIM8_Init:00000000 MX_TIM8_Init
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2063   .text.MX_TIM8_Init:000000e0 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2069   .text.MX_USART3_UART_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2075   .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2174   .text.MX_USART3_UART_Init:00000058 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2180   .text.MX_SPI2_Init:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2186   .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2265   .text.MX_SPI2_Init:00000048 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2271   .text.SystemClock_Config:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2278   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2399   .text.main:00000000 $t
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2406   .text.main:00000000 main
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2538   .text.main:000000b8 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2885   .data.proxi:00000000 proxi
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2846   .data.fault:00000000 fault
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2838   .data.enc:00000000 enc
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2829   .data.enb:00000000 enb
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2820   .data.ena:00000000 ena
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 88


C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2854   .data.imuCS:00000000 imuCS
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2862   .data.imuInt:00000000 imuInt
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2899   .data.txen:00000000 txen
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2877   .data.motor_Sleep:00000000 motor_Sleep
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2811   .data.Hall_3:00000000 Hall_3
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2802   .data.Hall_2:00000000 Hall_2
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2793   .data.Hall_1:00000000 Hall_1
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2893   .data.retDA:00000000 retDA
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2870   .data.isDA:00000000 isDA
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2744   .bss.motor:00000000 motor
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2639   .bss.combinedSpeed:00000000 combinedSpeed
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2660   .bss.frequency3:00000000 frequency3
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2737   .bss.isFirstCap3:00000000 isFirstCap3
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2613   .bss.Difference3:00000000 Difference3
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2786   .bss.tim3Val2:00000000 tim3Val2
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2779   .bss.tim3Val1:00000000 tim3Val1
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2653   .bss.frequency2:00000000 frequency2
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2730   .bss.isFirstCap2:00000000 isFirstCap2
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2606   .bss.Difference2:00000000 Difference2
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2772   .bss.tim2Val2:00000000 tim2Val2
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2765   .bss.tim2Val1:00000000 tim2Val1
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2646   .bss.frequency1:00000000 frequency1
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2723   .bss.isFirstCap1:00000000 isFirstCap1
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2599   .bss.Difference1:00000000 Difference1
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2758   .bss.tim1Val2:00000000 tim1Val2
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2751   .bss.tim1Val1:00000000 tim1Val1
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2625   .bss.adcJoyY:00000000 adcJoyY
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2619   .bss.adcJoyX:00000000 adcJoyX
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2632   .bss.adcValue:00000000 adcValue
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2716   .bss.huart3:00000000 huart3
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2709   .bss.htim8:00000000 htim8
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2702   .bss.htim2:00000000 htim2
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2695   .bss.htim1:00000000 htim1
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2688   .bss.hspi2:00000000 hspi2
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2681   .bss.hspi1:00000000 hspi1
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2674   .bss.hadc2:00000000 hadc2
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2667   .bss.hadc1:00000000 hadc1
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2595   .bss.Difference1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2602   .bss.Difference2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2609   .bss.Difference3:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2616   .bss.adcJoyX:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2622   .bss.adcJoyY:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2628   .bss.adcValue:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2635   .bss.combinedSpeed:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2642   .bss.frequency1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2649   .bss.frequency2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2656   .bss.frequency3:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2663   .bss.hadc1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2670   .bss.hadc2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2677   .bss.hspi1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2684   .bss.hspi2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2691   .bss.htim1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2698   .bss.htim2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2705   .bss.htim8:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2712   .bss.huart3:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2719   .bss.isFirstCap1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2726   .bss.isFirstCap2:00000000 $d
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 89


C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2733   .bss.isFirstCap3:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2740   .bss.motor:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2747   .bss.tim1Val1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2754   .bss.tim1Val2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2761   .bss.tim2Val1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2768   .bss.tim2Val2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2775   .bss.tim3Val1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2782   .bss.tim3Val2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2789   .data.Hall_1:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2798   .data.Hall_2:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2807   .data.Hall_3:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2816   .data.ena:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2825   .data.enb:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2834   .data.enc:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2843   .data.fault:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2851   .data.imuCS:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2859   .data.imuInt:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2867   .data.isDA:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2873   .data.motor_Sleep:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2882   .data.proxi:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2890   .data.retDA:00000000 $d
C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s:2896   .data.txen:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Start_DMA
HAL_TIM_ReadCapturedValue
memset
HAL_ADC_ConfigChannel
HAL_ADC_Start
HAL_ADC_PollForConversion
HAL_ADC_GetValue
HAL_ADC_Stop
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_TIM_IC_Init
HAL_TIM_IC_ConfigChannel
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MOTOR_init
ARM GAS  C:\Users\LDegr\AppData\Local\Temp\ccGEju1J.s 			page 90


readHalls
MOTOR_SVPWMtask
