
;; Function main (main, funcdef_no=2, decl_uid=2621, cgraph_uid=2, symbol_order=2)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 4 count 5 (    1)
Building IRA IR
verify found no changes in insn with uid = 13.
verify found no changes in insn with uid = 17.
verify found no changes in insn with uid = 26.
verify found no changes in insn with uid = 34.
verify found no changes in insn with uid = 42.
verify found no changes in insn with uid = 55.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r108: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a5 (r108,l0) best CREG, allocno GENERAL_REGS
    r106: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r106,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r105: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r105,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r104: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r104,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r103: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a15 (r103,l0) best AREG, allocno GENERAL_REGS
    r102: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a18 (r102,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r101: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a20 (r101,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r100: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r100,l0) best AREG, allocno GENERAL_REGS
    r99: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a19 (r99,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r98: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r98,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r97: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r97,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r96: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r96,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r95: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r95,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r94: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r94,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r93: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a8 (r93,l0) best AREG, allocno GENERAL_REGS
    r92: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r92,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r91: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r91,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r90: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a9 (r90,l0) best AREG, allocno GENERAL_REGS
    r89: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r89,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r88: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r88,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r87: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r87,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r100,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:4
  a1(r98,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:4
  a2(r97,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:8
  a3(r96,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:7
  a4(r106,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:7
  a5(r108,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:25
  a6(r95,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:7
  a7(r94,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:6
  a8(r93,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:4
  a9(r90,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:4
  a10(r92,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:8
  a11(r91,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:7
  a12(r105,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:7
  a13(r89,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:8
  a14(r104,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:8
  a15(r103,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:5
  a16(r88,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:8
  a17(r87,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:7
  a18(r102,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:7
  a19(r99,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:8
  a20(r101,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 Q_REGS:0 NON_Q_REGS:0 GENERAL_REGS:0 MEM:8

   Insn 65(l0): point = 0
   Insn 64(l0): point = 2
   Insn 60(l0): point = 4
   Insn 57(l0): point = 6
   Insn 56(l0): point = 8
   Insn 55(l0): point = 10
   Insn 54(l0): point = 12
   Insn 53(l0): point = 14
   Insn 52(l0): point = 16
   Insn 51(l0): point = 18
   Insn 50(l0): point = 20
   Insn 49(l0): point = 22
   Insn 48(l0): point = 24
   Insn 47(l0): point = 26
   Insn 46(l0): point = 28
   Insn 45(l0): point = 30
   Insn 44(l0): point = 32
   Insn 43(l0): point = 34
   Insn 42(l0): point = 36
   Insn 41(l0): point = 38
   Insn 40(l0): point = 40
   Insn 39(l0): point = 42
   Insn 38(l0): point = 44
   Insn 37(l0): point = 46
   Insn 36(l0): point = 48
   Insn 35(l0): point = 50
   Insn 34(l0): point = 52
   Insn 33(l0): point = 54
   Insn 32(l0): point = 56
   Insn 31(l0): point = 58
   Insn 30(l0): point = 60
   Insn 29(l0): point = 62
   Insn 28(l0): point = 64
   Insn 27(l0): point = 66
   Insn 26(l0): point = 68
   Insn 25(l0): point = 70
   Insn 24(l0): point = 72
   Insn 23(l0): point = 74
   Insn 22(l0): point = 76
   Insn 21(l0): point = 78
   Insn 17(l0): point = 81
   Insn 16(l0): point = 83
   Insn 15(l0): point = 85
   Insn 14(l0): point = 87
   Insn 13(l0): point = 89
   Insn 12(l0): point = 91
   Insn 11(l0): point = 93
   Insn 10(l0): point = 95
   Insn 9(l0): point = 97
   Insn 8(l0): point = 99
   Insn 6(l0): point = 102
   Insn 5(l0): point = 104
   Insn 67(l0): point = 106
 a0(r100): [3..4]
 a1(r98): [5..6]
 a2(r97): [15..20]
 a3(r96): [21..22]
 a4(r106): [23..24]
 a5(r108): [100..106] [25..80]
 a6(r95): [27..28]
 a7(r94): [29..30]
 a8(r93): [31..32]
 a9(r90): [31..48]
 a10(r92): [39..42]
 a11(r91): [43..44]
 a12(r105): [45..46]
 a13(r89): [55..58]
 a14(r104): [59..60]
 a15(r103): [63..64]
 a16(r88): [71..74]
 a17(r87): [75..76]
 a18(r102): [77..78]
 a19(r99): [94..97]
 a20(r101): [98..99]
Compressing live ranges: from 109 to 40 - 36%
Ranges after the compression:
 a0(r100): [0..1]
 a1(r98): [2..3]
 a2(r97): [4..5]
 a3(r96): [6..7]
 a4(r106): [8..9]
 a5(r108): [38..39] [10..33]
 a6(r95): [10..11]
 a7(r94): [12..13]
 a8(r93): [14..15]
 a9(r90): [14..21]
 a10(r92): [16..17]
 a11(r91): [18..19]
 a12(r105): [20..21]
 a13(r89): [22..23]
 a14(r104): [24..25]
 a15(r103): [26..27]
 a16(r88): [28..29]
 a17(r87): [30..31]
 a18(r102): [32..33]
 a19(r99): [34..35]
 a20(r101): [36..37]
  regions=1, blocks=5, points=40
    allocnos=21 (big 0), copies=0, conflicts=0, ranges=22
Disposition:
   17:r87  l0     0   16:r88  l0     0   13:r89  l0     0    9:r90  l0     4
   11:r91  l0     0   10:r92  l0     0    8:r93  l0     0    7:r94  l0     0
    6:r95  l0     0    3:r96  l0     0    2:r97  l0     0    1:r98  l0     0
   19:r99  l0     0    0:r100 l0     0   20:r101 l0     0   18:r102 l0     0
   15:r103 l0     0   14:r104 l0     0   12:r105 l0     0    4:r106 l0     0
    5:r108 l0     3
+++Costs: overall -5, reg -5, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


main

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 6[bp] 7[sp] 17[flags]
;;  ref usage 	r0={8d,5u} r1={7d} r2={7d,1u} r6={1d,4u} r7={21d,41u} r8={6d} r9={6d} r10={6d} r11={6d} r12={6d} r13={6d} r14={6d} r15={6d} r16={1d,3u} r17={24d,1u} r18={6d} r19={6d} r20={1d,8u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r108={1d,6u,2e} 
;;    total ref usage 602{511d,89u,2e} in 53{47 regular + 6 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 0, next block 3, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 108
(note 3 1 67 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 67 3 2 2 (set (reg:SI 108)
        (reg:SI 2 cx)) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_CFA_SET_VDRAP (reg:SI 108)
            (nil))))
(note 2 67 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c:SI (reg:SI 108) [0 argc+0 S4 A32])
            (const_int 2 [0x2]))) getenv.c:6 7 {*cmpsi_1}
     (nil))
(jump_insn 6 5 7 2 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) getenv.c:6 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil))
 -> 19)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 108

;; basic block 3, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 2, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 108
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 99 101
(note 7 6 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 8 7 9 3 (set (reg/f:SI 101)
        (mem/f/c:SI (plus:SI (reg:SI 108)
                (const_int 4 [0x4])) [0 argv+0 S4 A32])) getenv.c:7 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 108)
        (nil)))
(insn 9 8 10 3 (set (reg/f:SI 99 [ D.2643 ])
        (mem/f:SI (reg/f:SI 101) [0 *argv_2(D)+0 S4 A32])) getenv.c:7 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 101)
        (nil)))
(insn 10 9 11 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) getenv.c:7 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
            (nil))))
(insn 11 10 12 3 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A32])
        (reg/f:SI 99 [ D.2643 ])) getenv.c:7 66 {*pushsi2}
     (expr_list:REG_DEAD (reg/f:SI 99 [ D.2643 ])
        (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
            (nil))))
(insn 12 11 13 3 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC0") [flags 0x2]  <var_decl 0x7ffff6846b40 *.LC0>)) getenv.c:7 66 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 13 12 14 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x7ffff670cca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 16 [0x10]))) getenv.c:7 668 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (nil))
(insn 14 13 15 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) getenv.c:7 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 15 14 16 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) getenv.c:8 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
            (nil))))
(insn 16 15 17 3 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A32])
        (const_int 0 [0])) getenv.c:8 66 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 17 16 18 3 (call (mem:QI (symbol_ref:SI ("exit") [flags 0x41]  <function_decl 0x7ffff6724000 exit>) [0 __builtin_exit S1 A8])
        (const_int 16 [0x10])) getenv.c:8 659 {*call}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]

(barrier 18 17 19)
;; basic block 4, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 3, next block 1, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 108
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 108
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 88 89 90 91 92 93 94 95 96 97 98 100 102 103 104 105 106
(code_label 19 18 20 4 2 "" [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 4 (set (reg/f:SI 102)
        (mem/f/c:SI (plus:SI (reg:SI 108)
                (const_int 4 [0x4])) [0 argv+0 S4 A32])) getenv.c:10 90 {*movsi_internal}
     (nil))
(insn 22 21 23 4 (parallel [
            (set (reg/f:SI 87 [ D.2642 ])
                (plus:SI (reg/f:SI 102)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) getenv.c:10 217 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 102)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (plus:SI (reg:SI 108)
                            (const_int 4 [0x4])) [0 argv+0 S4 A32])
                    (const_int 4 [0x4]))
                (nil)))))
(insn 23 22 24 4 (set (reg/f:SI 88 [ D.2643 ])
        (mem/f:SI (reg/f:SI 87 [ D.2642 ]) [0 *_3+0 S4 A32])) getenv.c:10 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 87 [ D.2642 ])
        (nil)))
(insn 24 23 25 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) getenv.c:10 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
            (nil))))
(insn 25 24 26 4 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A32])
        (reg/f:SI 88 [ D.2643 ])) getenv.c:10 66 {*pushsi2}
     (expr_list:REG_DEAD (reg/f:SI 88 [ D.2643 ])
        (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
            (nil))))
(call_insn 26 25 27 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getenv") [flags 0x41]  <function_decl 0x7ffff6815360 getenv>) [0 getenv S1 A8])
            (const_int 16 [0x10]))) getenv.c:10 668 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 27 26 28 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) getenv.c:10 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 28 27 29 4 (set (reg:SI 103)
        (reg:SI 0 ax)) getenv.c:10 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 29 28 30 4 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 ptr+0 S4 A32])
        (reg:SI 103)) getenv.c:10 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 103)
        (nil)))
(insn 30 29 31 4 (set (reg/f:SI 104)
        (mem/f/c:SI (plus:SI (reg:SI 108)
                (const_int 4 [0x4])) [0 argv+0 S4 A32])) getenv.c:11 90 {*movsi_internal}
     (nil))
(insn 31 30 32 4 (set (reg/f:SI 89 [ D.2643 ])
        (mem/f:SI (reg/f:SI 104) [0 *argv_2(D)+0 S4 A32])) getenv.c:11 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 104)
        (nil)))
(insn 32 31 33 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) getenv.c:11 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
            (nil))))
(insn 33 32 34 4 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A32])
        (reg/f:SI 89 [ D.2643 ])) getenv.c:11 66 {*pushsi2}
     (expr_list:REG_DEAD (reg/f:SI 89 [ D.2643 ])
        (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
            (nil))))
(call_insn/i 34 33 35 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("strlen") [flags 0x41]  <function_decl 0x7ffff6706948 strlen>) [0 __builtin_strlen S1 A8])
            (const_int 16 [0x10]))) getenv.c:11 668 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 35 34 36 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) getenv.c:11 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 36 35 37 4 (set (reg:SI 90 [ D.2644 ])
        (reg:SI 0 ax)) getenv.c:11 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 37 36 38 4 (set (reg/f:SI 105)
        (mem/f/c:SI (plus:SI (reg:SI 108)
                (const_int 4 [0x4])) [0 argv+0 S4 A32])) getenv.c:11 90 {*movsi_internal}
     (nil))
(insn 38 37 39 4 (parallel [
            (set (reg/f:SI 91 [ D.2642 ])
                (plus:SI (reg/f:SI 105)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) getenv.c:11 217 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 105)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (plus:SI (reg:SI 108)
                            (const_int 4 [0x4])) [0 argv+0 S4 A32])
                    (const_int 8 [0x8]))
                (nil)))))
(insn 39 38 40 4 (set (reg/f:SI 92 [ D.2643 ])
        (mem/f:SI (reg/f:SI 91 [ D.2642 ]) [0 *_10+0 S4 A32])) getenv.c:11 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 91 [ D.2642 ])
        (nil)))
(insn 40 39 41 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) getenv.c:11 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
            (nil))))
(insn 41 40 42 4 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A32])
        (reg/f:SI 92 [ D.2643 ])) getenv.c:11 66 {*pushsi2}
     (expr_list:REG_DEAD (reg/f:SI 92 [ D.2643 ])
        (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
            (nil))))
(call_insn/i 42 41 43 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("strlen") [flags 0x41]  <function_decl 0x7ffff6706948 strlen>) [0 __builtin_strlen S1 A8])
            (const_int 16 [0x10]))) getenv.c:11 668 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (nil))
(insn 43 42 44 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) getenv.c:11 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 44 43 45 4 (set (reg:SI 93 [ D.2644 ])
        (reg:SI 0 ax)) getenv.c:11 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 45 44 46 4 (parallel [
            (set (reg:SI 94 [ D.2644 ])
                (minus:SI (reg:SI 90 [ D.2644 ])
                    (reg:SI 93 [ D.2644 ])))
            (clobber (reg:CC 17 flags))
        ]) getenv.c:11 260 {*subsi_1}
     (expr_list:REG_DEAD (reg:SI 93 [ D.2644 ])
        (expr_list:REG_DEAD (reg:SI 90 [ D.2644 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 46 45 47 4 (parallel [
            (set (reg:SI 95 [ D.2644 ])
                (ashift:SI (reg:SI 94 [ D.2644 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) getenv.c:11 511 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 94 [ D.2644 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 47 46 48 4 (parallel [
            (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                        (const_int -4 [0xfffffffffffffffc])) [0 ptr+0 S4 A32])
                (plus:SI (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -4 [0xfffffffffffffffc])) [0 ptr+0 S4 A32])
                    (reg:SI 95 [ D.2644 ])))
            (clobber (reg:CC 17 flags))
        ]) getenv.c:11 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 95 [ D.2644 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 48 47 49 4 (set (reg/f:SI 106)
        (mem/f/c:SI (plus:SI (reg:SI 108)
                (const_int 4 [0x4])) [0 argv+0 S4 A32])) getenv.c:12 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 108)
        (nil)))
(insn 49 48 50 4 (parallel [
            (set (reg/f:SI 96 [ D.2642 ])
                (plus:SI (reg/f:SI 106)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) getenv.c:12 217 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 106)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 50 49 51 4 (set (reg/f:SI 97 [ D.2643 ])
        (mem/f:SI (reg/f:SI 96 [ D.2642 ]) [0 *_16+0 S4 A32])) getenv.c:12 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 96 [ D.2642 ])
        (nil)))
(insn 51 50 52 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) getenv.c:12 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 4 [0x4])
            (nil))))
(insn 52 51 53 4 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A32])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 ptr+0 S4 A32])) getenv.c:12 66 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 53 52 54 4 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A32])
        (reg/f:SI 97 [ D.2643 ])) getenv.c:12 66 {*pushsi2}
     (expr_list:REG_DEAD (reg/f:SI 97 [ D.2643 ])
        (expr_list:REG_ARGS_SIZE (const_int 12 [0xc])
            (nil))))
(insn 54 53 55 4 (set (mem/f:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A32])
        (symbol_ref/f:SI ("*.LC1") [flags 0x2]  <var_decl 0x7ffff6846bd0 *.LC1>)) getenv.c:12 66 {*pushsi2}
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(call_insn 55 54 56 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0x7ffff670cca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 16 [0x10]))) getenv.c:12 668 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (nil))
(insn 56 55 57 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) getenv.c:12 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
(insn 57 56 60 4 (set (reg:SI 98 [ D.2645 ])
        (const_int 0 [0])) <built-in>:0 90 {*movsi_internal}
     (nil))
(insn 60 57 64 4 (set (reg:SI 100 [ <retval> ])
        (reg:SI 98 [ D.2645 ])) <built-in>:0 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 98 [ D.2645 ])
        (nil)))
(insn 64 60 65 4 (set (reg/i:SI 0 ax)
        (reg:SI 100 [ <retval> ])) getenv.c:13 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 100 [ <retval> ])
        (nil)))
(insn 65 64 0 4 (use (reg/i:SI 0 ax)) getenv.c:13 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

