=====
SETUP
4.455
12.982
17.436
clk_ibuf
0.000
4.230
clk_counter_10_s0
7.471
7.703
n771_s12
8.389
8.944
Tx_State.Stop_T_s9
9.366
9.921
Tx_State.Stop_T_s7
10.504
11.059
n799_s11
11.882
12.431
n799_s10
12.433
12.982
Tx_State.Data_T_s0
12.982
=====
SETUP
4.623
12.813
17.436
clk_ibuf
0.000
4.230
clk_counter_10_s0
7.471
7.703
n771_s12
8.389
8.944
Tx_State.Stop_T_s9
9.366
9.921
Tx_State.Stop_T_s7
10.504
11.059
Tx_State.Stop_T_s6
11.722
12.271
Tx_State.Tx_Debounce_s2
12.813
=====
SETUP
4.648
12.788
17.436
clk_ibuf
0.000
4.230
clk_counter_27_s0
7.471
7.703
n797_s16
8.122
8.575
n961_s3
9.235
9.688
n961_s1
10.094
10.465
Bit_counter_2_s5
11.188
11.737
Bit_counter_2_s4
11.909
12.458
Bit_counter_0_s2
12.788
=====
SETUP
4.648
12.788
17.436
clk_ibuf
0.000
4.230
clk_counter_27_s0
7.471
7.703
n797_s16
8.122
8.575
n961_s3
9.235
9.688
n961_s1
10.094
10.465
Bit_counter_2_s5
11.188
11.737
Bit_counter_2_s4
11.909
12.458
Bit_counter_1_s2
12.788
=====
SETUP
4.648
12.788
17.436
clk_ibuf
0.000
4.230
clk_counter_27_s0
7.471
7.703
n797_s16
8.122
8.575
n961_s3
9.235
9.688
n961_s1
10.094
10.465
Bit_counter_2_s5
11.188
11.737
Bit_counter_2_s4
11.909
12.458
Bit_counter_2_s2
12.788
=====
SETUP
4.695
12.741
17.436
clk_ibuf
0.000
4.230
clk_counter_10_s0
7.471
7.703
n771_s12
8.389
8.944
Tx_State.Stop_T_s9
9.366
9.921
Tx_State.Stop_T_s7
10.504
11.059
n774_s14
11.081
11.598
n784_s10
12.279
12.741
clk_counter_0_s0
12.741
=====
SETUP
4.699
12.737
17.436
clk_ibuf
0.000
4.230
clk_counter_27_s0
7.471
7.703
n797_s16
8.122
8.575
n961_s3
9.235
9.688
n961_s1
10.094
10.465
n753_s11
11.050
11.421
n777_s10
12.188
12.737
clk_counter_7_s0
12.737
=====
SETUP
4.701
12.735
17.436
clk_ibuf
0.000
4.230
clk_counter_27_s0
7.471
7.703
n797_s16
8.122
8.575
n961_s3
9.235
9.688
n961_s1
10.094
10.465
n778_s11
10.911
11.466
n779_s10
12.165
12.735
clk_counter_5_s0
12.735
=====
SETUP
4.701
12.735
17.436
clk_ibuf
0.000
4.230
clk_counter_27_s0
7.471
7.703
n797_s16
8.122
8.575
n961_s3
9.235
9.688
n961_s1
10.094
10.465
n778_s11
10.911
11.466
n778_s10
12.165
12.735
clk_counter_6_s0
12.735
=====
SETUP
4.760
12.677
17.436
clk_ibuf
0.000
4.230
clk_counter_10_s0
7.471
7.703
n771_s12
8.389
8.944
Tx_State.Stop_T_s9
9.366
9.921
Tx_State.Stop_T_s7
10.504
11.059
n774_s14
11.081
11.598
n774_s10
12.107
12.677
clk_counter_10_s0
12.677
=====
SETUP
4.763
12.673
17.436
clk_ibuf
0.000
4.230
clk_counter_10_s0
7.471
7.703
n771_s12
8.389
8.944
Tx_State.Stop_T_s9
9.366
9.921
n761_s13
10.504
11.053
n761_s16
11.197
11.650
n762_s10
12.103
12.673
clk_counter_22_s0
12.673
=====
SETUP
4.777
12.659
17.436
clk_ibuf
0.000
4.230
clk_counter_27_s0
7.471
7.703
n797_s16
8.122
8.575
n961_s3
9.235
9.688
n961_s1
10.094
10.465
n753_s11
11.050
11.421
n756_s10
12.089
12.659
clk_counter_28_s0
12.659
=====
SETUP
4.778
12.658
17.436
clk_ibuf
0.000
4.230
clk_counter_10_s0
7.471
7.703
n771_s12
8.389
8.944
Tx_State.Stop_T_s9
9.366
9.921
n761_s13
10.504
11.053
n761_s16
11.197
11.650
n768_s10
12.109
12.658
clk_counter_16_s0
12.658
=====
SETUP
4.778
12.658
17.436
clk_ibuf
0.000
4.230
clk_counter_10_s0
7.471
7.703
n771_s12
8.389
8.944
Tx_State.Stop_T_s9
9.366
9.921
n761_s13
10.504
11.053
n761_s16
11.197
11.650
n767_s10
12.109
12.658
clk_counter_17_s0
12.658
=====
SETUP
4.787
12.649
17.436
clk_ibuf
0.000
4.230
clk_counter_10_s0
7.471
7.703
n771_s12
8.389
8.944
Tx_State.Stop_T_s9
9.366
9.921
n761_s13
10.504
11.053
n761_s16
11.197
11.650
n770_s10
12.100
12.649
clk_counter_14_s0
12.649
=====
SETUP
4.787
12.649
17.436
clk_ibuf
0.000
4.230
clk_counter_10_s0
7.471
7.703
n771_s12
8.389
8.944
Tx_State.Stop_T_s9
9.366
9.921
n761_s13
10.504
11.053
n761_s16
11.197
11.650
n769_s10
12.100
12.649
clk_counter_15_s0
12.649
=====
SETUP
4.789
12.647
17.436
clk_ibuf
0.000
4.230
clk_counter_10_s0
7.471
7.703
n771_s12
8.389
8.944
Tx_State.Stop_T_s9
9.366
9.921
Tx_State.Stop_T_s7
10.504
11.059
n798_s12
11.722
12.184
n798_s10
12.185
12.647
Tx_State.START_T_s0
12.647
=====
SETUP
4.793
12.643
17.436
clk_ibuf
0.000
4.230
clk_counter_10_s0
7.471
7.703
n771_s12
8.389
8.944
Tx_State.Stop_T_s9
9.366
9.921
n761_s13
10.504
11.053
n761_s16
11.197
11.650
n772_s10
12.094
12.643
clk_counter_12_s0
12.643
=====
SETUP
4.835
12.601
17.436
clk_ibuf
0.000
4.230
clk_counter_10_s0
7.471
7.703
n771_s12
8.389
8.944
Tx_State.Stop_T_s9
9.366
9.921
Tx_State.Stop_T_s7
10.504
11.059
Tx_State.Stop_T_s6
11.722
12.271
Tx_State.IDLE_T_s3
12.601
=====
SETUP
4.837
12.599
17.436
clk_ibuf
0.000
4.230
clk_counter_27_s0
7.471
7.703
n797_s16
8.122
8.575
n961_s3
9.235
9.688
Tx_State.Stop_T_s11
10.381
10.843
Tx_State.Stop_T_s15
10.846
11.299
byte_counter_2_s4
11.716
12.265
byte_counter_0_s2
12.599
=====
SETUP
4.837
12.599
17.436
clk_ibuf
0.000
4.230
clk_counter_27_s0
7.471
7.703
n797_s16
8.122
8.575
n961_s3
9.235
9.688
Tx_State.Stop_T_s11
10.381
10.843
Tx_State.Stop_T_s15
10.846
11.299
byte_counter_2_s4
11.716
12.265
byte_counter_1_s2
12.599
=====
SETUP
4.837
12.599
17.436
clk_ibuf
0.000
4.230
clk_counter_27_s0
7.471
7.703
n797_s16
8.122
8.575
n961_s3
9.235
9.688
Tx_State.Stop_T_s11
10.381
10.843
Tx_State.Stop_T_s15
10.846
11.299
byte_counter_2_s4
11.716
12.265
byte_counter_2_s2
12.599
=====
SETUP
4.842
12.594
17.436
clk_ibuf
0.000
4.230
clk_counter_10_s0
7.471
7.703
n771_s12
8.389
8.944
Tx_State.Stop_T_s9
9.366
9.921
Tx_State.Stop_T_s7
10.504
11.059
n774_s14
11.081
11.598
n781_s10
12.024
12.594
clk_counter_3_s0
12.594
=====
SETUP
4.868
12.569
17.436
clk_ibuf
0.000
4.230
clk_counter_10_s0
7.471
7.703
n771_s12
8.389
8.944
Tx_State.Stop_T_s9
9.366
9.921
Tx_State.Stop_T_s7
10.504
11.059
n774_s14
11.081
11.598
n775_s10
12.107
12.569
clk_counter_9_s0
12.569
=====
SETUP
4.883
12.554
17.436
clk_ibuf
0.000
4.230
clk_counter_27_s0
7.471
7.703
n797_s16
8.122
8.575
n961_s3
9.235
9.688
n961_s1
10.094
10.465
n753_s11
11.050
11.421
n771_s10
12.092
12.554
clk_counter_13_s0
12.554
=====
HOLD
0.425
5.754
5.328
clk_ibuf
0.000
3.126
counter_9_s1
5.317
5.519
n205_s10
5.522
5.754
counter_9_s1
5.754
=====
HOLD
0.425
5.754
5.328
clk_ibuf
0.000
3.126
counter_11_s1
5.317
5.519
n203_s10
5.522
5.754
counter_11_s1
5.754
=====
HOLD
0.427
5.755
5.328
clk_ibuf
0.000
3.126
byte_counter_0_s2
5.317
5.519
n796_s8
5.523
5.755
byte_counter_0_s2
5.755
=====
HOLD
0.427
5.755
5.328
clk_ibuf
0.000
3.126
bit_index_0_s1
5.317
5.519
n224_s8
5.523
5.755
bit_index_0_s1
5.755
=====
HOLD
0.427
5.755
5.328
clk_ibuf
0.000
3.126
counter_1_s1
5.317
5.519
n213_s10
5.523
5.755
counter_1_s1
5.755
=====
HOLD
0.427
5.755
5.328
clk_ibuf
0.000
3.126
counter_2_s1
5.317
5.519
n212_s10
5.523
5.755
counter_2_s1
5.755
=====
HOLD
0.427
5.755
5.328
clk_ibuf
0.000
3.126
counter_3_s1
5.317
5.519
n211_s10
5.523
5.755
counter_3_s1
5.755
=====
HOLD
0.427
5.755
5.328
clk_ibuf
0.000
3.126
counter_13_s1
5.317
5.519
n201_s10
5.523
5.755
counter_13_s1
5.755
=====
HOLD
0.427
5.755
5.328
clk_ibuf
0.000
3.126
clk_counter_7_s0
5.317
5.519
n777_s10
5.523
5.755
clk_counter_7_s0
5.755
=====
HOLD
0.427
5.755
5.328
clk_ibuf
0.000
3.126
clk_counter_8_s0
5.317
5.519
n776_s10
5.523
5.755
clk_counter_8_s0
5.755
=====
HOLD
0.427
5.755
5.328
clk_ibuf
0.000
3.126
clk_counter_12_s0
5.317
5.519
n772_s10
5.523
5.755
clk_counter_12_s0
5.755
=====
HOLD
0.427
5.755
5.328
clk_ibuf
0.000
3.126
clk_counter_16_s0
5.317
5.519
n768_s10
5.523
5.755
clk_counter_16_s0
5.755
=====
HOLD
0.427
5.755
5.328
clk_ibuf
0.000
3.126
clk_counter_20_s0
5.317
5.519
n764_s10
5.523
5.755
clk_counter_20_s0
5.755
=====
HOLD
0.427
5.755
5.328
clk_ibuf
0.000
3.126
clk_counter_22_s0
5.317
5.519
n762_s10
5.523
5.755
clk_counter_22_s0
5.755
=====
HOLD
0.427
5.755
5.328
clk_ibuf
0.000
3.126
clk_counter_27_s0
5.317
5.519
n757_s10
5.523
5.755
clk_counter_27_s0
5.755
=====
HOLD
0.427
5.755
5.328
clk_ibuf
0.000
3.126
clk_counter_32_s0
5.317
5.519
n752_s10
5.523
5.755
clk_counter_32_s0
5.755
=====
HOLD
0.428
5.756
5.328
clk_ibuf
0.000
3.126
byte_counter_1_s2
5.317
5.519
n794_s8
5.524
5.756
byte_counter_1_s2
5.756
=====
HOLD
0.428
5.756
5.328
clk_ibuf
0.000
3.126
counter_7_s1
5.317
5.519
n207_s10
5.524
5.756
counter_7_s1
5.756
=====
HOLD
0.428
5.756
5.328
clk_ibuf
0.000
3.126
clk_counter_4_s0
5.317
5.519
n780_s10
5.524
5.756
clk_counter_4_s0
5.756
=====
HOLD
0.428
5.756
5.328
clk_ibuf
0.000
3.126
clk_counter_6_s0
5.317
5.519
n778_s10
5.524
5.756
clk_counter_6_s0
5.756
=====
HOLD
0.428
5.756
5.328
clk_ibuf
0.000
3.126
clk_counter_18_s0
5.317
5.519
n766_s10
5.524
5.756
clk_counter_18_s0
5.756
=====
HOLD
0.429
5.757
5.328
clk_ibuf
0.000
3.126
Bit_counter_0_s2
5.317
5.519
n790_s13
5.525
5.757
Bit_counter_0_s2
5.757
=====
HOLD
0.429
5.757
5.328
clk_ibuf
0.000
3.126
bit_index_3_s1
5.317
5.519
n218_s10
5.525
5.757
bit_index_3_s1
5.757
=====
HOLD
0.429
5.757
5.328
clk_ibuf
0.000
3.126
counter_4_s1
5.317
5.519
n210_s10
5.525
5.757
counter_4_s1
5.757
=====
HOLD
0.429
5.757
5.328
clk_ibuf
0.000
3.126
clk_counter_1_s0
5.317
5.519
n783_s10
5.525
5.757
clk_counter_1_s0
5.757
