{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1538457841119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1538457841120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 02 13:24:00 2018 " "Processing started: Tue Oct 02 13:24:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1538457841120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1538457841120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ex_mult -c ex_mult " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ex_mult -c ex_mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1538457841120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1538457841381 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ex_mult EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"ex_mult\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1538457841463 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1538457841545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1538457841546 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1538457841546 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1538457842475 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1538457843508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1538457843508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1538457843508 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1538457843508 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 212 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1538457843572 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 214 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1538457843572 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 216 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1538457843572 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 218 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1538457843572 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 220 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1538457843572 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1538457843572 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1538457843611 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { rst_n } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 3 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 74 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[0\] " "Pin out_rslt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[0] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 41 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[1\] " "Pin out_rslt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[1] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 42 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[2\] " "Pin out_rslt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[2] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 43 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[3\] " "Pin out_rslt\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[3] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 44 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[4\] " "Pin out_rslt\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[4] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 45 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[5\] " "Pin out_rslt\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[5] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 46 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[6\] " "Pin out_rslt\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[6] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 47 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[7\] " "Pin out_rslt\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[7] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 48 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[8\] " "Pin out_rslt\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[8] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 49 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[9\] " "Pin out_rslt\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[9] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 50 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[10\] " "Pin out_rslt\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[10] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 51 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[11\] " "Pin out_rslt\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[11] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 52 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[12\] " "Pin out_rslt\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[12] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 53 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[13\] " "Pin out_rslt\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[13] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 54 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[14\] " "Pin out_rslt\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[14] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 55 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[15\] " "Pin out_rslt\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[15] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 56 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[16\] " "Pin out_rslt\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[16] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 57 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[17\] " "Pin out_rslt\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[17] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 58 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[18\] " "Pin out_rslt\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[18] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 59 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[19\] " "Pin out_rslt\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[19] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 60 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[20\] " "Pin out_rslt\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[20] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 61 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[21\] " "Pin out_rslt\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[21] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 62 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[22\] " "Pin out_rslt\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[22] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 63 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[23\] " "Pin out_rslt\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[23] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 64 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[24\] " "Pin out_rslt\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[24] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 65 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[25\] " "Pin out_rslt\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[25] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 66 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[26\] " "Pin out_rslt\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[26] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 67 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[27\] " "Pin out_rslt\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[27] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 68 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[28\] " "Pin out_rslt\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[28] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 69 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[29\] " "Pin out_rslt\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[29] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 70 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[30\] " "Pin out_rslt\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[30] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 71 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_rslt\[31\] " "Pin out_rslt\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { out_rslt[31] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 7 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_rslt[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 72 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sclk " "Pin sclk not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { sclk } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 2 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 73 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_a\[0\] " "Pin in_a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_a[0] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 4 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 9 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_a\[1\] " "Pin in_a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_a[1] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 4 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 10 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_a\[2\] " "Pin in_a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_a[2] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 4 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 11 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_a\[3\] " "Pin in_a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_a[3] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 4 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 12 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_a\[4\] " "Pin in_a\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_a[4] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 4 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 13 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_a\[5\] " "Pin in_a\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_a[5] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 4 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 14 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_a\[6\] " "Pin in_a\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_a[6] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 4 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 15 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_a\[7\] " "Pin in_a\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_a[7] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 4 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 16 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_a\[8\] " "Pin in_a\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_a[8] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 4 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 17 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_a\[9\] " "Pin in_a\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_a[9] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 4 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 18 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_a\[10\] " "Pin in_a\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_a[10] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 4 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 19 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_a\[11\] " "Pin in_a\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_a[11] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 4 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 20 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_a\[12\] " "Pin in_a\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_a[12] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 4 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 21 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_a\[13\] " "Pin in_a\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_a[13] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 4 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 22 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_a\[14\] " "Pin in_a\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_a[14] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 4 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 23 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_a\[15\] " "Pin in_a\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_a[15] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 4 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 24 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_b\[0\] " "Pin in_b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_b[0] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 5 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 25 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_b\[1\] " "Pin in_b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_b[1] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 5 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 26 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_b\[2\] " "Pin in_b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_b[2] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 5 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 27 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_b\[3\] " "Pin in_b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_b[3] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 5 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 28 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_b\[4\] " "Pin in_b\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_b[4] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 5 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 29 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_b\[5\] " "Pin in_b\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_b[5] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 5 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 30 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_b\[6\] " "Pin in_b\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_b[6] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 5 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 31 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_b\[7\] " "Pin in_b\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_b[7] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 5 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 32 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_b\[8\] " "Pin in_b\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_b[8] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 5 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_b[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 33 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_b\[9\] " "Pin in_b\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_b[9] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 5 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_b[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 34 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_b\[10\] " "Pin in_b\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_b[10] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 5 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_b[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 35 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_b\[11\] " "Pin in_b\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_b[11] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 5 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_b[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 36 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_b\[12\] " "Pin in_b\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_b[12] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 5 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_b[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 37 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_b\[13\] " "Pin in_b\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_b[13] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 5 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_b[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 38 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_b\[14\] " "Pin in_b\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_b[14] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 5 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_b[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 39 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_b\[15\] " "Pin in_b\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { in_b[15] } } } { "../design/ex_mult.v" "" { Text "F:/SourceCode/FPGA/ex_12/design/ex_mult.v" 5 0 0 } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_b[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 0 { 0 ""} 0 40 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1538457844481 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1538457844481 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex_mult.sdc " "Synopsys Design Constraints File file not found: 'ex_mult.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1538457845011 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1538457845029 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1538457845030 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1538457845030 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1538457845031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1538457845885 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1538457845887 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1538457845887 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1538457845888 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1538457845889 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1538457845889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1538457845890 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1538457845890 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1538457845890 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "66 unused 2.5V 34 32 0 " "Number of I/O pins in group: 66 (unused VREF, 2.5V VCCIO, 34 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1538457845894 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1538457845894 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1538457845894 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1538457845895 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1538457845895 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1538457845895 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1538457845895 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1538457845895 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1538457845895 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1538457845895 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1538457845895 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1538457845895 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1538457845895 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1538457846007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1538457847181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1538457847258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1538457847298 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1538457847481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1538457847481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1538457848034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "F:/SourceCode/FPGA/ex_12/altera_project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1538457848816 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1538457848816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1538457848845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1538457848847 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1538457848847 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1538457848847 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1538457848963 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1538457849167 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1538457849236 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1538457849500 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/SourceCode/FPGA/ex_12/altera_project/ex_mult.fit.smsg " "Generated suppressed messages file F:/SourceCode/FPGA/ex_12/altera_project/ex_mult.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1538457850757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "551 " "Peak virtual memory: 551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1538457851811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 02 13:24:11 2018 " "Processing ended: Tue Oct 02 13:24:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1538457851811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1538457851811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1538457851811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1538457851811 ""}
