# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do full_adder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/deco_7.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:30 on Aug 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/deco_7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity deco_7
# -- Compiling architecture deco_7_arch of deco_7
# End time: 23:38:30 on Aug 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:30 on Aug 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_1bit
# -- Compiling architecture adder_1bit_arch of adder_1bit
# End time: 23:38:30 on Aug 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/hex_7_seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:30 on Aug 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/hex_7_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex_7_seg
# -- Compiling architecture hex_7_seg_arch of hex_7_seg
# End time: 23:38:30 on Aug 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/complement_a1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:30 on Aug 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/complement_a1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity complement_a1
# -- Compiling architecture complement_a1_arch of complement_a1
# End time: 23:38:31 on Aug 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:31 on Aug 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test
# -- Compiling architecture test_arch of test
# End time: 23:38:31 on Aug 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_4bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:31 on Aug 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_4bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_4bit
# -- Compiling architecture adder_4bit_arch of adder_4bit
# End time: 23:38:31 on Aug 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/comparator_8bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:31 on Aug 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/comparator_8bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparator_8bit
# -- Compiling architecture comparator_8bit_arch of comparator_8bit
# End time: 23:38:31 on Aug 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/mux_8bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:31 on Aug 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/mux_8bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_8bit
# -- Compiling architecture mux_8bit_arch of mux_8bit
# End time: 23:38:31 on Aug 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/format_7_seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:31 on Aug 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/format_7_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity format_7_seg
# -- Compiling architecture format_7_seg_arch of format_7_seg
# End time: 23:38:31 on Aug 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/num_to_deco_7_seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:31 on Aug 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/num_to_deco_7_seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity num_to_deco_7_seg
# -- Compiling architecture num_to_deco_7_seg_arch of num_to_deco_7_seg
# End time: 23:38:31 on Aug 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_bit_4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:31 on Aug 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_bit_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity negative_bit_4
# -- Compiling architecture negative_bit_4_arch of negative_bit_4
# End time: 23:38:31 on Aug 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_to_positive_view.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:31 on Aug 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_to_positive_view.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity negative_to_positive_view
# -- Compiling architecture negative_to_positive_view_arch of negative_to_positive_view
# End time: 23:38:31 on Aug 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:32 on Aug 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture full_adder_arch of full_adder
# End time: 23:38:32 on Aug 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.test
# vsim work.test 
# Start time: 23:38:34 on Aug 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(test_arch)
# Loading work.full_adder(full_adder_arch)
# Loading work.complement_a1(complement_a1_arch)
# Loading work.adder_4bit(adder_4bit_arch)
# Loading work.adder_1bit(adder_1bit_arch)
# Loading work.comparator_8bit(comparator_8bit_arch)
# Loading work.num_to_deco_7_seg(num_to_deco_7_seg_arch)
# Loading work.format_7_seg(format_7_seg_arch)
# Loading work.negative_to_positive_view(negative_to_positive_view_arch)
# Loading work.negative_bit_4(negative_bit_4_arch)
# Loading work.mux_8bit(mux_8bit_arch)
# Loading work.hex_7_seg(hex_7_seg_arch)
# Loading work.deco_7(deco_7_arch)
add wave -position end  sim:/test/a
add wave -position end  sim:/test/b
add wave -position end  sim:/test/cin
add wave -position end  sim:/test/dataTesting
add wave -position end  sim:/test/display1
add wave -position end  sim:/test/display2
add wave -position end  sim:/test/enable
add wave -position end  sim:/test/sign
run 255 ns
# End time: 23:39:03 on Aug 15,2019, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
