// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Resize_opr_linear_le (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        drows,
        dcols,
        out_stream_V_V_TDATA,
        out_stream_V_V_TVALID,
        out_stream_V_V_TREADY
);

parameter    ap_ST_fsm_state1 = 50'd1;
parameter    ap_ST_fsm_state2 = 50'd2;
parameter    ap_ST_fsm_state3 = 50'd4;
parameter    ap_ST_fsm_state4 = 50'd8;
parameter    ap_ST_fsm_state5 = 50'd16;
parameter    ap_ST_fsm_state6 = 50'd32;
parameter    ap_ST_fsm_state7 = 50'd64;
parameter    ap_ST_fsm_state8 = 50'd128;
parameter    ap_ST_fsm_state9 = 50'd256;
parameter    ap_ST_fsm_state10 = 50'd512;
parameter    ap_ST_fsm_state11 = 50'd1024;
parameter    ap_ST_fsm_state12 = 50'd2048;
parameter    ap_ST_fsm_state13 = 50'd4096;
parameter    ap_ST_fsm_state14 = 50'd8192;
parameter    ap_ST_fsm_state15 = 50'd16384;
parameter    ap_ST_fsm_state16 = 50'd32768;
parameter    ap_ST_fsm_state17 = 50'd65536;
parameter    ap_ST_fsm_state18 = 50'd131072;
parameter    ap_ST_fsm_state19 = 50'd262144;
parameter    ap_ST_fsm_state20 = 50'd524288;
parameter    ap_ST_fsm_state21 = 50'd1048576;
parameter    ap_ST_fsm_state22 = 50'd2097152;
parameter    ap_ST_fsm_state23 = 50'd4194304;
parameter    ap_ST_fsm_state24 = 50'd8388608;
parameter    ap_ST_fsm_state25 = 50'd16777216;
parameter    ap_ST_fsm_state26 = 50'd33554432;
parameter    ap_ST_fsm_state27 = 50'd67108864;
parameter    ap_ST_fsm_state28 = 50'd134217728;
parameter    ap_ST_fsm_state29 = 50'd268435456;
parameter    ap_ST_fsm_state30 = 50'd536870912;
parameter    ap_ST_fsm_state31 = 50'd1073741824;
parameter    ap_ST_fsm_state32 = 50'd2147483648;
parameter    ap_ST_fsm_state33 = 50'd4294967296;
parameter    ap_ST_fsm_state34 = 50'd8589934592;
parameter    ap_ST_fsm_state35 = 50'd17179869184;
parameter    ap_ST_fsm_state36 = 50'd34359738368;
parameter    ap_ST_fsm_state37 = 50'd68719476736;
parameter    ap_ST_fsm_state38 = 50'd137438953472;
parameter    ap_ST_fsm_state39 = 50'd274877906944;
parameter    ap_ST_fsm_state40 = 50'd549755813888;
parameter    ap_ST_fsm_state41 = 50'd1099511627776;
parameter    ap_ST_fsm_state42 = 50'd2199023255552;
parameter    ap_ST_fsm_state43 = 50'd4398046511104;
parameter    ap_ST_fsm_state44 = 50'd8796093022208;
parameter    ap_ST_fsm_state45 = 50'd17592186044416;
parameter    ap_ST_fsm_state46 = 50'd35184372088832;
parameter    ap_ST_fsm_state47 = 50'd70368744177664;
parameter    ap_ST_fsm_state48 = 50'd140737488355328;
parameter    ap_ST_fsm_pp0_stage0 = 50'd281474976710656;
parameter    ap_ST_fsm_state88 = 50'd562949953421312;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
input  [8:0] drows;
input  [9:0] dcols;
output  [7:0] out_stream_V_V_TDATA;
output   out_stream_V_V_TVALID;
input   out_stream_V_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg out_stream_V_V_TVALID;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [49:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter34;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_reg_1849;
reg   [0:0] exitcond_reg_1849_pp0_iter33_reg;
reg   [0:0] col_rd_2_i_reg_1968;
reg   [0:0] row_rd_5_i_reg_1964;
reg   [0:0] or_cond_i_reg_1992;
reg    out_stream_V_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter38;
reg   [0:0] brmerge_demorgan_i_reg_1996;
reg   [0:0] brmerge_demorgan_i_reg_1996_pp0_iter37_reg;
reg   [10:0] p_Val2_9_reg_296;
reg   [10:0] p_Val2_9_reg_296_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state49_pp0_stage0_iter0;
wire    ap_block_state50_pp0_stage0_iter1;
wire    ap_block_state51_pp0_stage0_iter2;
wire    ap_block_state52_pp0_stage0_iter3;
wire    ap_block_state53_pp0_stage0_iter4;
wire    ap_block_state54_pp0_stage0_iter5;
wire    ap_block_state55_pp0_stage0_iter6;
wire    ap_block_state56_pp0_stage0_iter7;
wire    ap_block_state57_pp0_stage0_iter8;
wire    ap_block_state58_pp0_stage0_iter9;
wire    ap_block_state59_pp0_stage0_iter10;
wire    ap_block_state60_pp0_stage0_iter11;
wire    ap_block_state61_pp0_stage0_iter12;
wire    ap_block_state62_pp0_stage0_iter13;
wire    ap_block_state63_pp0_stage0_iter14;
wire    ap_block_state64_pp0_stage0_iter15;
wire    ap_block_state65_pp0_stage0_iter16;
wire    ap_block_state66_pp0_stage0_iter17;
wire    ap_block_state67_pp0_stage0_iter18;
wire    ap_block_state68_pp0_stage0_iter19;
wire    ap_block_state69_pp0_stage0_iter20;
wire    ap_block_state70_pp0_stage0_iter21;
wire    ap_block_state71_pp0_stage0_iter22;
wire    ap_block_state72_pp0_stage0_iter23;
wire    ap_block_state73_pp0_stage0_iter24;
wire    ap_block_state74_pp0_stage0_iter25;
wire    ap_block_state75_pp0_stage0_iter26;
wire    ap_block_state76_pp0_stage0_iter27;
wire    ap_block_state77_pp0_stage0_iter28;
wire    ap_block_state78_pp0_stage0_iter29;
wire    ap_block_state79_pp0_stage0_iter30;
wire    ap_block_state80_pp0_stage0_iter31;
wire    ap_block_state81_pp0_stage0_iter32;
wire    ap_block_state82_pp0_stage0_iter33;
reg    ap_predicate_op461_read_state83;
reg    ap_block_state83_pp0_stage0_iter34;
wire    ap_block_state84_pp0_stage0_iter35;
wire    ap_block_state85_pp0_stage0_iter36;
wire    ap_block_state86_pp0_stage0_iter37;
wire    ap_block_state87_pp0_stage0_iter38;
reg    ap_block_state87_io;
reg    ap_block_pp0_stage0_11001;
reg   [10:0] p_Val2_9_reg_296_pp0_iter2_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter3_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter4_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter5_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter6_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter7_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter8_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter9_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter10_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter11_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter12_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter13_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter14_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter15_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter16_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter17_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter18_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter19_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter20_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter21_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter22_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter23_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter24_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter25_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter26_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter27_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter28_reg;
reg   [10:0] p_Val2_9_reg_296_pp0_iter29_reg;
reg    ap_block_state1;
wire    ap_CS_fsm_state2;
wire  signed [31:0] row_rate_V_fu_412_p1;
reg  signed [31:0] row_rate_V_reg_1738;
wire    ap_CS_fsm_state46;
wire  signed [31:0] col_rate_V_fu_416_p1;
reg  signed [31:0] col_rate_V_reg_1745;
reg   [0:0] tmp_9_reg_1752;
reg   [30:0] p_lshr4_i_reg_1757;
reg   [30:0] p_lshr_f6_i_reg_1762;
reg   [0:0] tmp_12_reg_1767;
reg   [30:0] p_lshr_i_reg_1772;
reg   [30:0] p_lshr_f_i_reg_1777;
wire   [9:0] tmp_V_7_fu_616_p3;
reg   [9:0] tmp_V_7_reg_1782;
wire    ap_CS_fsm_state47;
wire   [10:0] tmp_V_8_fu_638_p3;
reg   [10:0] tmp_V_8_reg_1787;
wire   [0:0] tmp_36_i_fu_646_p2;
reg   [0:0] tmp_36_i_reg_1792;
wire   [0:0] tmp_37_i_fu_651_p2;
reg   [0:0] tmp_37_i_reg_1797;
wire  signed [31:0] tmp_39_cast_i_fu_664_p1;
reg  signed [31:0] tmp_39_cast_i_reg_1804;
wire  signed [31:0] tmp_41_cast_i_fu_676_p1;
reg  signed [31:0] tmp_41_cast_i_reg_1809;
wire   [0:0] exitcond1_fu_684_p2;
wire    ap_CS_fsm_state48;
wire   [9:0] i_fu_689_p2;
reg   [9:0] i_reg_1818;
wire   [31:0] t_V_2_cast_i_fu_703_p1;
reg   [31:0] t_V_2_cast_i_reg_1823;
wire  signed [10:0] tmp_44_i_fu_707_p2;
reg  signed [10:0] tmp_44_i_reg_1828;
wire  signed [15:0] tmp_44_cast_i_fu_713_p1;
reg  signed [15:0] tmp_44_cast_i_reg_1833;
wire   [0:0] tmp_45_i_fu_717_p2;
reg   [0:0] tmp_45_i_reg_1838;
wire   [0:0] row_wr_1_fu_723_p2;
reg   [0:0] row_wr_1_reg_1844;
wire   [0:0] exitcond_fu_729_p2;
reg   [0:0] exitcond_reg_1849_pp0_iter1_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter2_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter3_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter4_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter5_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter6_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter7_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter8_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter9_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter10_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter11_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter12_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter13_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter14_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter15_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter16_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter17_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter18_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter19_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter20_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter21_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter22_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter23_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter24_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter25_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter26_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter27_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter28_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter29_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter30_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter31_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter32_reg;
reg   [0:0] exitcond_reg_1849_pp0_iter34_reg;
wire   [10:0] j_fu_734_p2;
reg   [10:0] j_reg_1853;
reg    ap_enable_reg_pp0_iter0;
wire   [11:0] i_op_assign_1_cast_c_fu_761_p1;
reg   [11:0] i_op_assign_1_cast_c_reg_1863;
reg   [11:0] i_op_assign_1_cast_c_reg_1863_pp0_iter31_reg;
reg   [11:0] i_op_assign_1_cast_c_reg_1863_pp0_iter32_reg;
wire   [10:0] tmp_14_fu_765_p1;
wire   [11:0] tmp_54_i_fu_769_p2;
wire   [11:0] tmp_15_fu_775_p1;
wire   [0:0] tmp_75_i_fu_779_p2;
reg   [0:0] tmp_75_i_reg_1883;
reg   [0:0] tmp_75_i_reg_1883_pp0_iter31_reg;
reg   [0:0] tmp_75_i_reg_1883_pp0_iter32_reg;
wire   [0:0] col_wr_1_fu_785_p2;
reg   [0:0] col_wr_1_reg_1895;
reg   [0:0] col_wr_1_reg_1895_pp0_iter31_reg;
reg   [0:0] col_wr_1_reg_1895_pp0_iter32_reg;
wire   [31:0] tmp_56_i_fu_795_p2;
reg   [31:0] tmp_56_i_reg_1900;
wire   [31:0] tmp_58_i_fu_804_p2;
reg   [31:0] tmp_58_i_reg_1905;
wire  signed [31:0] fy_V_fu_809_p2;
reg  signed [31:0] fy_V_reg_1910;
wire  signed [31:0] fx_V_fu_813_p2;
reg  signed [31:0] fx_V_reg_1915;
wire   [15:0] sx_1_fu_859_p3;
reg   [15:0] sx_1_reg_1920;
wire   [15:0] sy_1_fu_909_p3;
reg   [15:0] sy_1_reg_1927;
wire   [17:0] tmp_65_i_fu_933_p2;
reg   [17:0] tmp_65_i_reg_1934;
reg   [17:0] tmp_65_i_reg_1934_pp0_iter33_reg;
wire   [17:0] tmp_71_i_fu_955_p2;
reg   [17:0] tmp_71_i_reg_1939;
reg   [17:0] tmp_71_i_reg_1939_pp0_iter33_reg;
wire   [0:0] tmp_61_i_fu_996_p2;
reg   [0:0] tmp_61_i_reg_1944;
wire   [0:0] tmp_67_i_fu_1022_p2;
reg   [0:0] tmp_67_i_reg_1949;
wire   [0:0] tmp_73_i_fu_1028_p2;
reg   [0:0] tmp_73_i_reg_1954;
reg   [0:0] tmp_73_i_reg_1954_pp0_iter34_reg;
wire   [0:0] tmp_74_i_fu_1040_p2;
reg   [0:0] tmp_74_i_reg_1959;
reg   [0:0] tmp_74_i_reg_1959_pp0_iter34_reg;
wire   [0:0] row_rd_5_i_fu_1114_p3;
wire   [0:0] col_rd_2_i_fu_1175_p2;
reg   [9:0] k_buf_val_val_0_0_i_s_reg_1972;
reg   [9:0] k_buf_val_val_1_0_i_s_reg_1978;
wire   [0:0] tmp_81_i_fu_1197_p2;
reg   [0:0] tmp_81_i_reg_1984;
wire   [0:0] tmp_82_i_fu_1203_p2;
reg   [0:0] tmp_82_i_reg_1988;
wire   [0:0] or_cond_i_fu_1209_p2;
wire   [0:0] brmerge_demorgan_i_fu_1226_p2;
reg   [0:0] brmerge_demorgan_i_reg_1996_pp0_iter34_reg;
reg   [0:0] brmerge_demorgan_i_reg_1996_pp0_iter35_reg;
reg   [0:0] brmerge_demorgan_i_reg_1996_pp0_iter36_reg;
wire   [19:0] p_Val2_18_fu_1262_p3;
reg   [19:0] p_Val2_18_reg_2000;
wire   [19:0] p_Val2_1_fu_1276_p3;
reg   [19:0] p_Val2_1_reg_2006;
wire  signed [19:0] v1_V_fu_1320_p2;
reg  signed [19:0] v1_V_reg_2012;
wire  signed [19:0] p_Val2_19_fu_1325_p3;
reg  signed [19:0] p_Val2_19_reg_2017;
wire   [19:0] p_Val2_20_fu_1331_p3;
reg   [19:0] p_Val2_20_reg_2022;
wire  signed [27:0] r_V_1_i_fu_1623_p2;
reg  signed [27:0] r_V_1_i_reg_2027;
wire  signed [27:0] r_V_5_i_fu_1629_p2;
reg  signed [27:0] r_V_5_i_reg_2032;
wire  signed [27:0] r_V_9_i_fu_1635_p2;
reg  signed [27:0] r_V_9_i_reg_2037;
wire  signed [27:0] r_V_13_i_fu_1641_p2;
reg  signed [27:0] r_V_13_i_reg_2042;
wire   [47:0] r_V_16_i_fu_1389_p2;
reg   [47:0] r_V_16_i_reg_2047;
wire   [47:0] r_V_17_i_fu_1398_p2;
reg   [47:0] r_V_17_i_reg_2052;
wire   [47:0] r_V_18_i_fu_1407_p2;
reg   [47:0] r_V_18_i_reg_2057;
wire   [47:0] r_V_19_i_fu_1416_p2;
reg   [47:0] r_V_19_i_reg_2063;
wire   [48:0] tmp_s_fu_1442_p2;
reg   [48:0] tmp_s_reg_2069;
reg   [0:0] p_Result_5_reg_2074;
reg   [7:0] p_Val2_21_reg_2081;
reg   [0:0] tmp_27_reg_2086;
reg   [3:0] p_Result_2_i_i_i_reg_2091;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter35;
reg    ap_condition_pp0_exit_iter34_state83;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
wire   [9:0] k_buf_val_val_0_0_i_address0;
reg    k_buf_val_val_0_0_i_ce0;
wire   [7:0] k_buf_val_val_0_0_i_q0;
wire   [9:0] k_buf_val_val_0_0_i_address1;
reg    k_buf_val_val_0_0_i_ce1;
reg    k_buf_val_val_0_0_i_we1;
reg   [7:0] k_buf_val_val_0_0_i_d1;
wire   [9:0] k_buf_val_val_1_0_i_address0;
reg    k_buf_val_val_1_0_i_ce0;
wire   [7:0] k_buf_val_val_1_0_i_q0;
wire   [9:0] k_buf_val_val_1_0_i_address1;
reg    k_buf_val_val_1_0_i_ce1;
reg    k_buf_val_val_1_0_i_we1;
reg   [9:0] p_Val2_8_reg_285;
wire    ap_CS_fsm_state88;
reg   [10:0] ap_phi_mux_p_Val2_9_phi_fu_300_p4;
wire   [10:0] ap_phi_reg_pp0_iter0_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter1_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter2_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter3_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter4_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter5_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter6_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter7_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter8_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter9_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter10_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter11_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter12_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter13_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter14_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter15_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter16_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter17_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter18_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter19_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter20_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter21_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter22_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter23_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter24_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter25_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter26_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter27_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter28_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter29_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter30_dy_reg_308;
reg   [10:0] ap_phi_reg_pp0_iter31_dy_reg_308;
wire   [11:0] ap_phi_reg_pp0_iter0_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter1_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter2_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter3_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter4_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter5_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter6_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter7_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter8_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter9_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter10_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter11_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter12_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter13_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter14_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter15_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter16_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter17_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter18_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter19_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter20_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter21_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter22_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter23_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter24_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter25_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter26_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter27_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter28_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter29_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter30_dx_reg_317;
reg   [11:0] ap_phi_reg_pp0_iter31_dx_reg_317;
reg   [7:0] ap_phi_mux_win_val_val_1_0_0_2_s_phi_fu_329_p10;
wire   [7:0] ap_phi_reg_pp0_iter34_win_val_val_1_0_0_2_s_reg_326;
wire  signed [63:0] tmp_80_i_fu_1191_p1;
reg   [0:0] row_wr_4_fu_178;
wire   [0:0] row_wr_3_fu_1128_p3;
reg   [0:0] row_rd_i_fu_182;
reg   [15:0] pre_fx_i_fu_186;
wire   [15:0] pre_fx_5_i_fu_1163_p3;
reg   [15:0] pre_fy_i_fu_190;
wire   [15:0] pre_fy_5_i_fu_1089_p3;
reg   [15:0] x_1_fu_194;
wire  signed [15:0] x_2_i_fu_1070_p3;
wire   [15:0] x_fu_1215_p2;
reg   [7:0] win_val_0_val_1_0_fu_198;
reg   [7:0] win_val_0_val_1_0_1_fu_202;
reg   [7:0] win_val_1_val_1_0_fu_206;
reg   [7:0] win_val_1_val_1_0_1_fu_210;
reg   [7:0] tmp_fu_214;
reg    ap_block_pp0_stage0_01001;
wire   [25:0] tmp_18_i_fu_351_p3;
wire   [25:0] grp_fu_363_p1;
wire   [24:0] tmp_13_i_fu_394_p3;
wire   [24:0] grp_fu_406_p1;
wire   [40:0] grp_fu_406_p2;
wire   [41:0] grp_fu_363_p2;
wire   [31:0] p_neg3_i_fu_428_p2;
wire   [31:0] p_neg_i_fu_462_p2;
wire   [31:0] tmp_4_fu_488_p1;
wire   [31:0] p_neg_t5_i_fu_491_p2;
wire   [31:0] tmp_5_fu_497_p1;
wire   [31:0] tmp_22_i_fu_500_p3;
wire   [32:0] lhs_V_cast_i_fu_507_p1;
wire   [32:0] ret_V_9_fu_511_p2;
wire   [0:0] tmp_11_fu_527_p3;
wire   [19:0] tmp_26_cast_i_fu_535_p1;
wire   [19:0] offset_row_V_fu_517_p4;
wire   [31:0] tmp_6_fu_545_p1;
wire   [31:0] p_neg_t_i_fu_548_p2;
wire   [31:0] tmp_7_fu_554_p1;
wire   [31:0] tmp_27_i_fu_557_p3;
wire   [32:0] lhs_V_cast_i_76_fu_564_p1;
wire   [32:0] ret_V_10_fu_568_p2;
wire   [0:0] tmp_13_fu_584_p3;
wire   [19:0] tmp_31_cast_i_fu_592_p1;
wire   [19:0] offset_col_V_fu_574_p4;
wire   [9:0] drows_cast_i_fu_607_p1;
wire   [0:0] tmp_32_i_fu_602_p2;
wire   [9:0] tmp_33_i_fu_610_p2;
wire   [10:0] dcols_cast_i_fu_629_p1;
wire   [0:0] tmp_34_i_fu_624_p2;
wire   [10:0] tmp_35_i_fu_632_p2;
wire   [19:0] p_Val2_10_fu_539_p2;
wire   [25:0] tmp_39_i_fu_656_p3;
wire   [19:0] p_Val2_11_fu_596_p2;
wire   [25:0] tmp_41_i_fu_668_p3;
wire   [25:0] t_V_2_fu_695_p3;
wire   [10:0] i_op_assign_cast_cas_fu_680_p1;
wire   [26:0] t_V_3_fu_740_p3;
wire   [26:0] grp_fu_752_p0;
wire   [25:0] grp_fu_757_p0;
wire   [10:0] grp_fu_757_p2;
wire   [11:0] grp_fu_752_p2;
wire  signed [10:0] tmp_56_i_fu_795_p1;
wire  signed [11:0] tmp_58_i_fu_804_p1;
wire   [15:0] tmp_17_fu_835_p1;
wire   [15:0] ret_V_fu_817_p4;
wire   [0:0] tmp_59_i_fu_839_p2;
wire   [15:0] ret_V_1_fu_845_p2;
wire   [0:0] p_Result_s_fu_827_p3;
wire   [15:0] p_2_i_fu_851_p3;
wire   [15:0] tmp_19_fu_885_p1;
wire   [15:0] ret_V_2_fu_867_p4;
wire   [0:0] tmp_60_i_fu_889_p2;
wire   [15:0] ret_V_3_fu_895_p2;
wire   [0:0] p_Result_1_fu_877_p3;
wire   [15:0] p_3_i_fu_901_p3;
wire   [1:0] tmp_21_fu_921_p1;
wire   [17:0] tmp_20_fu_917_p1;
wire   [17:0] tmp_64_i_fu_925_p3;
wire   [1:0] tmp_23_fu_943_p1;
wire   [17:0] tmp_22_fu_939_p1;
wire   [17:0] tmp_70_i_fu_947_p3;
wire   [31:0] rhs_V_fu_979_p3;
wire  signed [32:0] lhs_V_fu_976_p1;
wire  signed [32:0] rhs_V_1_cast_i_fu_986_p1;
wire   [32:0] ret_V_4_fu_990_p2;
wire   [31:0] rhs_V_1_fu_1005_p3;
wire  signed [32:0] lhs_V_1_fu_1002_p1;
wire  signed [32:0] rhs_V_3_cast_i_fu_1012_p1;
wire   [32:0] ret_V_5_fu_1016_p2;
wire   [15:0] pre_fy_fu_1045_p3;
wire   [0:0] sel_tmp4_fu_1077_p2;
wire   [15:0] pre_fy_1_sy_i_fu_1063_p3;
wire   [15:0] sel_tmp5_fu_1081_p3;
wire   [0:0] not_1_i_fu_1057_p2;
wire   [0:0] tmp2_fu_1103_p2;
wire   [0:0] sel_tmp_fu_1109_p2;
wire   [0:0] row_wr_fu_1052_p2;
wire   [0:0] row_wr_2_fu_1121_p3;
wire   [11:0] tmp_79_i_fu_1135_p2;
wire   [15:0] pre_fx_fu_1033_p3;
wire  signed [15:0] tmp_79_cast_i_fu_1140_p1;
wire   [15:0] pre_fx_2_i_fu_1096_p3;
wire   [15:0] pre_fx_2_sx_i_fu_1156_p3;
wire   [0:0] not_i_fu_1150_p2;
wire   [0:0] tmp3_fu_1170_p2;
wire   [0:0] col_wr_fu_1144_p2;
wire   [0:0] col_wr_2_fu_1180_p3;
wire   [19:0] u_V_fu_1255_p3;
wire   [19:0] v_V_fu_1269_p3;
wire   [19:0] u1_V_fu_1315_p2;
wire  signed [27:0] r_V_16_i_fu_1389_p0;
wire  signed [19:0] r_V_16_i_fu_1389_p1;
wire  signed [27:0] r_V_17_i_fu_1398_p0;
wire  signed [19:0] r_V_17_i_fu_1398_p1;
wire  signed [27:0] r_V_18_i_fu_1407_p0;
wire  signed [19:0] r_V_18_i_fu_1407_p1;
wire  signed [47:0] tmp_88_i_fu_1383_p1;
wire  signed [27:0] r_V_19_i_fu_1416_p0;
wire  signed [19:0] r_V_19_i_fu_1416_p1;
wire  signed [47:0] ret_V_17_i_fu_1422_p2;
wire   [48:0] tmp_124_i_cast_fu_1430_p1;
wire   [48:0] tmp_126_cast_i_cast_fu_1433_p1;
wire  signed [48:0] ret_V_17_cast_i_fu_1426_p1;
wire   [48:0] tmp4_fu_1436_p2;
wire   [47:0] tmp5_fu_1448_p2;
wire   [47:0] ret_V_19_cast_i_fu_1453_p2;
wire   [7:0] tmp_2_i_i_cast_i_fu_1501_p1;
wire   [7:0] p_Val2_22_fu_1504_p2;
wire   [0:0] tmp_28_fu_1509_p3;
wire   [0:0] p_Result_6_fu_1494_p3;
wire   [0:0] rev_fu_1517_p2;
wire   [0:0] carry_1_fu_1523_p2;
wire   [0:0] Range1_all_ones_fu_1529_p2;
wire   [0:0] Range1_all_zeros_fu_1534_p2;
wire   [0:0] phitmp_demorgan_i_i_fu_1547_p2;
wire   [0:0] phitmp_i_i_i_fu_1553_p2;
wire   [0:0] deleted_zeros_fu_1539_p3;
wire   [0:0] p_110_demorgan_i_i_i_fu_1564_p2;
wire   [0:0] p_Result_5_not_fu_1575_p2;
wire   [0:0] p_not_i_i_i_fu_1580_p2;
wire   [0:0] overflow_fu_1569_p2;
wire   [0:0] brmerge_not_i_i_i_fu_1586_p2;
wire   [0:0] neg_src_fu_1559_p2;
wire   [0:0] brmerge_i_i_i_fu_1592_p2;
wire   [7:0] p_mux_i_i_i_fu_1598_p3;
wire   [7:0] p_i_i_i_fu_1606_p3;
wire  signed [19:0] r_V_1_i_fu_1623_p0;
wire  signed [27:0] tmp_84_i_fu_1349_p1;
wire   [7:0] r_V_1_i_fu_1623_p1;
wire   [7:0] r_V_5_i_fu_1629_p1;
wire  signed [19:0] r_V_9_i_fu_1635_p0;
wire   [7:0] r_V_9_i_fu_1635_p1;
wire   [7:0] r_V_13_i_fu_1641_p1;
reg    grp_fu_363_ap_start;
wire    grp_fu_363_ap_done;
reg    grp_fu_363_ce;
reg    grp_fu_406_ap_start;
wire    grp_fu_406_ap_done;
reg    grp_fu_752_ce;
reg    grp_fu_757_ce;
reg   [49:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op422_load_state82;
reg    ap_enable_operation_422;
reg    ap_enable_state82_pp0_iter33_stage0;
reg    ap_predicate_op448_load_state83;
reg    ap_enable_operation_448;
reg    ap_enable_state83_pp0_iter34_stage0;
reg    ap_predicate_op454_store_state83;
reg    ap_enable_operation_454;
reg    ap_predicate_op463_store_state83;
reg    ap_enable_operation_463;
reg    ap_predicate_op425_load_state82;
reg    ap_enable_operation_425;
reg    ap_predicate_op449_load_state83;
reg    ap_enable_operation_449;
reg    ap_predicate_op452_store_state83;
reg    ap_enable_operation_452;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [41:0] grp_fu_363_p10;
wire   [40:0] grp_fu_406_p10;
wire   [31:0] grp_fu_752_p00;
wire   [27:0] r_V_13_i_fu_1641_p10;
wire   [27:0] r_V_1_i_fu_1623_p10;
wire   [27:0] r_V_5_i_fu_1629_p10;
wire   [27:0] r_V_9_i_fu_1635_p10;
reg    ap_condition_328;
reg    ap_condition_2331;
reg    ap_condition_2329;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 50'd1;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
end

Resize_opr_lineardEe #(
    .DataWidth( 8 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_0_0_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_0_i_address0),
    .ce0(k_buf_val_val_0_0_i_ce0),
    .q0(k_buf_val_val_0_0_i_q0),
    .address1(k_buf_val_val_0_0_i_address1),
    .ce1(k_buf_val_val_0_0_i_ce1),
    .we1(k_buf_val_val_0_0_i_we1),
    .d1(k_buf_val_val_0_0_i_d1)
);

Resize_opr_lineardEe #(
    .DataWidth( 8 ),
    .AddressRange( 641 ),
    .AddressWidth( 10 ))
k_buf_val_val_1_0_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_0_i_address0),
    .ce0(k_buf_val_val_1_0_i_ce0),
    .q0(k_buf_val_val_1_0_i_q0),
    .address1(k_buf_val_val_1_0_i_address1),
    .ce1(k_buf_val_val_1_0_i_ce1),
    .we1(k_buf_val_val_1_0_i_we1),
    .d1(k_buf_val_val_0_0_i_q0)
);

transform_udiv_42fYi #(
    .ID( 1 ),
    .NUM_STAGE( 46 ),
    .din0_WIDTH( 42 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 42 ))
transform_udiv_42fYi_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_363_ap_start),
    .done(grp_fu_363_ap_done),
    .din0(42'd2748779069440),
    .din1(grp_fu_363_p1),
    .ce(grp_fu_363_ce),
    .dout(grp_fu_363_p2)
);

transform_udiv_41g8j #(
    .ID( 1 ),
    .NUM_STAGE( 45 ),
    .din0_WIDTH( 41 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 41 ))
transform_udiv_41g8j_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_406_ap_start),
    .done(grp_fu_406_ap_done),
    .din0(41'd2061584302080),
    .din1(grp_fu_406_p1),
    .ce(1'b1),
    .dout(grp_fu_406_p2)
);

transform_udiv_27hbi #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 12 ))
transform_udiv_27hbi_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_752_p0),
    .din1(col_rate_V_reg_1745),
    .ce(grp_fu_752_ce),
    .dout(grp_fu_752_p2)
);

transform_udiv_26ibs #(
    .ID( 1 ),
    .NUM_STAGE( 30 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 11 ))
transform_udiv_26ibs_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_757_p0),
    .din1(row_rate_V_reg_1738),
    .ce(grp_fu_757_ce),
    .dout(grp_fu_757_p2)
);

transform_mul_muljbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
transform_mul_muljbC_U20(
    .din0(r_V_1_i_fu_1623_p0),
    .din1(r_V_1_i_fu_1623_p1),
    .dout(r_V_1_i_fu_1623_p2)
);

transform_mul_muljbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
transform_mul_muljbC_U21(
    .din0(v1_V_fu_1320_p2),
    .din1(r_V_5_i_fu_1629_p1),
    .dout(r_V_5_i_fu_1629_p2)
);

transform_mul_muljbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
transform_mul_muljbC_U22(
    .din0(r_V_9_i_fu_1635_p0),
    .din1(r_V_9_i_fu_1635_p1),
    .dout(r_V_9_i_fu_1635_p2)
);

transform_mul_muljbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 28 ))
transform_mul_muljbC_U23(
    .din0(p_Val2_19_fu_1325_p3),
    .din1(r_V_13_i_fu_1641_p1),
    .dout(r_V_13_i_fu_1641_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((exitcond1_fu_684_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((exitcond_fu_729_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond1_fu_684_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter34_state83)) begin
                ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter33;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end else if (((exitcond1_fu_684_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
            ap_enable_reg_pp0_iter38 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_328)) begin
        if (((exitcond_fu_729_p2 == 1'd0) & (tmp_36_i_reg_1792 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_dy_reg_308 <= tmp_44_i_reg_1828;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_dy_reg_308 <= ap_phi_reg_pp0_iter0_dy_reg_308;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter30 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((exitcond_reg_1849_pp0_iter29_reg == 1'd0) & (tmp_37_i_reg_1797 == 1'd0))) begin
            ap_phi_reg_pp0_iter31_dx_reg_317 <= tmp_54_i_fu_769_p2;
        end else if (((tmp_37_i_reg_1797 == 1'd1) & (exitcond_reg_1849_pp0_iter29_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter31_dx_reg_317 <= tmp_15_fu_775_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter31_dx_reg_317 <= ap_phi_reg_pp0_iter30_dx_reg_317;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter30 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((tmp_36_i_reg_1792 == 1'd1) & (exitcond_reg_1849_pp0_iter29_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter31_dy_reg_308 <= tmp_14_fu_765_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter31_dy_reg_308 <= ap_phi_reg_pp0_iter30_dy_reg_308;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        p_Val2_8_reg_285 <= i_reg_1818;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        p_Val2_8_reg_285 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1849 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_9_reg_296 <= j_reg_1853;
    end else if (((exitcond1_fu_684_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        p_Val2_9_reg_296 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1849_pp0_iter32_reg == 1'd0) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pre_fx_i_fu_186 <= pre_fx_5_i_fu_1163_p3;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        pre_fx_i_fu_186 <= 16'd65526;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1849_pp0_iter32_reg == 1'd0) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pre_fy_i_fu_190 <= pre_fy_5_i_fu_1089_p3;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        pre_fy_i_fu_190 <= 16'd65526;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1849_pp0_iter32_reg == 1'd0) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_rd_i_fu_182 <= row_rd_5_i_fu_1114_p3;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        row_rd_i_fu_182 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1849_pp0_iter32_reg == 1'd0) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_wr_4_fu_178 <= row_wr_3_fu_1128_p3;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        row_wr_4_fu_178 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((row_rd_5_i_reg_1964 == 1'd1) & (or_cond_i_reg_1992 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_0_val_1_0_fu_198 <= p_src_data_stream_V_dout;
    end else if ((((row_rd_5_i_reg_1964 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (tmp_81_i_reg_1984 == 1'd0) & (or_cond_i_reg_1992 == 1'd0) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((col_rd_2_i_reg_1968 == 1'd1) & (row_rd_5_i_reg_1964 == 1'd0) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        win_val_0_val_1_0_fu_198 <= k_buf_val_val_0_0_i_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((col_rd_2_i_fu_1175_p2 == 1'd1) & (exitcond_reg_1849_pp0_iter32_reg == 1'd0) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_1_fu_194 <= x_fu_1215_p2;
    end else if (((col_rd_2_i_fu_1175_p2 == 1'd0) & (exitcond_reg_1849_pp0_iter32_reg == 1'd0) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_1_fu_194 <= x_2_i_fu_1070_p3;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        x_1_fu_194 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_dx_reg_317 <= ap_phi_reg_pp0_iter9_dx_reg_317;
        ap_phi_reg_pp0_iter10_dy_reg_308 <= ap_phi_reg_pp0_iter9_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_dx_reg_317 <= ap_phi_reg_pp0_iter10_dx_reg_317;
        ap_phi_reg_pp0_iter11_dy_reg_308 <= ap_phi_reg_pp0_iter10_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_dx_reg_317 <= ap_phi_reg_pp0_iter11_dx_reg_317;
        ap_phi_reg_pp0_iter12_dy_reg_308 <= ap_phi_reg_pp0_iter11_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_dx_reg_317 <= ap_phi_reg_pp0_iter12_dx_reg_317;
        ap_phi_reg_pp0_iter13_dy_reg_308 <= ap_phi_reg_pp0_iter12_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_dx_reg_317 <= ap_phi_reg_pp0_iter13_dx_reg_317;
        ap_phi_reg_pp0_iter14_dy_reg_308 <= ap_phi_reg_pp0_iter13_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_dx_reg_317 <= ap_phi_reg_pp0_iter14_dx_reg_317;
        ap_phi_reg_pp0_iter15_dy_reg_308 <= ap_phi_reg_pp0_iter14_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_dx_reg_317 <= ap_phi_reg_pp0_iter15_dx_reg_317;
        ap_phi_reg_pp0_iter16_dy_reg_308 <= ap_phi_reg_pp0_iter15_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_dx_reg_317 <= ap_phi_reg_pp0_iter16_dx_reg_317;
        ap_phi_reg_pp0_iter17_dy_reg_308 <= ap_phi_reg_pp0_iter16_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_dx_reg_317 <= ap_phi_reg_pp0_iter17_dx_reg_317;
        ap_phi_reg_pp0_iter18_dy_reg_308 <= ap_phi_reg_pp0_iter17_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_dx_reg_317 <= ap_phi_reg_pp0_iter18_dx_reg_317;
        ap_phi_reg_pp0_iter19_dy_reg_308 <= ap_phi_reg_pp0_iter18_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_dx_reg_317 <= ap_phi_reg_pp0_iter0_dx_reg_317;
        j_reg_1853 <= j_fu_734_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_dx_reg_317 <= ap_phi_reg_pp0_iter19_dx_reg_317;
        ap_phi_reg_pp0_iter20_dy_reg_308 <= ap_phi_reg_pp0_iter19_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_dx_reg_317 <= ap_phi_reg_pp0_iter20_dx_reg_317;
        ap_phi_reg_pp0_iter21_dy_reg_308 <= ap_phi_reg_pp0_iter20_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_dx_reg_317 <= ap_phi_reg_pp0_iter21_dx_reg_317;
        ap_phi_reg_pp0_iter22_dy_reg_308 <= ap_phi_reg_pp0_iter21_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_dx_reg_317 <= ap_phi_reg_pp0_iter22_dx_reg_317;
        ap_phi_reg_pp0_iter23_dy_reg_308 <= ap_phi_reg_pp0_iter22_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_dx_reg_317 <= ap_phi_reg_pp0_iter23_dx_reg_317;
        ap_phi_reg_pp0_iter24_dy_reg_308 <= ap_phi_reg_pp0_iter23_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_dx_reg_317 <= ap_phi_reg_pp0_iter24_dx_reg_317;
        ap_phi_reg_pp0_iter25_dy_reg_308 <= ap_phi_reg_pp0_iter24_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_dx_reg_317 <= ap_phi_reg_pp0_iter25_dx_reg_317;
        ap_phi_reg_pp0_iter26_dy_reg_308 <= ap_phi_reg_pp0_iter25_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_dx_reg_317 <= ap_phi_reg_pp0_iter26_dx_reg_317;
        ap_phi_reg_pp0_iter27_dy_reg_308 <= ap_phi_reg_pp0_iter26_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter28_dx_reg_317 <= ap_phi_reg_pp0_iter27_dx_reg_317;
        ap_phi_reg_pp0_iter28_dy_reg_308 <= ap_phi_reg_pp0_iter27_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter29_dx_reg_317 <= ap_phi_reg_pp0_iter28_dx_reg_317;
        ap_phi_reg_pp0_iter29_dy_reg_308 <= ap_phi_reg_pp0_iter28_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_dx_reg_317 <= ap_phi_reg_pp0_iter1_dx_reg_317;
        ap_phi_reg_pp0_iter2_dy_reg_308 <= ap_phi_reg_pp0_iter1_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter29 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter30_dx_reg_317 <= ap_phi_reg_pp0_iter29_dx_reg_317;
        ap_phi_reg_pp0_iter30_dy_reg_308 <= ap_phi_reg_pp0_iter29_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_dx_reg_317 <= ap_phi_reg_pp0_iter2_dx_reg_317;
        ap_phi_reg_pp0_iter3_dy_reg_308 <= ap_phi_reg_pp0_iter2_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_dx_reg_317 <= ap_phi_reg_pp0_iter3_dx_reg_317;
        ap_phi_reg_pp0_iter4_dy_reg_308 <= ap_phi_reg_pp0_iter3_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_dx_reg_317 <= ap_phi_reg_pp0_iter4_dx_reg_317;
        ap_phi_reg_pp0_iter5_dy_reg_308 <= ap_phi_reg_pp0_iter4_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_dx_reg_317 <= ap_phi_reg_pp0_iter5_dx_reg_317;
        ap_phi_reg_pp0_iter6_dy_reg_308 <= ap_phi_reg_pp0_iter5_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_dx_reg_317 <= ap_phi_reg_pp0_iter6_dx_reg_317;
        ap_phi_reg_pp0_iter7_dy_reg_308 <= ap_phi_reg_pp0_iter6_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_dx_reg_317 <= ap_phi_reg_pp0_iter7_dx_reg_317;
        ap_phi_reg_pp0_iter8_dy_reg_308 <= ap_phi_reg_pp0_iter7_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_dx_reg_317 <= ap_phi_reg_pp0_iter8_dx_reg_317;
        ap_phi_reg_pp0_iter9_dy_reg_308 <= ap_phi_reg_pp0_iter8_dy_reg_308;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1849_pp0_iter32_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_demorgan_i_reg_1996 <= brmerge_demorgan_i_fu_1226_p2;
        col_rd_2_i_reg_1968 <= col_rd_2_i_fu_1175_p2;
        row_rd_5_i_reg_1964 <= row_rd_5_i_fu_1114_p3;
        tmp_61_i_reg_1944 <= tmp_61_i_fu_996_p2;
        tmp_67_i_reg_1949 <= tmp_67_i_fu_1022_p2;
        tmp_73_i_reg_1954 <= tmp_73_i_fu_1028_p2;
        tmp_74_i_reg_1959 <= tmp_74_i_fu_1040_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        brmerge_demorgan_i_reg_1996_pp0_iter34_reg <= brmerge_demorgan_i_reg_1996;
        brmerge_demorgan_i_reg_1996_pp0_iter35_reg <= brmerge_demorgan_i_reg_1996_pp0_iter34_reg;
        brmerge_demorgan_i_reg_1996_pp0_iter36_reg <= brmerge_demorgan_i_reg_1996_pp0_iter35_reg;
        brmerge_demorgan_i_reg_1996_pp0_iter37_reg <= brmerge_demorgan_i_reg_1996_pp0_iter36_reg;
        col_wr_1_reg_1895_pp0_iter31_reg <= col_wr_1_reg_1895;
        col_wr_1_reg_1895_pp0_iter32_reg <= col_wr_1_reg_1895_pp0_iter31_reg;
        exitcond_reg_1849_pp0_iter10_reg <= exitcond_reg_1849_pp0_iter9_reg;
        exitcond_reg_1849_pp0_iter11_reg <= exitcond_reg_1849_pp0_iter10_reg;
        exitcond_reg_1849_pp0_iter12_reg <= exitcond_reg_1849_pp0_iter11_reg;
        exitcond_reg_1849_pp0_iter13_reg <= exitcond_reg_1849_pp0_iter12_reg;
        exitcond_reg_1849_pp0_iter14_reg <= exitcond_reg_1849_pp0_iter13_reg;
        exitcond_reg_1849_pp0_iter15_reg <= exitcond_reg_1849_pp0_iter14_reg;
        exitcond_reg_1849_pp0_iter16_reg <= exitcond_reg_1849_pp0_iter15_reg;
        exitcond_reg_1849_pp0_iter17_reg <= exitcond_reg_1849_pp0_iter16_reg;
        exitcond_reg_1849_pp0_iter18_reg <= exitcond_reg_1849_pp0_iter17_reg;
        exitcond_reg_1849_pp0_iter19_reg <= exitcond_reg_1849_pp0_iter18_reg;
        exitcond_reg_1849_pp0_iter20_reg <= exitcond_reg_1849_pp0_iter19_reg;
        exitcond_reg_1849_pp0_iter21_reg <= exitcond_reg_1849_pp0_iter20_reg;
        exitcond_reg_1849_pp0_iter22_reg <= exitcond_reg_1849_pp0_iter21_reg;
        exitcond_reg_1849_pp0_iter23_reg <= exitcond_reg_1849_pp0_iter22_reg;
        exitcond_reg_1849_pp0_iter24_reg <= exitcond_reg_1849_pp0_iter23_reg;
        exitcond_reg_1849_pp0_iter25_reg <= exitcond_reg_1849_pp0_iter24_reg;
        exitcond_reg_1849_pp0_iter26_reg <= exitcond_reg_1849_pp0_iter25_reg;
        exitcond_reg_1849_pp0_iter27_reg <= exitcond_reg_1849_pp0_iter26_reg;
        exitcond_reg_1849_pp0_iter28_reg <= exitcond_reg_1849_pp0_iter27_reg;
        exitcond_reg_1849_pp0_iter29_reg <= exitcond_reg_1849_pp0_iter28_reg;
        exitcond_reg_1849_pp0_iter2_reg <= exitcond_reg_1849_pp0_iter1_reg;
        exitcond_reg_1849_pp0_iter30_reg <= exitcond_reg_1849_pp0_iter29_reg;
        exitcond_reg_1849_pp0_iter31_reg <= exitcond_reg_1849_pp0_iter30_reg;
        exitcond_reg_1849_pp0_iter32_reg <= exitcond_reg_1849_pp0_iter31_reg;
        exitcond_reg_1849_pp0_iter33_reg <= exitcond_reg_1849_pp0_iter32_reg;
        exitcond_reg_1849_pp0_iter34_reg <= exitcond_reg_1849_pp0_iter33_reg;
        exitcond_reg_1849_pp0_iter3_reg <= exitcond_reg_1849_pp0_iter2_reg;
        exitcond_reg_1849_pp0_iter4_reg <= exitcond_reg_1849_pp0_iter3_reg;
        exitcond_reg_1849_pp0_iter5_reg <= exitcond_reg_1849_pp0_iter4_reg;
        exitcond_reg_1849_pp0_iter6_reg <= exitcond_reg_1849_pp0_iter5_reg;
        exitcond_reg_1849_pp0_iter7_reg <= exitcond_reg_1849_pp0_iter6_reg;
        exitcond_reg_1849_pp0_iter8_reg <= exitcond_reg_1849_pp0_iter7_reg;
        exitcond_reg_1849_pp0_iter9_reg <= exitcond_reg_1849_pp0_iter8_reg;
        i_op_assign_1_cast_c_reg_1863[10 : 0] <= i_op_assign_1_cast_c_fu_761_p1[10 : 0];
        i_op_assign_1_cast_c_reg_1863_pp0_iter31_reg[10 : 0] <= i_op_assign_1_cast_c_reg_1863[10 : 0];
        i_op_assign_1_cast_c_reg_1863_pp0_iter32_reg[10 : 0] <= i_op_assign_1_cast_c_reg_1863_pp0_iter31_reg[10 : 0];
        p_Val2_9_reg_296_pp0_iter10_reg <= p_Val2_9_reg_296_pp0_iter9_reg;
        p_Val2_9_reg_296_pp0_iter11_reg <= p_Val2_9_reg_296_pp0_iter10_reg;
        p_Val2_9_reg_296_pp0_iter12_reg <= p_Val2_9_reg_296_pp0_iter11_reg;
        p_Val2_9_reg_296_pp0_iter13_reg <= p_Val2_9_reg_296_pp0_iter12_reg;
        p_Val2_9_reg_296_pp0_iter14_reg <= p_Val2_9_reg_296_pp0_iter13_reg;
        p_Val2_9_reg_296_pp0_iter15_reg <= p_Val2_9_reg_296_pp0_iter14_reg;
        p_Val2_9_reg_296_pp0_iter16_reg <= p_Val2_9_reg_296_pp0_iter15_reg;
        p_Val2_9_reg_296_pp0_iter17_reg <= p_Val2_9_reg_296_pp0_iter16_reg;
        p_Val2_9_reg_296_pp0_iter18_reg <= p_Val2_9_reg_296_pp0_iter17_reg;
        p_Val2_9_reg_296_pp0_iter19_reg <= p_Val2_9_reg_296_pp0_iter18_reg;
        p_Val2_9_reg_296_pp0_iter20_reg <= p_Val2_9_reg_296_pp0_iter19_reg;
        p_Val2_9_reg_296_pp0_iter21_reg <= p_Val2_9_reg_296_pp0_iter20_reg;
        p_Val2_9_reg_296_pp0_iter22_reg <= p_Val2_9_reg_296_pp0_iter21_reg;
        p_Val2_9_reg_296_pp0_iter23_reg <= p_Val2_9_reg_296_pp0_iter22_reg;
        p_Val2_9_reg_296_pp0_iter24_reg <= p_Val2_9_reg_296_pp0_iter23_reg;
        p_Val2_9_reg_296_pp0_iter25_reg <= p_Val2_9_reg_296_pp0_iter24_reg;
        p_Val2_9_reg_296_pp0_iter26_reg <= p_Val2_9_reg_296_pp0_iter25_reg;
        p_Val2_9_reg_296_pp0_iter27_reg <= p_Val2_9_reg_296_pp0_iter26_reg;
        p_Val2_9_reg_296_pp0_iter28_reg <= p_Val2_9_reg_296_pp0_iter27_reg;
        p_Val2_9_reg_296_pp0_iter29_reg <= p_Val2_9_reg_296_pp0_iter28_reg;
        p_Val2_9_reg_296_pp0_iter2_reg <= p_Val2_9_reg_296_pp0_iter1_reg;
        p_Val2_9_reg_296_pp0_iter3_reg <= p_Val2_9_reg_296_pp0_iter2_reg;
        p_Val2_9_reg_296_pp0_iter4_reg <= p_Val2_9_reg_296_pp0_iter3_reg;
        p_Val2_9_reg_296_pp0_iter5_reg <= p_Val2_9_reg_296_pp0_iter4_reg;
        p_Val2_9_reg_296_pp0_iter6_reg <= p_Val2_9_reg_296_pp0_iter5_reg;
        p_Val2_9_reg_296_pp0_iter7_reg <= p_Val2_9_reg_296_pp0_iter6_reg;
        p_Val2_9_reg_296_pp0_iter8_reg <= p_Val2_9_reg_296_pp0_iter7_reg;
        p_Val2_9_reg_296_pp0_iter9_reg <= p_Val2_9_reg_296_pp0_iter8_reg;
        tmp_65_i_reg_1934_pp0_iter33_reg <= tmp_65_i_reg_1934;
        tmp_71_i_reg_1939_pp0_iter33_reg <= tmp_71_i_reg_1939;
        tmp_73_i_reg_1954_pp0_iter34_reg <= tmp_73_i_reg_1954;
        tmp_74_i_reg_1959_pp0_iter34_reg <= tmp_74_i_reg_1959;
        tmp_75_i_reg_1883_pp0_iter31_reg <= tmp_75_i_reg_1883;
        tmp_75_i_reg_1883_pp0_iter32_reg <= tmp_75_i_reg_1883_pp0_iter31_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        col_rate_V_reg_1745 <= col_rate_V_fu_416_p1;
        p_lshr4_i_reg_1757 <= {{p_neg3_i_fu_428_p2[31:1]}};
        p_lshr_f6_i_reg_1762 <= {{grp_fu_406_p2[31:1]}};
        p_lshr_f_i_reg_1777 <= {{grp_fu_363_p2[31:1]}};
        p_lshr_i_reg_1772 <= {{p_neg_i_fu_462_p2[31:1]}};
        row_rate_V_reg_1738 <= row_rate_V_fu_412_p1;
        tmp_12_reg_1767 <= grp_fu_363_p2[32'd31];
        tmp_9_reg_1752 <= grp_fu_406_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1849_pp0_iter29_reg == 1'd0) & (tmp_37_i_reg_1797 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_wr_1_reg_1895 <= col_wr_1_fu_785_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_reg_1849 <= exitcond_fu_729_p2;
        exitcond_reg_1849_pp0_iter1_reg <= exitcond_reg_1849;
        p_Val2_9_reg_296_pp0_iter1_reg <= p_Val2_9_reg_296;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1849_pp0_iter31_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fx_V_reg_1915 <= fx_V_fu_813_p2;
        fy_V_reg_1910 <= fy_V_fu_809_p2;
        sx_1_reg_1920 <= sx_1_fu_859_p3;
        sy_1_reg_1927 <= sy_1_fu_909_p3;
        tmp_65_i_reg_1934 <= tmp_65_i_fu_933_p2;
        tmp_71_i_reg_1939 <= tmp_71_i_fu_955_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        i_reg_1818 <= i_fu_689_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((col_rd_2_i_fu_1175_p2 == 1'd1) & (exitcond_reg_1849_pp0_iter32_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_0_i_s_reg_1972 <= tmp_80_i_fu_1191_p1;
        k_buf_val_val_1_0_i_s_reg_1978 <= tmp_80_i_fu_1191_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((col_rd_2_i_fu_1175_p2 == 1'd1) & (row_rd_5_i_fu_1114_p3 == 1'd1) & (exitcond_reg_1849_pp0_iter32_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond_i_reg_1992 <= or_cond_i_fu_1209_p2;
        tmp_81_i_reg_1984 <= tmp_81_i_fu_1197_p2;
        tmp_82_i_reg_1988 <= tmp_82_i_fu_1203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((brmerge_demorgan_i_reg_1996_pp0_iter36_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_2_i_i_i_reg_2091 <= {{ret_V_19_cast_i_fu_1453_p2[47:44]}};
        p_Result_5_reg_2074 <= ret_V_19_cast_i_fu_1453_p2[32'd47];
        p_Val2_21_reg_2081 <= {{tmp_s_fu_1442_p2[43:36]}};
        tmp_27_reg_2086 <= tmp_s_fu_1442_p2[32'd35];
        tmp_s_reg_2069[48 : 2] <= tmp_s_fu_1442_p2[48 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_18_reg_2000[19 : 2] <= p_Val2_18_fu_1262_p3[19 : 2];
        p_Val2_1_reg_2006[19 : 2] <= p_Val2_1_fu_1276_p3[19 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1849_pp0_iter34_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_19_reg_2017[19 : 2] <= p_Val2_19_fu_1325_p3[19 : 2];
        p_Val2_20_reg_2022[19 : 2] <= p_Val2_20_fu_1331_p3[19 : 2];
        v1_V_reg_2012[19 : 2] <= v1_V_fu_1320_p2[19 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((brmerge_demorgan_i_reg_1996_pp0_iter34_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_13_i_reg_2042 <= r_V_13_i_fu_1641_p2;
        r_V_1_i_reg_2027 <= r_V_1_i_fu_1623_p2;
        r_V_5_i_reg_2032 <= r_V_5_i_fu_1629_p2;
        r_V_9_i_reg_2037 <= r_V_9_i_fu_1635_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((brmerge_demorgan_i_reg_1996_pp0_iter35_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_16_i_reg_2047[47 : 2] <= r_V_16_i_fu_1389_p2[47 : 2];
        r_V_17_i_reg_2052[47 : 2] <= r_V_17_i_fu_1398_p2[47 : 2];
        r_V_18_i_reg_2057[47 : 2] <= r_V_18_i_fu_1407_p2[47 : 2];
        r_V_19_i_reg_2063[47 : 2] <= r_V_19_i_fu_1416_p2[47 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_684_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        row_wr_1_reg_1844 <= row_wr_1_fu_723_p2;
        t_V_2_cast_i_reg_1823[25 : 16] <= t_V_2_cast_i_fu_703_p1[25 : 16];
        tmp_44_cast_i_reg_1833 <= tmp_44_cast_i_fu_713_p1;
        tmp_44_i_reg_1828 <= tmp_44_i_fu_707_p2;
        tmp_45_i_reg_1838 <= tmp_45_i_fu_717_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        tmp_36_i_reg_1792 <= tmp_36_i_fu_646_p2;
        tmp_37_i_reg_1797 <= tmp_37_i_fu_651_p2;
        tmp_39_cast_i_reg_1804[31 : 6] <= tmp_39_cast_i_fu_664_p1[31 : 6];
        tmp_41_cast_i_reg_1809[31 : 6] <= tmp_41_cast_i_fu_676_p1[31 : 6];
        tmp_V_7_reg_1782 <= tmp_V_7_fu_616_p3;
        tmp_V_8_reg_1787 <= tmp_V_8_fu_638_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1849_pp0_iter30_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_56_i_reg_1900 <= tmp_56_i_fu_795_p2;
        tmp_58_i_reg_1905 <= tmp_58_i_fu_804_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1849_pp0_iter29_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_75_i_reg_1883 <= tmp_75_i_fu_779_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((row_rd_5_i_reg_1964 == 1'd1) & (or_cond_i_reg_1992 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_fu_214 <= p_src_data_stream_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((col_rd_2_i_reg_1968 == 1'd1) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_0_val_1_0_1_fu_202 <= win_val_0_val_1_0_fu_198;
        win_val_1_val_1_0_1_fu_210 <= win_val_1_val_1_0_fu_206;
        win_val_1_val_1_0_fu_206 <= ap_phi_mux_win_val_val_1_0_0_2_s_phi_fu_329_p10;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter34 == 1'b1) & (ap_enable_reg_pp0_iter33 == 1'b0))) begin
        ap_condition_pp0_exit_iter34_state83 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter34_state83 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_fu_684_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_reg_1849 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_Val2_9_phi_fu_300_p4 = j_reg_1853;
    end else begin
        ap_phi_mux_p_Val2_9_phi_fu_300_p4 = p_Val2_9_reg_296;
    end
end

always @ (*) begin
    if ((((row_rd_5_i_reg_1964 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (tmp_81_i_reg_1984 == 1'd0) & (or_cond_i_reg_1992 == 1'd0) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter34 == 1'b1)) | ((row_rd_5_i_reg_1964 == 1'd1) & (tmp_81_i_reg_1984 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (tmp_82_i_reg_1988 == 1'd0) & (or_cond_i_reg_1992 == 1'd0) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter34 == 1'b1)) | ((row_rd_5_i_reg_1964 == 1'd1) & (tmp_82_i_reg_1988 == 1'd1) & (tmp_81_i_reg_1984 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (or_cond_i_reg_1992 == 1'd0) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter34 == 1'b1)) | ((row_rd_5_i_reg_1964 == 1'd1) & (or_cond_i_reg_1992 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter34 == 1'b1)))) begin
        ap_phi_mux_win_val_val_1_0_0_2_s_phi_fu_329_p10 = k_buf_val_val_0_0_i_q0;
    end else if (((col_rd_2_i_reg_1968 == 1'd1) & (row_rd_5_i_reg_1964 == 1'd0) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_mux_win_val_val_1_0_0_2_s_phi_fu_329_p10 = k_buf_val_val_1_0_i_q0;
    end else begin
        ap_phi_mux_win_val_val_1_0_0_2_s_phi_fu_329_p10 = ap_phi_reg_pp0_iter34_win_val_val_1_0_0_2_s_reg_326;
    end
end

always @ (*) begin
    if (((exitcond1_fu_684_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_363_ap_start = 1'b1;
    end else begin
        grp_fu_363_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state88) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_363_ce = 1'b0;
    end else begin
        grp_fu_363_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_406_ap_start = 1'b1;
    end else begin
        grp_fu_406_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_752_ce = 1'b1;
    end else begin
        grp_fu_752_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_757_ce = 1'b1;
    end else begin
        grp_fu_757_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_0_i_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_0_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((row_rd_5_i_reg_1964 == 1'd1) & (tmp_81_i_reg_1984 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (tmp_82_i_reg_1988 == 1'd0) & (or_cond_i_reg_1992 == 1'd0) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((row_rd_5_i_reg_1964 == 1'd1) & (or_cond_i_reg_1992 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_val_val_0_0_i_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2329)) begin
        if ((or_cond_i_reg_1992 == 1'd1)) begin
            k_buf_val_val_0_0_i_d1 = p_src_data_stream_V_dout;
        end else if ((1'b1 == ap_condition_2331)) begin
            k_buf_val_val_0_0_i_d1 = tmp_fu_214;
        end else begin
            k_buf_val_val_0_0_i_d1 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_i_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((row_rd_5_i_reg_1964 == 1'd1) & (tmp_81_i_reg_1984 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (tmp_82_i_reg_1988 == 1'd0) & (or_cond_i_reg_1992 == 1'd0) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((row_rd_5_i_reg_1964 == 1'd1) & (or_cond_i_reg_1992 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_val_val_0_0_i_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_0_i_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_0_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_0_i_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((row_rd_5_i_reg_1964 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_0_i_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((brmerge_demorgan_i_reg_1996_pp0_iter37_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        out_stream_V_V_TDATA_blk_n = out_stream_V_V_TREADY;
    end else begin
        out_stream_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((brmerge_demorgan_i_reg_1996_pp0_iter37_reg == 1'd1) & (ap_enable_reg_pp0_iter38 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_stream_V_V_TVALID = 1'b1;
    end else begin
        out_stream_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((row_rd_5_i_reg_1964 == 1'd1) & (or_cond_i_reg_1992 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op461_read_state83 == 1'b1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((exitcond1_fu_684_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter34 == 1'b1)) & ~((ap_enable_reg_pp0_iter37 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter38 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter34 == 1'b1)) | ((ap_enable_reg_pp0_iter37 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter38 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_fu_1529_p2 = ((p_Result_2_i_i_i_reg_2091 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1534_p2 = ((p_Result_2_i_i_i_reg_2091 == 4'd0) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd49];

always @ (*) begin
    ap_block_pp0 = ((1'b1 == ap_block_pp0_stage0_subdone) & (ap_ST_fsm_pp0_stage0 == ap_CS_fsm));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_predicate_op461_read_state83 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op461_read_state83 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b1)) | ((1'b1 == ap_block_state87_io) & (ap_enable_reg_pp0_iter38 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op461_read_state83 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b1)) | ((1'b1 == ap_block_state87_io) & (ap_enable_reg_pp0_iter38 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state49_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state83_pp0_stage0_iter34 = ((ap_predicate_op461_read_state83 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0));
end

assign ap_block_state84_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state87_io = ((brmerge_demorgan_i_reg_1996_pp0_iter37_reg == 1'd1) & (out_stream_V_V_TREADY == 1'b0));
end

assign ap_block_state87_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2329 = ((row_rd_5_i_reg_1964 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter34 == 1'b1));
end

always @ (*) begin
    ap_condition_2331 = ((tmp_81_i_reg_1984 == 1'd1) & (tmp_82_i_reg_1988 == 1'd0) & (or_cond_i_reg_1992 == 1'd0));
end

always @ (*) begin
    ap_condition_328 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_enable_operation_422 = (ap_predicate_op422_load_state82 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_425 = (ap_predicate_op425_load_state82 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_448 = (ap_predicate_op448_load_state83 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_449 = (ap_predicate_op449_load_state83 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_452 = (ap_predicate_op452_store_state83 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_454 = (ap_predicate_op454_store_state83 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_463 = (ap_predicate_op463_store_state83 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state82_pp0_iter33_stage0 = ((ap_enable_reg_pp0_iter33 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state83_pp0_iter34_stage0 = ((ap_enable_reg_pp0_iter34 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_dx_reg_317 = 'bx;

assign ap_phi_reg_pp0_iter0_dy_reg_308 = 'bx;

assign ap_phi_reg_pp0_iter34_win_val_val_1_0_0_2_s_reg_326 = 'bx;

always @ (*) begin
    ap_predicate_op422_load_state82 = ((col_rd_2_i_fu_1175_p2 == 1'd1) & (exitcond_reg_1849_pp0_iter32_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op425_load_state82 = ((col_rd_2_i_fu_1175_p2 == 1'd1) & (row_rd_5_i_fu_1114_p3 == 1'd0) & (exitcond_reg_1849_pp0_iter32_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op448_load_state83 = ((col_rd_2_i_reg_1968 == 1'd1) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op449_load_state83 = ((col_rd_2_i_reg_1968 == 1'd1) & (row_rd_5_i_reg_1964 == 1'd0) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op452_store_state83 = ((row_rd_5_i_reg_1964 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op454_store_state83 = ((row_rd_5_i_reg_1964 == 1'd1) & (tmp_81_i_reg_1984 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (tmp_82_i_reg_1988 == 1'd0) & (or_cond_i_reg_1992 == 1'd0) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op461_read_state83 = ((row_rd_5_i_reg_1964 == 1'd1) & (or_cond_i_reg_1992 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op463_store_state83 = ((row_rd_5_i_reg_1964 == 1'd1) & (or_cond_i_reg_1992 == 1'd1) & (col_rd_2_i_reg_1968 == 1'd1) & (exitcond_reg_1849_pp0_iter33_reg == 1'd0));
end

assign brmerge_demorgan_i_fu_1226_p2 = (row_wr_3_fu_1128_p3 & col_wr_2_fu_1180_p3);

assign brmerge_i_i_i_fu_1592_p2 = (p_not_i_i_i_fu_1580_p2 | overflow_fu_1569_p2);

assign brmerge_not_i_i_i_fu_1586_p2 = (p_not_i_i_i_fu_1580_p2 & p_110_demorgan_i_i_i_fu_1564_p2);

assign carry_1_fu_1523_p2 = (rev_fu_1517_p2 & p_Result_6_fu_1494_p3);

assign col_rate_V_fu_416_p1 = grp_fu_363_p2[31:0];

assign col_rd_2_i_fu_1175_p2 = (tmp_75_i_reg_1883_pp0_iter32_reg | tmp3_fu_1170_p2);

assign col_wr_1_fu_785_p2 = ((p_Val2_9_reg_296_pp0_iter29_reg != 11'd0) ? 1'b1 : 1'b0);

assign col_wr_2_fu_1180_p3 = ((tmp_37_i_reg_1797[0:0] === 1'b1) ? col_wr_fu_1144_p2 : col_wr_1_reg_1895_pp0_iter32_reg);

assign col_wr_fu_1144_p2 = ((pre_fx_fu_1033_p3 == tmp_79_cast_i_fu_1140_p1) ? 1'b1 : 1'b0);

assign dcols_cast_i_fu_629_p1 = dcols;

assign deleted_zeros_fu_1539_p3 = ((carry_1_fu_1523_p2[0:0] === 1'b1) ? Range1_all_ones_fu_1529_p2 : Range1_all_zeros_fu_1534_p2);

assign drows_cast_i_fu_607_p1 = drows;

assign exitcond1_fu_684_p2 = ((p_Val2_8_reg_285 == tmp_V_7_reg_1782) ? 1'b1 : 1'b0);

assign exitcond_fu_729_p2 = ((ap_phi_mux_p_Val2_9_phi_fu_300_p4 == tmp_V_8_reg_1787) ? 1'b1 : 1'b0);

assign fx_V_fu_813_p2 = ($signed(tmp_58_i_reg_1905) + $signed(tmp_41_cast_i_reg_1809));

assign fy_V_fu_809_p2 = ($signed(tmp_56_i_reg_1900) + $signed(tmp_39_cast_i_reg_1804));

assign grp_fu_363_p1 = grp_fu_363_p10;

assign grp_fu_363_p10 = tmp_18_i_fu_351_p3;

assign grp_fu_406_p1 = grp_fu_406_p10;

assign grp_fu_406_p10 = tmp_13_i_fu_394_p3;

assign grp_fu_752_p0 = grp_fu_752_p00;

assign grp_fu_752_p00 = t_V_3_fu_740_p3;

assign grp_fu_757_p0 = t_V_2_cast_i_reg_1823;

assign i_fu_689_p2 = (p_Val2_8_reg_285 + 10'd1);

assign i_op_assign_1_cast_c_fu_761_p1 = p_Val2_9_reg_296_pp0_iter29_reg;

assign i_op_assign_cast_cas_fu_680_p1 = p_Val2_8_reg_285;

assign j_fu_734_p2 = (ap_phi_mux_p_Val2_9_phi_fu_300_p4 + 11'd1);

assign k_buf_val_val_0_0_i_address0 = tmp_80_i_fu_1191_p1;

assign k_buf_val_val_0_0_i_address1 = k_buf_val_val_0_0_i_s_reg_1972;

assign k_buf_val_val_1_0_i_address0 = tmp_80_i_fu_1191_p1;

assign k_buf_val_val_1_0_i_address1 = k_buf_val_val_1_0_i_s_reg_1978;

assign lhs_V_1_fu_1002_p1 = fy_V_reg_1910;

assign lhs_V_cast_i_76_fu_564_p1 = tmp_27_i_fu_557_p3;

assign lhs_V_cast_i_fu_507_p1 = tmp_22_i_fu_500_p3;

assign lhs_V_fu_976_p1 = fx_V_reg_1915;

assign neg_src_fu_1559_p2 = (phitmp_i_i_i_fu_1553_p2 & p_Result_5_reg_2074);

assign not_1_i_fu_1057_p2 = ((pre_fy_fu_1045_p3 != pre_fy_i_fu_190) ? 1'b1 : 1'b0);

assign not_i_fu_1150_p2 = ((pre_fx_fu_1033_p3 != pre_fx_2_i_fu_1096_p3) ? 1'b1 : 1'b0);

assign offset_col_V_fu_574_p4 = {{ret_V_10_fu_568_p2[25:6]}};

assign offset_row_V_fu_517_p4 = {{ret_V_9_fu_511_p2[25:6]}};

assign or_cond_i_fu_1209_p2 = (tmp_82_i_fu_1203_p2 & tmp_81_i_fu_1197_p2);

assign out_stream_V_V_TDATA = ((brmerge_i_i_i_fu_1592_p2[0:0] === 1'b1) ? p_mux_i_i_i_fu_1598_p3 : p_i_i_i_fu_1606_p3);

assign overflow_fu_1569_p2 = (p_110_demorgan_i_i_i_fu_1564_p2 ^ 1'd1);

assign p_110_demorgan_i_i_i_fu_1564_p2 = (p_Result_5_reg_2074 | deleted_zeros_fu_1539_p3);

assign p_2_i_fu_851_p3 = ((tmp_59_i_fu_839_p2[0:0] === 1'b1) ? ret_V_fu_817_p4 : ret_V_1_fu_845_p2);

assign p_3_i_fu_901_p3 = ((tmp_60_i_fu_889_p2[0:0] === 1'b1) ? ret_V_2_fu_867_p4 : ret_V_3_fu_895_p2);

assign p_Result_1_fu_877_p3 = fy_V_fu_809_p2[32'd31];

assign p_Result_5_not_fu_1575_p2 = (p_Result_5_reg_2074 ^ 1'd1);

assign p_Result_6_fu_1494_p3 = tmp_s_reg_2069[32'd43];

assign p_Result_s_fu_827_p3 = fx_V_fu_813_p2[32'd31];

assign p_Val2_10_fu_539_p2 = (tmp_26_cast_i_fu_535_p1 + offset_row_V_fu_517_p4);

assign p_Val2_11_fu_596_p2 = (tmp_31_cast_i_fu_592_p1 + offset_col_V_fu_574_p4);

assign p_Val2_18_fu_1262_p3 = ((tmp_61_i_reg_1944[0:0] === 1'b1) ? u_V_fu_1255_p3 : 20'd0);

assign p_Val2_19_fu_1325_p3 = ((tmp_73_i_reg_1954_pp0_iter34_reg[0:0] === 1'b1) ? 20'd0 : p_Val2_18_reg_2000);

assign p_Val2_1_fu_1276_p3 = ((tmp_67_i_reg_1949[0:0] === 1'b1) ? v_V_fu_1269_p3 : 20'd0);

assign p_Val2_20_fu_1331_p3 = ((tmp_74_i_reg_1959_pp0_iter34_reg[0:0] === 1'b1) ? 20'd0 : p_Val2_1_reg_2006);

assign p_Val2_22_fu_1504_p2 = (p_Val2_21_reg_2081 + tmp_2_i_i_cast_i_fu_1501_p1);

assign p_i_i_i_fu_1606_p3 = ((neg_src_fu_1559_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_22_fu_1504_p2);

assign p_mux_i_i_i_fu_1598_p3 = ((brmerge_not_i_i_i_fu_1586_p2[0:0] === 1'b1) ? p_Val2_22_fu_1504_p2 : 8'd255);

assign p_neg3_i_fu_428_p2 = ($signed(32'd0) - $signed(row_rate_V_fu_412_p1));

assign p_neg_i_fu_462_p2 = ($signed(32'd0) - $signed(col_rate_V_fu_416_p1));

assign p_neg_t5_i_fu_491_p2 = (32'd0 - tmp_4_fu_488_p1);

assign p_neg_t_i_fu_548_p2 = (32'd0 - tmp_6_fu_545_p1);

assign p_not_i_i_i_fu_1580_p2 = (phitmp_demorgan_i_i_fu_1547_p2 | p_Result_5_not_fu_1575_p2);

assign phitmp_demorgan_i_i_fu_1547_p2 = (carry_1_fu_1523_p2 & Range1_all_ones_fu_1529_p2);

assign phitmp_i_i_i_fu_1553_p2 = (phitmp_demorgan_i_i_fu_1547_p2 ^ 1'd1);

assign pre_fx_2_i_fu_1096_p3 = ((tmp_75_i_reg_1883_pp0_iter32_reg[0:0] === 1'b1) ? 16'd65526 : pre_fx_i_fu_186);

assign pre_fx_2_sx_i_fu_1156_p3 = ((tmp_75_i_reg_1883_pp0_iter32_reg[0:0] === 1'b1) ? 16'd65526 : pre_fx_fu_1033_p3);

assign pre_fx_5_i_fu_1163_p3 = ((tmp_37_i_reg_1797[0:0] === 1'b1) ? pre_fx_2_i_fu_1096_p3 : pre_fx_2_sx_i_fu_1156_p3);

assign pre_fx_fu_1033_p3 = ((tmp_73_i_fu_1028_p2[0:0] === 1'b1) ? 16'd639 : sx_1_reg_1920);

assign pre_fy_1_sy_i_fu_1063_p3 = ((tmp_45_i_reg_1838[0:0] === 1'b1) ? pre_fy_i_fu_190 : pre_fy_fu_1045_p3);

assign pre_fy_5_i_fu_1089_p3 = ((tmp_75_i_reg_1883_pp0_iter32_reg[0:0] === 1'b1) ? sel_tmp5_fu_1081_p3 : pre_fy_i_fu_190);

assign pre_fy_fu_1045_p3 = ((tmp_74_i_fu_1040_p2[0:0] === 1'b1) ? 16'd479 : sy_1_reg_1927);

assign r_V_13_i_fu_1641_p1 = r_V_13_i_fu_1641_p10;

assign r_V_13_i_fu_1641_p10 = win_val_0_val_1_0_fu_198;

assign r_V_16_i_fu_1389_p0 = r_V_1_i_reg_2027;

assign r_V_16_i_fu_1389_p1 = v1_V_reg_2012;

assign r_V_16_i_fu_1389_p2 = ($signed(r_V_16_i_fu_1389_p0) * $signed(r_V_16_i_fu_1389_p1));

assign r_V_17_i_fu_1398_p0 = r_V_5_i_reg_2032;

assign r_V_17_i_fu_1398_p1 = p_Val2_19_reg_2017;

assign r_V_17_i_fu_1398_p2 = ($signed(r_V_17_i_fu_1398_p0) * $signed(r_V_17_i_fu_1398_p1));

assign r_V_18_i_fu_1407_p0 = r_V_9_i_reg_2037;

assign r_V_18_i_fu_1407_p1 = tmp_88_i_fu_1383_p1;

assign r_V_18_i_fu_1407_p2 = ($signed(r_V_18_i_fu_1407_p0) * $signed(r_V_18_i_fu_1407_p1));

assign r_V_19_i_fu_1416_p0 = r_V_13_i_reg_2042;

assign r_V_19_i_fu_1416_p1 = tmp_88_i_fu_1383_p1;

assign r_V_19_i_fu_1416_p2 = ($signed(r_V_19_i_fu_1416_p0) * $signed(r_V_19_i_fu_1416_p1));

assign r_V_1_i_fu_1623_p0 = tmp_84_i_fu_1349_p1;

assign r_V_1_i_fu_1623_p1 = r_V_1_i_fu_1623_p10;

assign r_V_1_i_fu_1623_p10 = win_val_1_val_1_0_1_fu_210;

assign r_V_5_i_fu_1629_p1 = r_V_5_i_fu_1629_p10;

assign r_V_5_i_fu_1629_p10 = win_val_1_val_1_0_fu_206;

assign r_V_9_i_fu_1635_p0 = tmp_84_i_fu_1349_p1;

assign r_V_9_i_fu_1635_p1 = r_V_9_i_fu_1635_p10;

assign r_V_9_i_fu_1635_p10 = win_val_0_val_1_0_1_fu_202;

assign ret_V_10_fu_568_p2 = (33'd67076096 + lhs_V_cast_i_76_fu_564_p1);

assign ret_V_17_cast_i_fu_1426_p1 = ret_V_17_i_fu_1422_p2;

assign ret_V_17_i_fu_1422_p2 = (r_V_17_i_reg_2052 + r_V_16_i_reg_2047);

assign ret_V_19_cast_i_fu_1453_p2 = (tmp5_fu_1448_p2 + r_V_18_i_reg_2057);

assign ret_V_1_fu_845_p2 = (16'd1 + ret_V_fu_817_p4);

assign ret_V_2_fu_867_p4 = {{fy_V_fu_809_p2[31:16]}};

assign ret_V_3_fu_895_p2 = (16'd1 + ret_V_2_fu_867_p4);

assign ret_V_4_fu_990_p2 = ($signed(lhs_V_fu_976_p1) - $signed(rhs_V_1_cast_i_fu_986_p1));

assign ret_V_5_fu_1016_p2 = ($signed(lhs_V_1_fu_1002_p1) - $signed(rhs_V_3_cast_i_fu_1012_p1));

assign ret_V_9_fu_511_p2 = (33'd67076096 + lhs_V_cast_i_fu_507_p1);

assign ret_V_fu_817_p4 = {{fx_V_fu_813_p2[31:16]}};

assign rev_fu_1517_p2 = (tmp_28_fu_1509_p3 ^ 1'd1);

assign rhs_V_1_cast_i_fu_986_p1 = $signed(rhs_V_fu_979_p3);

assign rhs_V_1_fu_1005_p3 = {{sy_1_reg_1927}, {16'd0}};

assign rhs_V_3_cast_i_fu_1012_p1 = $signed(rhs_V_1_fu_1005_p3);

assign rhs_V_fu_979_p3 = {{sx_1_reg_1920}, {16'd0}};

assign row_rate_V_fu_412_p1 = grp_fu_406_p2[31:0];

assign row_rd_5_i_fu_1114_p3 = ((tmp_75_i_reg_1883_pp0_iter32_reg[0:0] === 1'b1) ? sel_tmp_fu_1109_p2 : row_rd_i_fu_182);

assign row_wr_1_fu_723_p2 = ((p_Val2_8_reg_285 != 10'd0) ? 1'b1 : 1'b0);

assign row_wr_2_fu_1121_p3 = ((sel_tmp4_fu_1077_p2[0:0] === 1'b1) ? row_wr_fu_1052_p2 : row_wr_1_reg_1844);

assign row_wr_3_fu_1128_p3 = ((tmp_75_i_reg_1883_pp0_iter32_reg[0:0] === 1'b1) ? row_wr_2_fu_1121_p3 : row_wr_4_fu_178);

assign row_wr_fu_1052_p2 = ((pre_fy_fu_1045_p3 == tmp_44_cast_i_reg_1833) ? 1'b1 : 1'b0);

assign sel_tmp4_fu_1077_p2 = (tmp_75_i_reg_1883_pp0_iter32_reg & tmp_36_i_reg_1792);

assign sel_tmp5_fu_1081_p3 = ((sel_tmp4_fu_1077_p2[0:0] === 1'b1) ? pre_fy_i_fu_190 : pre_fy_1_sy_i_fu_1063_p3);

assign sel_tmp_fu_1109_p2 = (tmp_45_i_reg_1838 | tmp2_fu_1103_p2);

assign sx_1_fu_859_p3 = ((p_Result_s_fu_827_p3[0:0] === 1'b1) ? p_2_i_fu_851_p3 : ret_V_fu_817_p4);

assign sy_1_fu_909_p3 = ((p_Result_1_fu_877_p3[0:0] === 1'b1) ? p_3_i_fu_901_p3 : ret_V_2_fu_867_p4);

assign t_V_2_cast_i_fu_703_p1 = t_V_2_fu_695_p3;

assign t_V_2_fu_695_p3 = {{p_Val2_8_reg_285}, {16'd0}};

assign t_V_3_fu_740_p3 = {{ap_phi_mux_p_Val2_9_phi_fu_300_p4}, {16'd0}};

assign tmp2_fu_1103_p2 = (sel_tmp4_fu_1077_p2 | not_1_i_fu_1057_p2);

assign tmp3_fu_1170_p2 = (tmp_37_i_reg_1797 | not_i_fu_1150_p2);

assign tmp4_fu_1436_p2 = (tmp_124_i_cast_fu_1430_p1 + tmp_126_cast_i_cast_fu_1433_p1);

assign tmp5_fu_1448_p2 = ($signed(ret_V_17_i_fu_1422_p2) + $signed(r_V_19_i_reg_2063));

assign tmp_11_fu_527_p3 = tmp_22_i_fu_500_p3[32'd5];

assign tmp_124_i_cast_fu_1430_p1 = r_V_18_i_reg_2057;

assign tmp_126_cast_i_cast_fu_1433_p1 = r_V_19_i_reg_2063;

assign tmp_13_fu_584_p3 = tmp_27_i_fu_557_p3[32'd5];

assign tmp_13_i_fu_394_p3 = {{drows}, {16'd0}};

assign tmp_14_fu_765_p1 = grp_fu_757_p2[10:0];

assign tmp_15_fu_775_p1 = grp_fu_752_p2[11:0];

assign tmp_17_fu_835_p1 = fx_V_fu_813_p2[15:0];

assign tmp_18_i_fu_351_p3 = {{dcols}, {16'd0}};

assign tmp_19_fu_885_p1 = fy_V_fu_809_p2[15:0];

assign tmp_20_fu_917_p1 = fx_V_fu_813_p2[17:0];

assign tmp_21_fu_921_p1 = sx_1_fu_859_p3[1:0];

assign tmp_22_fu_939_p1 = fy_V_fu_809_p2[17:0];

assign tmp_22_i_fu_500_p3 = ((tmp_9_reg_1752[0:0] === 1'b1) ? p_neg_t5_i_fu_491_p2 : tmp_5_fu_497_p1);

assign tmp_23_fu_943_p1 = sy_1_fu_909_p3[1:0];

assign tmp_26_cast_i_fu_535_p1 = tmp_11_fu_527_p3;

assign tmp_27_i_fu_557_p3 = ((tmp_12_reg_1767[0:0] === 1'b1) ? p_neg_t_i_fu_548_p2 : tmp_7_fu_554_p1);

assign tmp_28_fu_1509_p3 = p_Val2_22_fu_1504_p2[32'd7];

assign tmp_2_i_i_cast_i_fu_1501_p1 = tmp_27_reg_2086;

assign tmp_31_cast_i_fu_592_p1 = tmp_13_fu_584_p3;

assign tmp_32_i_fu_602_p2 = ((drows < 9'd480) ? 1'b1 : 1'b0);

assign tmp_33_i_fu_610_p2 = (10'd1 + drows_cast_i_fu_607_p1);

assign tmp_34_i_fu_624_p2 = ((dcols < 10'd640) ? 1'b1 : 1'b0);

assign tmp_35_i_fu_632_p2 = (11'd1 + dcols_cast_i_fu_629_p1);

assign tmp_36_i_fu_646_p2 = (($signed(row_rate_V_reg_1738) > $signed(32'd65536)) ? 1'b1 : 1'b0);

assign tmp_37_i_fu_651_p2 = (($signed(col_rate_V_reg_1745) > $signed(32'd65536)) ? 1'b1 : 1'b0);

assign tmp_39_cast_i_fu_664_p1 = $signed(tmp_39_i_fu_656_p3);

assign tmp_39_i_fu_656_p3 = {{p_Val2_10_fu_539_p2}, {6'd0}};

assign tmp_41_cast_i_fu_676_p1 = $signed(tmp_41_i_fu_668_p3);

assign tmp_41_i_fu_668_p3 = {{p_Val2_11_fu_596_p2}, {6'd0}};

assign tmp_44_cast_i_fu_713_p1 = tmp_44_i_fu_707_p2;

assign tmp_44_i_fu_707_p2 = ($signed(i_op_assign_cast_cas_fu_680_p1) + $signed(11'd2047));

assign tmp_45_i_fu_717_p2 = ((p_Val2_8_reg_285 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_4_fu_488_p1 = p_lshr4_i_reg_1757;

assign tmp_54_i_fu_769_p2 = ($signed(i_op_assign_1_cast_c_fu_761_p1) + $signed(12'd4095));

assign tmp_56_i_fu_795_p1 = ap_phi_reg_pp0_iter31_dy_reg_308;

assign tmp_56_i_fu_795_p2 = ($signed(row_rate_V_reg_1738) * $signed(tmp_56_i_fu_795_p1));

assign tmp_58_i_fu_804_p1 = ap_phi_reg_pp0_iter31_dx_reg_317;

assign tmp_58_i_fu_804_p2 = ($signed(col_rate_V_reg_1745) * $signed(tmp_58_i_fu_804_p1));

assign tmp_59_i_fu_839_p2 = ((tmp_17_fu_835_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_5_fu_497_p1 = p_lshr_f6_i_reg_1762;

assign tmp_60_i_fu_889_p2 = ((tmp_19_fu_885_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_61_i_fu_996_p2 = (($signed(ret_V_4_fu_990_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign tmp_64_i_fu_925_p3 = {{tmp_21_fu_921_p1}, {16'd0}};

assign tmp_65_i_fu_933_p2 = (tmp_20_fu_917_p1 - tmp_64_i_fu_925_p3);

assign tmp_67_i_fu_1022_p2 = (($signed(ret_V_5_fu_1016_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign tmp_6_fu_545_p1 = p_lshr_i_reg_1772;

assign tmp_70_i_fu_947_p3 = {{tmp_23_fu_943_p1}, {16'd0}};

assign tmp_71_i_fu_955_p2 = (tmp_22_fu_939_p1 - tmp_70_i_fu_947_p3);

assign tmp_73_i_fu_1028_p2 = (($signed(sx_1_reg_1920) > $signed(16'd639)) ? 1'b1 : 1'b0);

assign tmp_74_i_fu_1040_p2 = (($signed(sy_1_reg_1927) > $signed(16'd479)) ? 1'b1 : 1'b0);

assign tmp_75_i_fu_779_p2 = ((p_Val2_9_reg_296_pp0_iter29_reg == 11'd0) ? 1'b1 : 1'b0);

assign tmp_79_cast_i_fu_1140_p1 = $signed(tmp_79_i_fu_1135_p2);

assign tmp_79_i_fu_1135_p2 = ($signed(12'd4095) + $signed(i_op_assign_1_cast_c_reg_1863_pp0_iter32_reg));

assign tmp_7_fu_554_p1 = p_lshr_f_i_reg_1777;

assign tmp_80_i_fu_1191_p1 = x_2_i_fu_1070_p3;

assign tmp_81_i_fu_1197_p2 = (($signed(pre_fy_fu_1045_p3) < $signed(16'd479)) ? 1'b1 : 1'b0);

assign tmp_82_i_fu_1203_p2 = (($signed(pre_fx_fu_1033_p3) < $signed(16'd639)) ? 1'b1 : 1'b0);

assign tmp_84_i_fu_1349_p1 = $signed(u1_V_fu_1315_p2);

assign tmp_88_i_fu_1383_p1 = $signed(p_Val2_20_reg_2022);

assign tmp_V_7_fu_616_p3 = ((tmp_32_i_fu_602_p2[0:0] === 1'b1) ? 10'd480 : tmp_33_i_fu_610_p2);

assign tmp_V_8_fu_638_p3 = ((tmp_34_i_fu_624_p2[0:0] === 1'b1) ? 11'd640 : tmp_35_i_fu_632_p2);

assign tmp_s_fu_1442_p2 = ($signed(ret_V_17_cast_i_fu_1426_p1) + $signed(tmp4_fu_1436_p2));

assign u1_V_fu_1315_p2 = (20'd262144 - p_Val2_18_reg_2000);

assign u_V_fu_1255_p3 = {{tmp_65_i_reg_1934_pp0_iter33_reg}, {2'd0}};

assign v1_V_fu_1320_p2 = (20'd262144 - p_Val2_1_reg_2006);

assign v_V_fu_1269_p3 = {{tmp_71_i_reg_1939_pp0_iter33_reg}, {2'd0}};

assign x_2_i_fu_1070_p3 = ((tmp_75_i_reg_1883_pp0_iter32_reg[0:0] === 1'b1) ? 16'd0 : x_1_fu_194);

assign x_fu_1215_p2 = ($signed(x_2_i_fu_1070_p3) + $signed(16'd1));

always @ (posedge ap_clk) begin
    tmp_39_cast_i_reg_1804[5:0] <= 6'b000000;
    tmp_41_cast_i_reg_1809[5:0] <= 6'b000000;
    t_V_2_cast_i_reg_1823[15:0] <= 16'b0000000000000000;
    t_V_2_cast_i_reg_1823[31:26] <= 6'b000000;
    i_op_assign_1_cast_c_reg_1863[11] <= 1'b0;
    i_op_assign_1_cast_c_reg_1863_pp0_iter31_reg[11] <= 1'b0;
    i_op_assign_1_cast_c_reg_1863_pp0_iter32_reg[11] <= 1'b0;
    p_Val2_18_reg_2000[1:0] <= 2'b00;
    p_Val2_1_reg_2006[1:0] <= 2'b00;
    v1_V_reg_2012[1:0] <= 2'b00;
    p_Val2_19_reg_2017[1:0] <= 2'b00;
    p_Val2_20_reg_2022[1:0] <= 2'b00;
    r_V_16_i_reg_2047[1:0] <= 2'b00;
    r_V_17_i_reg_2052[1:0] <= 2'b00;
    r_V_18_i_reg_2057[1:0] <= 2'b00;
    r_V_19_i_reg_2063[1:0] <= 2'b00;
    tmp_s_reg_2069[1:0] <= 2'b00;
end

endmodule //Resize_opr_linear_le
