Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 10 15:54:04 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UpCounter_10k_timing_summary_routed.rpt -pb UpCounter_10k_timing_summary_routed.pb -rpx UpCounter_10k_timing_summary_routed.rpx -warn_on_violation
| Design       : UpCounter_10k
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U_ClkDiv_10Hz/r_tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fndController/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.658        0.000                      0                   43        0.278        0.000                      0                   43        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.658        0.000                      0                   43        0.278        0.000                      0                   43        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 1.275ns (29.246%)  route 3.085ns (70.754%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.564     5.085    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 r  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.678     6.242    U_ClkDiv_10Hz/counter[20]
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.301     6.543 f  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.432     6.975    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X54Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.099 f  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.590    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.714 f  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.146    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.270 f  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.051     9.321    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X59Y18         LUT3 (Prop_lut3_I0_O)        0.124     9.445 r  U_ClkDiv_10Hz/r_tick_i_1/O
                         net (fo=1, routed)           0.000     9.445    U_ClkDiv_10Hz/r_tick_i_1_n_0
    SLICE_X59Y18         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X59Y18         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X59Y18         FDRE (Setup_fdre_C_D)        0.029    15.103    U_ClkDiv_10Hz/r_tick_reg
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 1.275ns (29.517%)  route 3.045ns (70.483%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.564     5.085    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.678     6.242    U_ClkDiv_10Hz/counter[20]
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.301     6.543 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.432     6.975    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X54Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.099 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.590    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.714 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.146    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.011     9.281    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.405 r  U_ClkDiv_10Hz/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.405    U_ClkDiv_10Hz/counter_0[14]
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.446    14.787    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[14]/C
                         clock pessimism              0.298    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X54Y15         FDCE (Setup_fdce_C_D)        0.077    15.127    U_ClkDiv_10Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 1.297ns (29.874%)  route 3.045ns (70.126%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.564     5.085    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.678     6.242    U_ClkDiv_10Hz/counter[20]
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.301     6.543 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.432     6.975    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X54Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.099 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.590    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.714 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.146    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.011     9.281    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.146     9.427 r  U_ClkDiv_10Hz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.427    U_ClkDiv_10Hz/counter_0[17]
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.446    14.787    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[17]/C
                         clock pessimism              0.298    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X54Y15         FDCE (Setup_fdce_C_D)        0.118    15.168    U_ClkDiv_10Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.145ns (27.500%)  route 3.019ns (72.499%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.559     5.080    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y19         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.478     5.558 f  U_fndController/U_ClkDiv/counter_reg[12]/Q
                         net (fo=2, routed)           0.874     6.432    U_fndController/U_ClkDiv/counter_reg_n_0_[12]
    SLICE_X54Y19         LUT4 (Prop_lut4_I0_O)        0.295     6.727 f  U_fndController/U_ClkDiv/counter[16]_i_5/O
                         net (fo=1, routed)           0.607     7.334    U_fndController/U_ClkDiv/counter[16]_i_5_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.458 f  U_fndController/U_ClkDiv/counter[16]_i_4/O
                         net (fo=1, routed)           0.282     7.740    U_fndController/U_ClkDiv/counter[16]_i_4_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.864 f  U_fndController/U_ClkDiv/counter[16]_i_2/O
                         net (fo=17, routed)          1.256     9.120    U_fndController/U_ClkDiv/counter[16]_i_2_n_0
    SLICE_X58Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.244 r  U_fndController/U_ClkDiv/r_tick_i_1__0/O
                         net (fo=1, routed)           0.000     9.244    U_fndController/U_ClkDiv/r_tick_i_1__0_n_0
    SLICE_X58Y21         FDRE                                         r  U_fndController/U_ClkDiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.506    14.847    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y21         FDRE                                         r  U_fndController/U_ClkDiv/r_tick_reg/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y21         FDRE (Setup_fdre_C_D)        0.031    15.103    U_fndController/U_ClkDiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.244    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.275ns (31.154%)  route 2.818ns (68.846%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.564     5.085    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.678     6.242    U_ClkDiv_10Hz/counter[20]
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.301     6.543 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.432     6.975    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X54Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.099 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.590    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.714 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.146    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.784     9.054    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.178 r  U_ClkDiv_10Hz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.178    U_ClkDiv_10Hz/counter_0[22]
    SLICE_X54Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[22]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X54Y16         FDCE (Setup_fdce_C_D)        0.081    15.106    U_ClkDiv_10Hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.275ns (31.238%)  route 2.807ns (68.762%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.564     5.085    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.678     6.242    U_ClkDiv_10Hz/counter[20]
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.301     6.543 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.432     6.975    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X54Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.099 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.590    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.714 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.146    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.773     9.043    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.167 r  U_ClkDiv_10Hz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.167    U_ClkDiv_10Hz/counter_0[18]
    SLICE_X54Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[18]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X54Y16         FDCE (Setup_fdce_C_D)        0.077    15.102    U_ClkDiv_10Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.268ns (31.036%)  route 2.818ns (68.964%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.564     5.085    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.678     6.242    U_ClkDiv_10Hz/counter[20]
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.301     6.543 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.432     6.975    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X54Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.099 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.590    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.714 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.146    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.784     9.054    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.117     9.171 r  U_ClkDiv_10Hz/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.171    U_ClkDiv_10Hz/counter_0[23]
    SLICE_X54Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[23]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X54Y16         FDCE (Setup_fdce_C_D)        0.118    15.143    U_ClkDiv_10Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 1.275ns (31.325%)  route 2.795ns (68.675%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.564     5.085    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.678     6.242    U_ClkDiv_10Hz/counter[20]
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.301     6.543 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.432     6.975    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X54Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.099 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.590    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.714 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.146    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.762     9.032    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.156 r  U_ClkDiv_10Hz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.156    U_ClkDiv_10Hz/counter_0[19]
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.446    14.787    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[19]/C
                         clock pessimism              0.298    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X54Y15         FDCE (Setup_fdce_C_D)        0.081    15.131    U_ClkDiv_10Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 1.267ns (31.103%)  route 2.807ns (68.897%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.564     5.085    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.678     6.242    U_ClkDiv_10Hz/counter[20]
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.301     6.543 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.432     6.975    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X54Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.099 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.590    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.714 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.146    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.773     9.043    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.116     9.159 r  U_ClkDiv_10Hz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.159    U_ClkDiv_10Hz/counter_0[21]
    SLICE_X54Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X54Y16         FDCE (Setup_fdce_C_D)        0.118    15.143    U_ClkDiv_10Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.275ns (31.791%)  route 2.736ns (68.209%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.564     5.085    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           0.678     6.242    U_ClkDiv_10Hz/counter[20]
    SLICE_X54Y16         LUT4 (Prop_lut4_I0_O)        0.301     6.543 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.432     6.975    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X54Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.099 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.491     7.590    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X54Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.714 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.432     8.146    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X54Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.702     8.972    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X54Y13         LUT2 (Prop_lut2_I0_O)        0.124     9.096 r  U_ClkDiv_10Hz/counter[11]_i_1__1/O
                         net (fo=1, routed)           0.000     9.096    U_ClkDiv_10Hz/counter_0[11]
    SLICE_X54Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.447    14.788    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[11]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X54Y13         FDCE (Setup_fdce_C_D)        0.077    15.104    U_ClkDiv_10Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  6.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.470    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X59Y18         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  U_ClkDiv_10Hz/r_tick_reg/Q
                         net (fo=15, routed)          0.183     1.794    U_ClkDiv_10Hz/CLK
    SLICE_X59Y18         LUT3 (Prop_lut3_I2_O)        0.045     1.839 r  U_ClkDiv_10Hz/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.839    U_ClkDiv_10Hz/r_tick_i_1_n_0
    SLICE_X59Y18         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.855     1.982    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X59Y18         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.091     1.561    U_ClkDiv_10Hz/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.584     1.467    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y21         FDRE                                         r  U_fndController/U_ClkDiv/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U_fndController/U_ClkDiv/r_tick_reg/Q
                         net (fo=3, routed)           0.237     1.845    U_fndController/U_ClkDiv/CLK
    SLICE_X58Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.890 r  U_fndController/U_ClkDiv/r_tick_i_1__0/O
                         net (fo=1, routed)           0.000     1.890    U_fndController/U_ClkDiv/r_tick_i_1__0_n_0
    SLICE_X58Y21         FDRE                                         r  U_fndController/U_ClkDiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.852     1.979    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y21         FDRE                                         r  U_fndController/U_ClkDiv/r_tick_reg/C
                         clock pessimism             -0.512     1.467    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.092     1.559    U_fndController/U_ClkDiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.997%)  route 0.245ns (54.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.565     1.448    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X56Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDCE (Prop_fdce_C_Q)         0.164     1.612 f  U_ClkDiv_10Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.245     1.858    U_ClkDiv_10Hz/counter[0]
    SLICE_X56Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.903 r  U_ClkDiv_10Hz/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.903    U_ClkDiv_10Hz/counter_0[0]
    SLICE_X56Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X56Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[0]/C
                         clock pessimism             -0.512     1.448    
    SLICE_X56Y12         FDCE (Hold_fdce_C_D)         0.121     1.569    U_ClkDiv_10Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.562     1.445    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y14         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_ClkDiv_10Hz/counter_reg[15]/Q
                         net (fo=2, routed)           0.060     1.669    U_ClkDiv_10Hz/counter[15]
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.780 r  U_ClkDiv_10Hz/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.166     1.946    U_ClkDiv_10Hz/data0[15]
    SLICE_X54Y14         LUT2 (Prop_lut2_I1_O)        0.108     2.054 r  U_ClkDiv_10Hz/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     2.054    U_ClkDiv_10Hz/counter_0[15]
    SLICE_X54Y14         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.832     1.959    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y14         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[15]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X54Y14         FDCE (Hold_fdce_C_D)         0.121     1.566    U_ClkDiv_10Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.562     1.445    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_ClkDiv_10Hz/counter_reg[19]/Q
                         net (fo=2, routed)           0.060     1.669    U_ClkDiv_10Hz/counter[19]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.780 r  U_ClkDiv_10Hz/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.166     1.946    U_ClkDiv_10Hz/data0[19]
    SLICE_X54Y15         LUT2 (Prop_lut2_I1_O)        0.108     2.054 r  U_ClkDiv_10Hz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.054    U_ClkDiv_10Hz/counter_0[19]
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.958    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X54Y15         FDCE (Hold_fdce_C_D)         0.121     1.566    U_ClkDiv_10Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_fndController/U_ClkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fndController/U_ClkDiv/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.558     1.441    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y19         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  U_fndController/U_ClkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.060     1.665    U_fndController/U_ClkDiv/counter_reg_n_0_[11]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.776 r  U_fndController/U_ClkDiv/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.166     1.942    U_fndController/U_ClkDiv/counter0_carry__1_n_5
    SLICE_X54Y19         LUT2 (Prop_lut2_I1_O)        0.108     2.050 r  U_fndController/U_ClkDiv/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.050    U_fndController/U_ClkDiv/counter[11]
    SLICE_X54Y19         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.827     1.954    U_fndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X54Y19         FDCE                                         r  U_fndController/U_ClkDiv/counter_reg[11]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X54Y19         FDCE (Hold_fdce_C_D)         0.121     1.562    U_fndController/U_ClkDiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  U_ClkDiv_10Hz/counter_reg[7]/Q
                         net (fo=2, routed)           0.060     1.670    U_ClkDiv_10Hz/counter[7]
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.781 r  U_ClkDiv_10Hz/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.166     1.947    U_ClkDiv_10Hz/data0[7]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.108     2.055 r  U_ClkDiv_10Hz/counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     2.055    U_ClkDiv_10Hz/counter_0[7]
    SLICE_X54Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[7]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X54Y12         FDCE (Hold_fdce_C_D)         0.121     1.567    U_ClkDiv_10Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.254ns (38.397%)  route 0.408ns (61.603%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.565     1.448    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X56Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDCE (Prop_fdce_C_Q)         0.164     1.612 f  U_ClkDiv_10Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.222     1.834    U_ClkDiv_10Hz/counter[0]
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.879 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.186     2.065    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X56Y12         LUT2 (Prop_lut2_I0_O)        0.045     2.110 r  U_ClkDiv_10Hz/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.110    U_ClkDiv_10Hz/counter_0[4]
    SLICE_X56Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X56Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[4]/C
                         clock pessimism             -0.512     1.448    
    SLICE_X56Y12         FDCE (Hold_fdce_C_D)         0.121     1.569    U_ClkDiv_10Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.257ns (35.858%)  route 0.460ns (64.142%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.565     1.448    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X56Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDCE (Prop_fdce_C_Q)         0.164     1.612 f  U_ClkDiv_10Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.222     1.834    U_ClkDiv_10Hz/counter[0]
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.879 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.238     2.117    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X54Y12         LUT2 (Prop_lut2_I0_O)        0.048     2.165 r  U_ClkDiv_10Hz/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     2.165    U_ClkDiv_10Hz/counter_0[5]
    SLICE_X54Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[5]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X54Y12         FDCE (Hold_fdce_C_D)         0.131     1.613    U_ClkDiv_10Hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.257ns (35.659%)  route 0.464ns (64.341%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.565     1.448    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X56Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDCE (Prop_fdce_C_Q)         0.164     1.612 f  U_ClkDiv_10Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.222     1.834    U_ClkDiv_10Hz/counter[0]
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.879 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.242     2.121    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X54Y12         LUT2 (Prop_lut2_I0_O)        0.048     2.169 r  U_ClkDiv_10Hz/counter[8]_i_1__1/O
                         net (fo=1, routed)           0.000     2.169    U_ClkDiv_10Hz/counter_0[8]
    SLICE_X54Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X54Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[8]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X54Y12         FDCE (Hold_fdce_C_D)         0.131     1.613    U_ClkDiv_10Hz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.556    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_ClkDiv_10Hz/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   U_ClkDiv_10Hz/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_ClkDiv_10Hz/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_ClkDiv_10Hz/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   U_ClkDiv_10Hz/counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y16   U_ClkDiv_10Hz/counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   U_ClkDiv_10Hz/counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y12   U_ClkDiv_10Hz/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   U_ClkDiv_10Hz/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_ClkDiv_10Hz/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_ClkDiv_10Hz/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_ClkDiv_10Hz/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_ClkDiv_10Hz/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_ClkDiv_10Hz/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_ClkDiv_10Hz/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_ClkDiv_10Hz/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_ClkDiv_10Hz/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_ClkDiv_10Hz/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_ClkDiv_10Hz/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_ClkDiv_10Hz/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U_ClkDiv_10Hz/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U_ClkDiv_10Hz/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U_ClkDiv_10Hz/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_ClkDiv_10Hz/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_ClkDiv_10Hz/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_ClkDiv_10Hz/counter_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   U_fndController/U_ClkDiv/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   U_fndController/U_ClkDiv/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   U_fndController/U_ClkDiv/counter_reg[11]/C



