{"vcs1":{"timestamp_begin":1681355918.532055112, "rt":1.36, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681355919.928329648, "rt":1.30, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1681355921.442038781, "rt":1.02, "ut":0.06, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681355918.236295462}
{"VCS_COMP_START_TIME": 1681355918.236295462}
{"VCS_COMP_END_TIME": 1681355923.136847040}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338304}}
{"stitch_vcselab": {"peak_mem": 238988}}
