{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650461670097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650461670097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 15:34:29 2022 " "Processing started: Wed Apr 20 15:34:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650461670097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650461670097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off static_muxed_clk_crossed_gated -c static_muxed_clk_crossed_gated_better " "Command: quartus_map --read_settings_files=on --write_settings_files=off static_muxed_clk_crossed_gated -c static_muxed_clk_crossed_gated_better" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650461670097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650461670779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650461670780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxedclock/synthesis/muxedclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxedclock/synthesis/muxedclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxedClock-rtl " "Found design unit 1: MuxedClock-rtl" {  } { { "MuxedClock/synthesis/MuxedClock.vhd" "" { Text "C:/Users/Danie/Desktop/Ergebnis/src/static_muxed_clk_crossed_gated/syn/MuxedClock/synthesis/MuxedClock.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650461687384 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxedClock " "Found entity 1: MuxedClock" {  } { { "MuxedClock/synthesis/MuxedClock.vhd" "" { Text "C:/Users/Danie/Desktop/Ergebnis/src/static_muxed_clk_crossed_gated/syn/MuxedClock/synthesis/MuxedClock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650461687384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650461687384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxedclock/synthesis/submodules/muxedclock_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file muxedclock/synthesis/submodules/muxedclock_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxedClock_altclkctrl_0_sub " "Found entity 1: MuxedClock_altclkctrl_0_sub" {  } { { "MuxedClock/synthesis/submodules/MuxedClock_altclkctrl_0.v" "" { Text "C:/Users/Danie/Desktop/Ergebnis/src/static_muxed_clk_crossed_gated/syn/MuxedClock/synthesis/submodules/MuxedClock_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650461687446 ""} { "Info" "ISGN_ENTITY_NAME" "2 MuxedClock_altclkctrl_0 " "Found entity 2: MuxedClock_altclkctrl_0" {  } { { "MuxedClock/synthesis/submodules/MuxedClock_altclkctrl_0.v" "" { Text "C:/Users/Danie/Desktop/Ergebnis/src/static_muxed_clk_crossed_gated/syn/MuxedClock/synthesis/submodules/MuxedClock_altclkctrl_0.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650461687446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650461687446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danie/desktop/ergebnis/src/static_muxed_clk_crossed_gated/src/static_muxed_clk_crossed_gated-rtl-ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danie/desktop/ergebnis/src/static_muxed_clk_crossed_gated/src/static_muxed_clk_crossed_gated-rtl-ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_muxed_clk_crossed_gated-rtl " "Found design unit 1: static_muxed_clk_crossed_gated-rtl" {  } { { "../src/static_muxed_clk_crossed_gated-rtl-ea.vhd" "" { Text "C:/Users/Danie/Desktop/Ergebnis/src/static_muxed_clk_crossed_gated/src/static_muxed_clk_crossed_gated-rtl-ea.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650461687449 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_muxed_clk_crossed_gated " "Found entity 1: static_muxed_clk_crossed_gated" {  } { { "../src/static_muxed_clk_crossed_gated-rtl-ea.vhd" "" { Text "C:/Users/Danie/Desktop/Ergebnis/src/static_muxed_clk_crossed_gated/src/static_muxed_clk_crossed_gated-rtl-ea.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650461687449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650461687449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "static_muxed_clk_crossed_gated " "Elaborating entity \"static_muxed_clk_crossed_gated\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650461687509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxedClock MuxedClock:TheMuxedClk0 " "Elaborating entity \"MuxedClock\" for hierarchy \"MuxedClock:TheMuxedClk0\"" {  } { { "../src/static_muxed_clk_crossed_gated-rtl-ea.vhd" "TheMuxedClk0" { Text "C:/Users/Danie/Desktop/Ergebnis/src/static_muxed_clk_crossed_gated/src/static_muxed_clk_crossed_gated-rtl-ea.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650461687511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxedClock_altclkctrl_0 MuxedClock:TheMuxedClk0\|MuxedClock_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"MuxedClock_altclkctrl_0\" for hierarchy \"MuxedClock:TheMuxedClk0\|MuxedClock_altclkctrl_0:altclkctrl_0\"" {  } { { "MuxedClock/synthesis/MuxedClock.vhd" "altclkctrl_0" { Text "C:/Users/Danie/Desktop/Ergebnis/src/static_muxed_clk_crossed_gated/syn/MuxedClock/synthesis/MuxedClock.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650461687514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxedClock_altclkctrl_0_sub MuxedClock:TheMuxedClk0\|MuxedClock_altclkctrl_0:altclkctrl_0\|MuxedClock_altclkctrl_0_sub:MuxedClock_altclkctrl_0_sub_component " "Elaborating entity \"MuxedClock_altclkctrl_0_sub\" for hierarchy \"MuxedClock:TheMuxedClk0\|MuxedClock_altclkctrl_0:altclkctrl_0\|MuxedClock_altclkctrl_0_sub:MuxedClock_altclkctrl_0_sub_component\"" {  } { { "MuxedClock/synthesis/submodules/MuxedClock_altclkctrl_0.v" "MuxedClock_altclkctrl_0_sub_component" { Text "C:/Users/Danie/Desktop/Ergebnis/src/static_muxed_clk_crossed_gated/syn/MuxedClock/synthesis/submodules/MuxedClock_altclkctrl_0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650461687515 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650461688164 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 0 0 0 " "Adding 8 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650461688547 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650461688547 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650461688650 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650461688650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650461688650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650461688650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650461688694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 15:34:48 2022 " "Processing ended: Wed Apr 20 15:34:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650461688694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650461688694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650461688694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650461688694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650461690802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650461690803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 15:34:50 2022 " "Processing started: Wed Apr 20 15:34:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650461690803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650461690803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off static_muxed_clk_crossed_gated -c static_muxed_clk_crossed_gated_better " "Command: quartus_fit --read_settings_files=off --write_settings_files=off static_muxed_clk_crossed_gated -c static_muxed_clk_crossed_gated_better" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650461690803 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650461690934 ""}
{ "Info" "0" "" "Project  = static_muxed_clk_crossed_gated" {  } {  } 0 0 "Project  = static_muxed_clk_crossed_gated" 0 0 "Fitter" 0 0 1650461690935 ""}
{ "Info" "0" "" "Revision = static_muxed_clk_crossed_gated_better" {  } {  } 0 0 "Revision = static_muxed_clk_crossed_gated_better" 0 0 "Fitter" 0 0 1650461690937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650461691129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650461691130 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "static_muxed_clk_crossed_gated_better 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"static_muxed_clk_crossed_gated_better\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650461691153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650461691218 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650461691218 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650461692094 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650461692188 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650461692447 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 8 " "No exact pin location assignment(s) for 8 pins of 8 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1650461692967 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1650461704982 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "MuxedClock:TheMuxedClk0\|MuxedClock_altclkctrl_0:altclkctrl_0\|MuxedClock_altclkctrl_0_sub:MuxedClock_altclkctrl_0_sub_component\|sd1 3 global CLKCTRL_G10 " "MuxedClock:TheMuxedClk0\|MuxedClock_altclkctrl_0:altclkctrl_0\|MuxedClock_altclkctrl_0_sub:MuxedClock_altclkctrl_0_sub_component\|sd1 with 3 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1650461705180 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1650461705180 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650461705181 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650461705206 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650461705208 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650461705209 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1650461705210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1650461705211 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650461705212 ""}
{ "Info" "ISTA_SDC_FOUND" "static_muxed_clk_crossed_gated_better.sdc " "Reading SDC File: 'static_muxed_clk_crossed_gated_better.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1650461705856 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1650461705868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1650461705868 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1650461705869 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650461705869 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650461705869 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000    clk_mux_a " "   5.000    clk_mux_a" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650461705869 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000    clk_mux_b " "  10.000    clk_mux_b" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650461705869 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000        iClkA " "   5.000        iClkA" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650461705869 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000        iClkB " "  10.000        iClkB" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650461705869 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1650461705869 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650461705884 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1650461705885 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650461705885 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650461705910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650461716055 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1650461716211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650461721387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650461725694 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650461726294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650461726294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650461727071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "C:/Users/Danie/Desktop/Ergebnis/src/static_muxed_clk_crossed_gated/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650461734621 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650461734621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650461734977 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1650461734977 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650461734977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650461734980 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650461736166 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650461736273 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650461737004 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650461737004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650461737388 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650461739641 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Danie/Desktop/Ergebnis/src/static_muxed_clk_crossed_gated/syn/output_files/static_muxed_clk_crossed_gated_better.fit.smsg " "Generated suppressed messages file C:/Users/Danie/Desktop/Ergebnis/src/static_muxed_clk_crossed_gated/syn/output_files/static_muxed_clk_crossed_gated_better.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650461740068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6161 " "Peak virtual memory: 6161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650461740634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 15:35:40 2022 " "Processing ended: Wed Apr 20 15:35:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650461740634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650461740634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650461740634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650461740634 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650461742298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650461742300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 15:35:42 2022 " "Processing started: Wed Apr 20 15:35:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650461742300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650461742300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off static_muxed_clk_crossed_gated -c static_muxed_clk_crossed_gated_better " "Command: quartus_asm --read_settings_files=off --write_settings_files=off static_muxed_clk_crossed_gated -c static_muxed_clk_crossed_gated_better" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650461742300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650461743397 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650461749923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650461750493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 15:35:50 2022 " "Processing ended: Wed Apr 20 15:35:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650461750493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650461750493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650461750493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650461750493 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650461751188 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650461752358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650461752359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 15:35:51 2022 " "Processing started: Wed Apr 20 15:35:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650461752359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650461752359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta static_muxed_clk_crossed_gated -c static_muxed_clk_crossed_gated_better " "Command: quartus_sta static_muxed_clk_crossed_gated -c static_muxed_clk_crossed_gated_better" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650461752360 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650461752520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650461753384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650461753384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650461753455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650461753455 ""}
{ "Info" "ISTA_SDC_FOUND" "static_muxed_clk_crossed_gated_better.sdc " "Reading SDC File: 'static_muxed_clk_crossed_gated_better.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650461754530 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1650461754538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650461754539 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650461754542 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650461754559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.774 " "Worst-case setup slack is 1.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461754587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461754587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.774               0.000 clk_mux_a  " "    1.774               0.000 clk_mux_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461754587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.851               0.000 clk_mux_b  " "    1.851               0.000 clk_mux_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461754587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650461754587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.449 " "Worst-case hold slack is 0.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461754595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461754595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 clk_mux_a  " "    0.449               0.000 clk_mux_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461754595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 clk_mux_b  " "    0.449               0.000 clk_mux_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461754595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650461754595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650461754605 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650461754635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.865 " "Worst-case minimum pulse width slack is 1.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461754638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461754638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.865               0.000 iClkA  " "    1.865               0.000 iClkA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461754638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.876               0.000 clk_mux_a  " "    1.876               0.000 clk_mux_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461754638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.380               0.000 clk_mux_b  " "    4.380               0.000 clk_mux_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461754638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.894               0.000 iClkB  " "    4.894               0.000 iClkB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461754638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650461754638 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650461754657 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650461754713 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650461755485 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650461755559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.072 " "Worst-case setup slack is 2.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461755665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461755665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.072               0.000 clk_mux_a  " "    2.072               0.000 clk_mux_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461755665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.144               0.000 clk_mux_b  " "    2.144               0.000 clk_mux_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461755665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650461755665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.281 " "Worst-case hold slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461755673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461755673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 clk_mux_b  " "    0.281               0.000 clk_mux_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461755673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 clk_mux_a  " "    0.420               0.000 clk_mux_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461755673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650461755673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650461755704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650461755742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.797 " "Worst-case minimum pulse width slack is 1.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461755747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461755747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.797               0.000 clk_mux_a  " "    1.797               0.000 clk_mux_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461755747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.875               0.000 iClkA  " "    1.875               0.000 iClkA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461755747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.301               0.000 clk_mux_b  " "    4.301               0.000 clk_mux_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461755747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.920               0.000 iClkB  " "    4.920               0.000 iClkB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461755747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650461755747 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650461755778 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650461756131 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650461756944 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650461757017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.689 " "Worst-case setup slack is 2.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.689               0.000 clk_mux_a  " "    2.689               0.000 clk_mux_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.748               0.000 clk_mux_b  " "    2.748               0.000 clk_mux_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650461757023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.260 " "Worst-case hold slack is 0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 clk_mux_a  " "    0.260               0.000 clk_mux_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 clk_mux_b  " "    0.260               0.000 clk_mux_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650461757030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650461757035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650461757050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.816 " "Worst-case minimum pulse width slack is 1.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.816               0.000 iClkA  " "    1.816               0.000 iClkA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.923               0.000 clk_mux_a  " "    1.923               0.000 clk_mux_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.419               0.000 clk_mux_b  " "    4.419               0.000 clk_mux_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.639               0.000 iClkB  " "    4.639               0.000 iClkB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650461757057 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650461757074 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650461757310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.017 " "Worst-case setup slack is 3.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.017               0.000 clk_mux_a  " "    3.017               0.000 clk_mux_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.076               0.000 clk_mux_b  " "    3.076               0.000 clk_mux_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650461757318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.109 " "Worst-case hold slack is 0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 clk_mux_b  " "    0.109               0.000 clk_mux_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 clk_mux_a  " "    0.233               0.000 clk_mux_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650461757329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650461757338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650461757345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.801 " "Worst-case minimum pulse width slack is 1.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.801               0.000 iClkA  " "    1.801               0.000 iClkA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.927               0.000 clk_mux_a  " "    1.927               0.000 clk_mux_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.423               0.000 clk_mux_b  " "    4.423               0.000 clk_mux_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.628               0.000 iClkB  " "    4.628               0.000 iClkB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650461757352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650461757352 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650461759651 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650461759652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5105 " "Peak virtual memory: 5105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650461759779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 15:35:59 2022 " "Processing ended: Wed Apr 20 15:35:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650461759779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650461759779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650461759779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650461759779 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Quartus Prime Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650461760575 ""}
