; SMT-LIBv2 description generated by Yosys 0.8+     235 (git sha1 da4ecb3, clang 8.0.0 -fPIC -Os)
; yosys-smt2-module Test
(declare-sort |Test_s| 0)
(declare-fun |Test_is| (|Test_s|) Bool)
; yosys-smt2-output a 32
; yosys-smt2-register a 32
; yosys-smt2-wire a 32
(declare-fun |Test#0| (|Test_s|) (_ BitVec 32)) ; \a
(define-fun |Test_n a| ((state |Test_s|)) (_ BitVec 32) (|Test#0| state))
; yosys-smt2-input a_addr 3
; yosys-smt2-wire a_addr 3
(declare-fun |Test#1| (|Test_s|) (_ BitVec 3)) ; \a_addr
(define-fun |Test_n a_addr| ((state |Test_s|)) (_ BitVec 3) (|Test#1| state))
; yosys-smt2-register addr 3
; yosys-smt2-wire addr 3
(declare-fun |Test#2| (|Test_s|) (_ BitVec 3)) ; \addr
(define-fun |Test_n addr| ((state |Test_s|)) (_ BitVec 3) (|Test#2| state))
; yosys-smt2-output b 32
; yosys-smt2-register b 32
; yosys-smt2-wire b 32
(declare-fun |Test#3| (|Test_s|) (_ BitVec 32)) ; \b
(define-fun |Test_n b| ((state |Test_s|)) (_ BitVec 32) (|Test#3| state))
; yosys-smt2-input b_addr 3
; yosys-smt2-wire b_addr 3
(declare-fun |Test#4| (|Test_s|) (_ BitVec 3)) ; \b_addr
(define-fun |Test_n b_addr| ((state |Test_s|)) (_ BitVec 3) (|Test#4| state))
; yosys-smt2-output c 32
; yosys-smt2-wire c 32
(declare-fun |Test#5| (|Test_s|) (_ BitVec 32)) ; \op.c
(define-fun |Test_n c| ((state |Test_s|)) (_ BitVec 32) (|Test#5| state))
; yosys-smt2-input c_addr 3
; yosys-smt2-wire c_addr 3
(declare-fun |Test#6| (|Test_s|) (_ BitVec 3)) ; \c_addr
(define-fun |Test_n c_addr| ((state |Test_s|)) (_ BitVec 3) (|Test#6| state))
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
(declare-fun |Test#7| (|Test_s|) Bool) ; \clk
(define-fun |Test_n clk| ((state |Test_s|)) Bool (|Test#7| state))
; yosys-smt2-wire counter.clk 1
; yosys-smt2-clock counter.clk posedge
(define-fun |Test_n counter.clk| ((state |Test_s|)) Bool (|Test#7| state))
; yosys-smt2-register counter.count 3
; yosys-smt2-wire counter.count 3
(declare-fun |Test#8| (|Test_s|) (_ BitVec 3)) ; \counter.count
(define-fun |Test_n counter.count| ((state |Test_s|)) (_ BitVec 3) (|Test#8| state))
; yosys-smt2-wire counter.rst 1
(declare-fun |Test#9| (|Test_s|) Bool) ; \rst
(define-fun |Test_n counter.rst| ((state |Test_s|)) Bool (|Test#9| state))
; yosys-smt2-register in_data 1
; yosys-smt2-wire in_data 1
(declare-fun |Test#10| (|Test_s|) (_ BitVec 1)) ; \in_data
(define-fun |Test_n in_data| ((state |Test_s|)) Bool (= ((_ extract 0 0) (|Test#10| state)) #b1))
; yosys-smt2-wire mem.addr 3
(define-fun |Test_n mem.addr| ((state |Test_s|)) (_ BitVec 3) (|Test#2| state))
; yosys-smt2-wire mem.clk 1
; yosys-smt2-clock mem.clk posedge
(define-fun |Test_n mem.clk| ((state |Test_s|)) Bool (|Test#7| state))
; yosys-smt2-wire mem.in_data 32
(define-fun |Test_n mem.in_data| ((state |Test_s|)) (_ BitVec 32) (concat #b0000000000000000000000000000000 (|Test#10| state)))
; yosys-smt2-wire mem.out_data 32
(declare-fun |Test#11| (|Test_s|) (_ BitVec 32)) ; \mem.ram[0]
(declare-fun |Test#12| (|Test_s|) (_ BitVec 32)) ; \mem.ram[1]
(define-fun |Test#13| ((state |Test_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|Test#2| state)) #b1) ((_ extract 0 0) (|Test#12| state)) ((_ extract 0 0) (|Test#11| state)))) ; $techmap\mem.$memory\ram$rdmux[0][1][0]$a$145 [0]
(declare-fun |Test#14| (|Test_s|) (_ BitVec 32)) ; \mem.ram[2]
(declare-fun |Test#15| (|Test_s|) (_ BitVec 32)) ; \mem.ram[3]
(define-fun |Test#16| ((state |Test_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|Test#2| state)) #b1) ((_ extract 0 0) (|Test#15| state)) ((_ extract 0 0) (|Test#14| state)))) ; $techmap\mem.$memory\ram$rdmux[0][1][0]$b$146 [0]
(define-fun |Test#17| ((state |Test_s|)) (_ BitVec 1) (ite (= ((_ extract 1 1) (|Test#2| state)) #b1) (|Test#16| state) (|Test#13| state))) ; $auto$wreduce.cc:445:run$230 [0]
(declare-fun |Test#18| (|Test_s|) (_ BitVec 32)) ; \mem.ram[4]
(declare-fun |Test#19| (|Test_s|) (_ BitVec 32)) ; \mem.ram[5]
(define-fun |Test#20| ((state |Test_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|Test#2| state)) #b1) ((_ extract 0 0) (|Test#19| state)) ((_ extract 0 0) (|Test#18| state)))) ; $techmap\mem.$memory\ram$rdmux[0][1][1]$a$148 [0]
(declare-fun |Test#21| (|Test_s|) (_ BitVec 32)) ; \mem.ram[6]
(declare-fun |Test#22| (|Test_s|) (_ BitVec 32)) ; \mem.ram[7]
(define-fun |Test#23| ((state |Test_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|Test#2| state)) #b1) ((_ extract 0 0) (|Test#22| state)) ((_ extract 0 0) (|Test#21| state)))) ; $techmap\mem.$memory\ram$rdmux[0][1][1]$b$149 [0]
(define-fun |Test#24| ((state |Test_s|)) (_ BitVec 1) (ite (= ((_ extract 1 1) (|Test#2| state)) #b1) (|Test#23| state) (|Test#20| state))) ; $auto$wreduce.cc:445:run$231 [0]
(define-fun |Test#25| ((state |Test_s|)) (_ BitVec 1) (ite (= ((_ extract 2 2) (|Test#2| state)) #b1) (|Test#24| state) (|Test#17| state))) ; \out_data
(define-fun |Test_n mem.out_data| ((state |Test_s|)) (_ BitVec 32) (concat #b0000000000000000000000000000000 (|Test#25| state)))
; yosys-smt2-register mem.ram[0] 32
; yosys-smt2-wire mem.ram[0] 32
(define-fun |Test_n mem.ram[0]| ((state |Test_s|)) (_ BitVec 32) (|Test#11| state))
; yosys-smt2-register mem.ram[1] 32
; yosys-smt2-wire mem.ram[1] 32
(define-fun |Test_n mem.ram[1]| ((state |Test_s|)) (_ BitVec 32) (|Test#12| state))
; yosys-smt2-register mem.ram[2] 32
; yosys-smt2-wire mem.ram[2] 32
(define-fun |Test_n mem.ram[2]| ((state |Test_s|)) (_ BitVec 32) (|Test#14| state))
; yosys-smt2-register mem.ram[3] 32
; yosys-smt2-wire mem.ram[3] 32
(define-fun |Test_n mem.ram[3]| ((state |Test_s|)) (_ BitVec 32) (|Test#15| state))
; yosys-smt2-register mem.ram[4] 32
; yosys-smt2-wire mem.ram[4] 32
(define-fun |Test_n mem.ram[4]| ((state |Test_s|)) (_ BitVec 32) (|Test#18| state))
; yosys-smt2-register mem.ram[5] 32
; yosys-smt2-wire mem.ram[5] 32
(define-fun |Test_n mem.ram[5]| ((state |Test_s|)) (_ BitVec 32) (|Test#19| state))
; yosys-smt2-register mem.ram[6] 32
; yosys-smt2-wire mem.ram[6] 32
(define-fun |Test_n mem.ram[6]| ((state |Test_s|)) (_ BitVec 32) (|Test#21| state))
; yosys-smt2-register mem.ram[7] 32
; yosys-smt2-wire mem.ram[7] 32
(define-fun |Test_n mem.ram[7]| ((state |Test_s|)) (_ BitVec 32) (|Test#22| state))
; yosys-smt2-wire mem.rst 1
(define-fun |Test_n mem.rst| ((state |Test_s|)) Bool (|Test#9| state))
; yosys-smt2-wire mem.wmode 1
(declare-fun |Test#26| (|Test_s|) Bool) ; \mem.wmode
(define-fun |Test_n mem.wmode| ((state |Test_s|)) Bool (|Test#26| state))
; yosys-smt2-wire mode 1
(declare-fun |Test#27| (|Test_s|) Bool) ; \op.mode
(define-fun |Test_n mode| ((state |Test_s|)) Bool (|Test#27| state))
; yosys-smt2-wire my_count 3
(define-fun |Test_n my_count| ((state |Test_s|)) (_ BitVec 3) (|Test#8| state))
; yosys-smt2-wire op.a 32
(define-fun |Test_n op.a| ((state |Test_s|)) (_ BitVec 32) (|Test#0| state))
; yosys-smt2-wire op.b 32
(define-fun |Test_n op.b| ((state |Test_s|)) (_ BitVec 32) (|Test#3| state))
; yosys-smt2-register op.c 32
; yosys-smt2-wire op.c 32
(define-fun |Test_n op.c| ((state |Test_s|)) (_ BitVec 32) (|Test#5| state))
; yosys-smt2-wire op.clk 1
; yosys-smt2-clock op.clk posedge
(define-fun |Test_n op.clk| ((state |Test_s|)) Bool (|Test#7| state))
; yosys-smt2-wire op.mode 1
(define-fun |Test_n op.mode| ((state |Test_s|)) Bool (|Test#27| state))
; yosys-smt2-wire op.rst 1
(define-fun |Test_n op.rst| ((state |Test_s|)) Bool (|Test#9| state))
; yosys-smt2-input or_mode 1
; yosys-smt2-wire or_mode 1
(declare-fun |Test#28| (|Test_s|) Bool) ; \or_mode
(define-fun |Test_n or_mode| ((state |Test_s|)) Bool (|Test#28| state))
; yosys-smt2-wire out_data 1
(define-fun |Test_n out_data| ((state |Test_s|)) Bool (= ((_ extract 0 0) (|Test#25| state)) #b1))
; yosys-smt2-input rst 1
; yosys-smt2-wire rst 1
(define-fun |Test_n rst| ((state |Test_s|)) Bool (|Test#9| state))
; yosys-smt2-wire wmode 1
(define-fun |Test_n wmode| ((state |Test_s|)) Bool (|Test#26| state))
(define-fun |Test#29| ((state |Test_s|)) (_ BitVec 1) (bvand ((_ extract 1 1) (|Test#2| state)) ((_ extract 2 2) (|Test#2| state)))) ; $techmap\mem.$auto$rtlil.cc:1710:And$217
(define-fun |Test#30| ((state |Test_s|)) (_ BitVec 1) (bvand ((_ extract 0 0) (|Test#2| state)) (|Test#29| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$225
(define-fun |Test#31| ((state |Test_s|)) (_ BitVec 1) (ite (|Test#26| state) #b1 #b0)) ; $techmap\mem.$0$memwr$\ram$test.v:33$24_EN[31:0]$28 [31]
(define-fun |Test#32| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#30| state) (|Test#31| state))) ; $techmap\mem.$memory\ram$wren[7][0][0]$y$227
(define-fun |Test#33| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#32| state)) #b1) (concat #b0000000000000000000000000000000 (|Test#10| state)) (|Test#22| state))) ; $techmap\mem.$memory\ram$wrmux[7][0][0]$y$229
(define-fun |Test#34| ((state |Test_s|)) (_ BitVec 1) (bvnot ((_ extract 0 0) (|Test#2| state)))) ; $techmap\mem.$auto$rtlil.cc:1722:Eq$163
(define-fun |Test#35| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#34| state) (|Test#29| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$219
(define-fun |Test#36| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#35| state) (|Test#31| state))) ; $techmap\mem.$memory\ram$wren[6][0][0]$y$221
(define-fun |Test#37| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#36| state)) #b1) (concat #b0000000000000000000000000000000 (|Test#10| state)) (|Test#21| state))) ; $techmap\mem.$memory\ram$wrmux[6][0][0]$y$223
(define-fun |Test#38| ((state |Test_s|)) (_ BitVec 1) (bvnot ((_ extract 1 1) (|Test#2| state)))) ; $techmap\mem.$auto$rtlil.cc:1722:Eq$165
(define-fun |Test#39| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#38| state) ((_ extract 2 2) (|Test#2| state)))) ; $techmap\mem.$auto$rtlil.cc:1710:And$203
(define-fun |Test#40| ((state |Test_s|)) (_ BitVec 1) (bvand ((_ extract 0 0) (|Test#2| state)) (|Test#39| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$211
(define-fun |Test#41| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#40| state) (|Test#31| state))) ; $techmap\mem.$memory\ram$wren[5][0][0]$y$213
(define-fun |Test#42| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#41| state)) #b1) (concat #b0000000000000000000000000000000 (|Test#10| state)) (|Test#19| state))) ; $techmap\mem.$memory\ram$wrmux[5][0][0]$y$215
(define-fun |Test#43| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#34| state) (|Test#39| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$205
(define-fun |Test#44| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#43| state) (|Test#31| state))) ; $techmap\mem.$memory\ram$wren[4][0][0]$y$207
(define-fun |Test#45| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#44| state)) #b1) (concat #b0000000000000000000000000000000 (|Test#10| state)) (|Test#18| state))) ; $techmap\mem.$memory\ram$wrmux[4][0][0]$y$209
(define-fun |Test#46| ((state |Test_s|)) (_ BitVec 1) (bvnot ((_ extract 2 2) (|Test#2| state)))) ; $techmap\mem.$auto$rtlil.cc:1722:Eq$167
(define-fun |Test#47| ((state |Test_s|)) (_ BitVec 1) (bvand ((_ extract 1 1) (|Test#2| state)) (|Test#46| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$187
(define-fun |Test#48| ((state |Test_s|)) (_ BitVec 1) (bvand ((_ extract 0 0) (|Test#2| state)) (|Test#47| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$195
(define-fun |Test#49| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#48| state) (|Test#31| state))) ; $techmap\mem.$memory\ram$wren[3][0][0]$y$197
(define-fun |Test#50| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#49| state)) #b1) (concat #b0000000000000000000000000000000 (|Test#10| state)) (|Test#15| state))) ; $techmap\mem.$memory\ram$wrmux[3][0][0]$y$199
(define-fun |Test#51| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#34| state) (|Test#47| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$189
(define-fun |Test#52| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#51| state) (|Test#31| state))) ; $techmap\mem.$memory\ram$wren[2][0][0]$y$191
(define-fun |Test#53| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#52| state)) #b1) (concat #b0000000000000000000000000000000 (|Test#10| state)) (|Test#14| state))) ; $techmap\mem.$memory\ram$wrmux[2][0][0]$y$193
(define-fun |Test#54| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#38| state) (|Test#46| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$169
(define-fun |Test#55| ((state |Test_s|)) (_ BitVec 1) (bvand ((_ extract 0 0) (|Test#2| state)) (|Test#54| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$179
(define-fun |Test#56| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#55| state) (|Test#31| state))) ; $techmap\mem.$memory\ram$wren[1][0][0]$y$181
(define-fun |Test#57| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#56| state)) #b1) (concat #b0000000000000000000000000000000 (|Test#10| state)) (|Test#12| state))) ; $techmap\mem.$memory\ram$wrmux[1][0][0]$y$183
(define-fun |Test#58| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#34| state) (|Test#54| state))) ; $techmap\mem.$auto$rtlil.cc:1710:And$171
(define-fun |Test#59| ((state |Test_s|)) (_ BitVec 1) (bvand (|Test#58| state) (|Test#31| state))) ; $techmap\mem.$memory\ram$wren[0][0][0]$y$173
(define-fun |Test#60| ((state |Test_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|Test#59| state)) #b1) (concat #b0000000000000000000000000000000 (|Test#10| state)) (|Test#11| state))) ; $techmap\mem.$memory\ram$wrmux[0][0][0]$y$175
(define-fun |Test#61| ((state |Test_s|)) Bool (bvugt (|Test#8| state) #b011)) ; $gt$test.v:58$60_Y
(define-fun |Test#62| ((state |Test_s|)) (_ BitVec 1) (ite (|Test#61| state) ((_ extract 0 0) (|Test#5| state)) (|Test#10| state))) ; $procmux$82_Y
(define-fun |Test#63| ((state |Test_s|)) Bool (= (|Test#8| state) #b001)) ; $eq$test.v:54$59_Y
(define-fun |Test#64| ((state |Test_s|)) (_ BitVec 1) (ite (|Test#63| state) (|Test#10| state) (|Test#62| state))) ; $procmux$85_Y
(define-fun |Test#65| ((state |Test_s|)) Bool (not (or  (= ((_ extract 0 0) (|Test#8| state)) #b1) (= ((_ extract 1 1) (|Test#8| state)) #b1) (= ((_ extract 2 2) (|Test#8| state)) #b1)))) ; $eq$test.v:50$58_Y
(define-fun |Test#66| ((state |Test_s|)) (_ BitVec 1) (ite (|Test#65| state) (|Test#10| state) (|Test#64| state))) ; $0\in_data[0:0]
(define-fun |Test#67| ((state |Test_s|)) (_ BitVec 3) (bvadd (|Test#8| state) #b001)) ; $techmap\counter.$add$test.v:18$7_Y
(define-fun |Test#68| ((state |Test_s|)) (_ BitVec 3) (ite (|Test#9| state) #b000 (|Test#67| state))) ; $techmap\counter.$0\count[2:0]
(define-fun |Test#69| ((state |Test_s|)) (_ BitVec 32) (bvand (|Test#0| state) (|Test#3| state))) ; $techmap\op.$and$test.v:7$3_Y
(define-fun |Test#70| ((state |Test_s|)) (_ BitVec 32) (bvor (|Test#0| state) (|Test#3| state))) ; $techmap\op.$or$test.v:8$5_Y
(define-fun |Test#71| ((state |Test_s|)) (_ BitVec 32) (ite (|Test#27| state) (|Test#70| state) (|Test#69| state))) ; $techmap\op.$0\c[31:0]
(define-fun |Test#72| ((state |Test_s|)) (_ BitVec 32) (ite (|Test#63| state) (concat #b0000000000000000000000000000000 (|Test#25| state)) (|Test#3| state))) ; $procmux$91_Y
(define-fun |Test#73| ((state |Test_s|)) (_ BitVec 32) (ite (|Test#65| state) (|Test#3| state) (|Test#72| state))) ; $0\b[31:0]
(define-fun |Test#74| ((state |Test_s|)) (_ BitVec 3) (ite (|Test#61| state) (|Test#6| state) (|Test#2| state))) ; $3\addr[2:0]
(define-fun |Test#75| ((state |Test_s|)) (_ BitVec 3) (ite (|Test#63| state) (|Test#4| state) (|Test#74| state))) ; $2\addr[2:0]
(define-fun |Test#76| ((state |Test_s|)) (_ BitVec 3) (ite (|Test#65| state) (|Test#1| state) (|Test#75| state))) ; $0\addr[2:0]
(define-fun |Test#77| ((state |Test_s|)) (_ BitVec 32) (ite (|Test#65| state) (concat #b0000000000000000000000000000000 (|Test#25| state)) (|Test#0| state))) ; $0\a[31:0]
(define-fun |Test_a| ((state |Test_s|)) Bool true)
(define-fun |Test_u| ((state |Test_s|)) Bool true)
(define-fun |Test_i| ((state |Test_s|)) Bool (and
  (= (|Test#11| state) #b00000000000000000000000000000000) ; mem.ram[0]
  (= (|Test#12| state) #b00000000000000000000000000000000) ; mem.ram[1]
  (= (|Test#14| state) #b00000000000000000000000000000000) ; mem.ram[2]
  (= (|Test#15| state) #b00000000000000000000000000000000) ; mem.ram[3]
  (= (|Test#18| state) #b00000000000000000000000000000000) ; mem.ram[4]
  (= (|Test#19| state) #b00000000000000000000000000000000) ; mem.ram[5]
  (= (|Test#21| state) #b00000000000000000000000000000000) ; mem.ram[6]
  (= (|Test#22| state) #b00000000000000000000000000000000) ; mem.ram[7]
))
(define-fun |Test_h| ((state |Test_s|)) Bool true)
(define-fun |Test_t| ((state |Test_s|) (next_state |Test_s|)) Bool (and
  (= (|Test#33| state) (|Test#22| next_state)) ; $techmap/mem.$memory/ram[7]$139 \mem.ram[7]
  (= (|Test#37| state) (|Test#21| next_state)) ; $techmap/mem.$memory/ram[6]$137 \mem.ram[6]
  (= (|Test#42| state) (|Test#19| next_state)) ; $techmap/mem.$memory/ram[5]$135 \mem.ram[5]
  (= (|Test#45| state) (|Test#18| next_state)) ; $techmap/mem.$memory/ram[4]$133 \mem.ram[4]
  (= (|Test#50| state) (|Test#15| next_state)) ; $techmap/mem.$memory/ram[3]$131 \mem.ram[3]
  (= (|Test#53| state) (|Test#14| next_state)) ; $techmap/mem.$memory/ram[2]$129 \mem.ram[2]
  (= (|Test#57| state) (|Test#12| next_state)) ; $techmap/mem.$memory/ram[1]$127 \mem.ram[1]
  (= (|Test#60| state) (|Test#11| next_state)) ; $techmap/mem.$memory/ram[0]$125 \mem.ram[0]
  (= (|Test#66| state) (|Test#10| next_state)) ; $procdff$118 \in_data
  (= (|Test#68| state) (|Test#8| next_state)) ; $techmap/counter.$procdff$122 \counter.count
  (= (|Test#71| state) (|Test#5| next_state)) ; $techmap/op.$procdff$123 \op.c
  (= (|Test#73| state) (|Test#3| next_state)) ; $procdff$116 \b
  (= (|Test#76| state) (|Test#2| next_state)) ; $procdff$117 \addr
  (= (|Test#77| state) (|Test#0| next_state)) ; $procdff$115 \a
)) ; end of module Test
; yosys-smt2-topmod Test
; end of yosys output
