INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amadeus/ARM_ALU/ARM_ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amadeus/ARM_ALU/ARM_ALU.srcs/sources_1/new/SSegDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSegDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amadeus/ARM_ALU/ARM_ALU.srcs/sources_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
