
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v' to AST representation.
Generating RTLIL representation for module `\port_bus_1to0_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: port_bus_1to0_1     
Automatically selected port_bus_1to0_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \port_bus_1to0_1

2.3. Analyzing design hierarchy..
Top module:  \port_bus_1to0_1
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3 in module port_bus_1to0_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1 in module port_bus_1to0_1.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 7 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
     1/43: $0\vidin_new_data_scld_4_1to0[0:0]
     2/43: $0\vidin_new_data_scld_2_1to0[0:0]
     3/43: $0\vidin_new_data_scld_1_1to0[0:0]
     4/43: $0\v_corr_55[7:0]
     5/43: $0\v_corr_54[7:0]
     6/43: $0\v_corr_53[7:0]
     7/43: $0\v_corr_52[7:0]
     8/43: $0\v_corr_51[7:0]
     9/43: $0\v_corr_50[7:0]
    10/43: $0\v_corr_1010[7:0]
    11/43: $0\v_corr_109[7:0]
    12/43: $0\v_corr_108[7:0]
    13/43: $0\v_corr_107[7:0]
    14/43: $0\v_corr_106[7:0]
    15/43: $0\v_corr_105[7:0]
    16/43: $0\v_corr_104[7:0]
    17/43: $0\v_corr_103[7:0]
    18/43: $0\v_corr_102[7:0]
    19/43: $0\v_corr_101[7:0]
    20/43: $0\v_corr_100[7:0]
    21/43: $0\v_corr_2020[7:0]
    22/43: $0\v_corr_2019[7:0]
    23/43: $0\v_corr_2018[7:0]
    24/43: $0\v_corr_2017[7:0]
    25/43: $0\v_corr_2016[7:0]
    26/43: $0\v_corr_2015[7:0]
    27/43: $0\v_corr_2014[7:0]
    28/43: $0\v_corr_2013[7:0]
    29/43: $0\v_corr_2012[7:0]
    30/43: $0\v_corr_2011[7:0]
    31/43: $0\v_corr_2010[7:0]
    32/43: $0\v_corr_209[7:0]
    33/43: $0\v_corr_208[7:0]
    34/43: $0\v_corr_207[7:0]
    35/43: $0\v_corr_206[7:0]
    36/43: $0\v_corr_205[7:0]
    37/43: $0\v_corr_204[7:0]
    38/43: $0\v_corr_203[7:0]
    39/43: $0\v_corr_202[7:0]
    40/43: $0\v_corr_201[7:0]
    41/43: $0\v_corr_200[7:0]
    42/43: $0\svid_comp_switch[0:0]
    43/43: $0\vidin_addr_reg[18:0]
Creating decoders for process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:269$2'.
Creating decoders for process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
     1/42: $0\vidin_addr_reg_tmp[18:0] [18:16]
     2/42: $0\vidin_addr_reg_tmp[18:0] [15:8]
     3/42: $0\vidin_addr_reg_tmp[18:0] [7:0]
     4/42: $0\v_corr_5_tmp4[7:0]
     5/42: $0\v_corr_5_tmp3[7:0]
     6/42: $0\v_corr_5_tmp2[7:0]
     7/42: $0\v_corr_5_tmp1[7:0]
     8/42: $0\v_corr_5_tmp0[7:0]
     9/42: $0\v_corr_10_tmp10[7:0]
    10/42: $0\v_corr_10_tmp9[7:0]
    11/42: $0\v_corr_10_tmp8[7:0]
    12/42: $0\v_corr_10_tmp7[7:0]
    13/42: $0\v_corr_10_tmp6[7:0]
    14/42: $0\v_corr_10_tmp5[7:0]
    15/42: $0\v_corr_10_tmp4[7:0]
    16/42: $0\v_corr_10_tmp3[7:0]
    17/42: $0\v_corr_10_tmp2[7:0]
    18/42: $0\v_corr_10_tmp1[7:0]
    19/42: $0\v_corr_10_tmp0[7:0]
    20/42: $0\v_corr_20_tmp20[7:0]
    21/42: $0\v_corr_20_tmp19[7:0]
    22/42: $0\v_corr_20_tmp18[7:0]
    23/42: $0\v_corr_20_tmp17[7:0]
    24/42: $0\v_corr_20_tmp16[7:0]
    25/42: $0\v_corr_20_tmp15[7:0]
    26/42: $0\v_corr_20_tmp14[7:0]
    27/42: $0\v_corr_20_tmp13[7:0]
    28/42: $0\v_corr_20_tmp12[7:0]
    29/42: $0\v_corr_20_tmp11[7:0]
    30/42: $0\v_corr_20_tmp10[7:0]
    31/42: $0\v_corr_20_tmp9[7:0]
    32/42: $0\v_corr_20_tmp8[7:0]
    33/42: $0\v_corr_20_tmp7[7:0]
    34/42: $0\v_corr_20_tmp6[7:0]
    35/42: $0\v_corr_20_tmp5[7:0]
    36/42: $0\v_corr_20_tmp4[7:0]
    37/42: $0\v_corr_20_tmp3[7:0]
    38/42: $0\v_corr_20_tmp2[7:0]
    39/42: $0\v_corr_20_tmp1[7:0]
    40/42: $0\v_corr_20_tmp0[7:0]
    41/42: $0\svid_comp_switch_tmp[0:0]
    42/42: $0\v_corr_5_tmp5[7:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\port_bus_1to0_1.\vidin_addr_reg' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$447' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\svid_comp_switch' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$448' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\vidin_new_data_scld_1_1to0' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$449' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_200' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$450' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_201' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$451' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_202' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$452' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_203' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$453' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_204' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$454' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_205' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$455' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_206' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$456' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_207' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$457' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_208' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$458' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_209' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$459' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_2010' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$460' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_2011' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$461' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_2012' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$462' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_2013' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$463' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_2014' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$464' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_2015' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$465' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_2016' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$466' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_2017' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$467' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_2018' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$468' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_2019' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$469' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_2020' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$470' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\vidin_new_data_scld_2_1to0' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$471' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_100' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$472' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_101' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$473' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_102' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$474' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_103' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$475' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_104' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$476' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_105' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$477' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_106' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$478' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_107' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$479' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_108' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$480' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_109' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$481' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_1010' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$482' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\vidin_new_data_scld_4_1to0' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$483' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_50' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$484' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_51' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$485' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_52' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$486' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_53' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$487' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_54' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$488' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_55' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
  created $dff cell `$procdff$489' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\bus_word_1_tmp' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:269$2'.
  created $dff cell `$procdff$490' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\bus_word_2_tmp' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:269$2'.
  created $dff cell `$procdff$491' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\bus_word_3_tmp' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:269$2'.
  created $dff cell `$procdff$492' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\bus_word_4_tmp' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:269$2'.
  created $dff cell `$procdff$493' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\bus_word_5_tmp' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:269$2'.
  created $dff cell `$procdff$494' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\bus_word_6_tmp' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:269$2'.
  created $dff cell `$procdff$495' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\counter_out_tmp' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:269$2'.
  created $dff cell `$procdff$496' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\vidin_addr_reg_tmp' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$497' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\svid_comp_switch_tmp' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$498' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp0' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$499' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp1' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$500' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp2' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$501' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp3' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$502' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp4' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$503' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp5' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$504' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp6' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$505' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp7' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$506' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp8' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$507' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp9' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$508' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp10' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$509' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp11' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$510' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp12' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$511' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp13' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$512' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp14' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$513' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp15' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$514' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp16' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$515' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp17' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$516' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp18' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$517' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp19' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$518' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_20_tmp20' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$519' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_10_tmp0' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$520' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_10_tmp1' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$521' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_10_tmp2' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$522' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_10_tmp3' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$523' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_10_tmp4' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$524' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_10_tmp5' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$525' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_10_tmp6' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$526' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_10_tmp7' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$527' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_10_tmp8' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$528' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_10_tmp9' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$529' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_10_tmp10' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$530' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_5_tmp0' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$531' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_5_tmp1' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$532' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_5_tmp2' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$533' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_5_tmp3' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$534' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_5_tmp4' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$535' with positive edge clock.
Creating register for signal `\port_bus_1to0_1.\v_corr_5_tmp5' using process `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
  created $dff cell `$procdff$536' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
Removing empty process `port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:280$3'.
Removing empty process `port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:269$2'.
Found and cleaned up 1 empty switch in `\port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
Removing empty process `port_bus_1to0_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v:192$1'.
Cleaned up 5 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module port_bus_1to0_1.
<suppressed ~5 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module port_bus_1to0_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\port_bus_1to0_1'.
<suppressed ~186 debug messages>
Removed a total of 62 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \port_bus_1to0_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~85 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \port_bus_1to0_1.
    New ctrl vector for $pmux cell $procmux$345: $auto$opt_reduce.cc:134:opt_mux$538
    New ctrl vector for $pmux cell $procmux$336: $auto$opt_reduce.cc:134:opt_mux$540
    New ctrl vector for $pmux cell $procmux$327: $auto$opt_reduce.cc:134:opt_mux$542
    New ctrl vector for $pmux cell $procmux$318: $auto$opt_reduce.cc:134:opt_mux$544
    New ctrl vector for $pmux cell $procmux$309: $auto$opt_reduce.cc:134:opt_mux$546
  Optimizing cells in module \port_bus_1to0_1.
Performed a total of 5 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\port_bus_1to0_1'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$475 ($dff) from module port_bus_1to0_1 (D = \v_corr_10_tmp3, Q = \v_corr_103).
Adding EN signal on $procdff$476 ($dff) from module port_bus_1to0_1 (D = \v_corr_10_tmp4, Q = \v_corr_104).
Adding EN signal on $procdff$477 ($dff) from module port_bus_1to0_1 (D = \v_corr_10_tmp5, Q = \v_corr_105).
Adding EN signal on $procdff$478 ($dff) from module port_bus_1to0_1 (D = \v_corr_10_tmp6, Q = \v_corr_106).
Adding EN signal on $procdff$479 ($dff) from module port_bus_1to0_1 (D = \v_corr_10_tmp7, Q = \v_corr_107).
Adding EN signal on $procdff$480 ($dff) from module port_bus_1to0_1 (D = \v_corr_10_tmp8, Q = \v_corr_108).
Adding EN signal on $procdff$481 ($dff) from module port_bus_1to0_1 (D = \v_corr_10_tmp9, Q = \v_corr_109).
Adding EN signal on $procdff$482 ($dff) from module port_bus_1to0_1 (D = \v_corr_10_tmp10, Q = \v_corr_1010).
Adding SRST signal on $procdff$483 ($dff) from module port_bus_1to0_1 (D = $procmux$16_Y, Q = \vidin_new_data_scld_4_1to0, rval = 1'0).
Adding EN signal on $procdff$484 ($dff) from module port_bus_1to0_1 (D = \v_corr_5_tmp0, Q = \v_corr_50).
Adding EN signal on $procdff$485 ($dff) from module port_bus_1to0_1 (D = \v_corr_5_tmp1, Q = \v_corr_51).
Adding EN signal on $procdff$486 ($dff) from module port_bus_1to0_1 (D = \v_corr_5_tmp2, Q = \v_corr_52).
Adding EN signal on $procdff$487 ($dff) from module port_bus_1to0_1 (D = \v_corr_5_tmp3, Q = \v_corr_53).
Adding EN signal on $procdff$488 ($dff) from module port_bus_1to0_1 (D = \v_corr_5_tmp4, Q = \v_corr_54).
Adding EN signal on $procdff$489 ($dff) from module port_bus_1to0_1 (D = \v_corr_5_tmp5, Q = \v_corr_55).
Adding EN signal on $procdff$497 ($dff) from module port_bus_1to0_1 (D = { \bus_word_3_tmp [7:5] \bus_word_2_tmp \bus_word_1_tmp }, Q = \vidin_addr_reg_tmp).
Adding EN signal on $procdff$498 ($dff) from module port_bus_1to0_1 (D = \bus_word_3_tmp [4], Q = \svid_comp_switch_tmp).
Adding EN signal on $procdff$499 ($dff) from module port_bus_1to0_1 (D = \bus_word_3_tmp, Q = \v_corr_20_tmp0).
Adding EN signal on $procdff$500 ($dff) from module port_bus_1to0_1 (D = \bus_word_4_tmp, Q = \v_corr_20_tmp1).
Adding EN signal on $procdff$501 ($dff) from module port_bus_1to0_1 (D = \bus_word_5_tmp, Q = \v_corr_20_tmp2).
Adding EN signal on $procdff$502 ($dff) from module port_bus_1to0_1 (D = \bus_word_6_tmp, Q = \v_corr_20_tmp3).
Adding EN signal on $procdff$503 ($dff) from module port_bus_1to0_1 (D = \bus_word_1_tmp, Q = \v_corr_20_tmp4).
Adding EN signal on $procdff$504 ($dff) from module port_bus_1to0_1 (D = \bus_word_2_tmp, Q = \v_corr_20_tmp5).
Adding EN signal on $procdff$505 ($dff) from module port_bus_1to0_1 (D = \bus_word_3_tmp, Q = \v_corr_20_tmp6).
Adding EN signal on $procdff$506 ($dff) from module port_bus_1to0_1 (D = \bus_word_4_tmp, Q = \v_corr_20_tmp7).
Adding EN signal on $procdff$507 ($dff) from module port_bus_1to0_1 (D = \bus_word_5_tmp, Q = \v_corr_20_tmp8).
Adding EN signal on $procdff$508 ($dff) from module port_bus_1to0_1 (D = \bus_word_6_tmp, Q = \v_corr_20_tmp9).
Adding EN signal on $procdff$509 ($dff) from module port_bus_1to0_1 (D = \bus_word_1_tmp, Q = \v_corr_20_tmp10).
Adding EN signal on $procdff$510 ($dff) from module port_bus_1to0_1 (D = \bus_word_2_tmp, Q = \v_corr_20_tmp11).
Adding EN signal on $procdff$511 ($dff) from module port_bus_1to0_1 (D = \bus_word_3_tmp, Q = \v_corr_20_tmp12).
Adding EN signal on $procdff$512 ($dff) from module port_bus_1to0_1 (D = \bus_word_4_tmp, Q = \v_corr_20_tmp13).
Adding EN signal on $procdff$513 ($dff) from module port_bus_1to0_1 (D = \bus_word_5_tmp, Q = \v_corr_20_tmp14).
Adding EN signal on $procdff$514 ($dff) from module port_bus_1to0_1 (D = \bus_word_6_tmp, Q = \v_corr_20_tmp15).
Adding EN signal on $procdff$515 ($dff) from module port_bus_1to0_1 (D = \bus_word_1_tmp, Q = \v_corr_20_tmp16).
Adding EN signal on $procdff$516 ($dff) from module port_bus_1to0_1 (D = \bus_word_2_tmp, Q = \v_corr_20_tmp17).
Adding EN signal on $procdff$517 ($dff) from module port_bus_1to0_1 (D = \bus_word_3_tmp, Q = \v_corr_20_tmp18).
Adding EN signal on $procdff$518 ($dff) from module port_bus_1to0_1 (D = \bus_word_4_tmp, Q = \v_corr_20_tmp19).
Adding EN signal on $procdff$519 ($dff) from module port_bus_1to0_1 (D = \bus_word_5_tmp, Q = \v_corr_20_tmp20).
Adding EN signal on $procdff$520 ($dff) from module port_bus_1to0_1 (D = \bus_word_4_tmp, Q = \v_corr_10_tmp0).
Adding EN signal on $procdff$521 ($dff) from module port_bus_1to0_1 (D = \bus_word_5_tmp, Q = \v_corr_10_tmp1).
Adding EN signal on $procdff$522 ($dff) from module port_bus_1to0_1 (D = \bus_word_6_tmp, Q = \v_corr_10_tmp2).
Adding EN signal on $procdff$523 ($dff) from module port_bus_1to0_1 (D = \bus_word_1_tmp, Q = \v_corr_10_tmp3).
Adding EN signal on $procdff$524 ($dff) from module port_bus_1to0_1 (D = \bus_word_2_tmp, Q = \v_corr_10_tmp4).
Adding EN signal on $procdff$525 ($dff) from module port_bus_1to0_1 (D = \bus_word_3_tmp, Q = \v_corr_10_tmp5).
Adding EN signal on $procdff$526 ($dff) from module port_bus_1to0_1 (D = \bus_word_4_tmp, Q = \v_corr_10_tmp6).
Adding EN signal on $procdff$527 ($dff) from module port_bus_1to0_1 (D = \bus_word_5_tmp, Q = \v_corr_10_tmp7).
Adding EN signal on $procdff$528 ($dff) from module port_bus_1to0_1 (D = \bus_word_6_tmp, Q = \v_corr_10_tmp8).
Adding EN signal on $procdff$529 ($dff) from module port_bus_1to0_1 (D = \bus_word_1_tmp, Q = \v_corr_10_tmp9).
Adding EN signal on $procdff$530 ($dff) from module port_bus_1to0_1 (D = \bus_word_2_tmp, Q = \v_corr_10_tmp10).
Adding EN signal on $procdff$531 ($dff) from module port_bus_1to0_1 (D = \bus_word_4_tmp, Q = \v_corr_5_tmp0).
Adding EN signal on $procdff$532 ($dff) from module port_bus_1to0_1 (D = \bus_word_5_tmp, Q = \v_corr_5_tmp1).
Adding EN signal on $procdff$533 ($dff) from module port_bus_1to0_1 (D = \bus_word_6_tmp, Q = \v_corr_5_tmp2).
Adding EN signal on $procdff$534 ($dff) from module port_bus_1to0_1 (D = \bus_word_1_tmp, Q = \v_corr_5_tmp3).
Adding EN signal on $procdff$535 ($dff) from module port_bus_1to0_1 (D = \bus_word_2_tmp, Q = \v_corr_5_tmp4).
Adding EN signal on $procdff$536 ($dff) from module port_bus_1to0_1 (D = \bus_word_3_tmp, Q = \v_corr_5_tmp5).
Adding EN signal on $procdff$447 ($dff) from module port_bus_1to0_1 (D = \vidin_addr_reg_tmp, Q = \vidin_addr_reg).
Adding EN signal on $procdff$448 ($dff) from module port_bus_1to0_1 (D = \svid_comp_switch_tmp, Q = \svid_comp_switch).
Adding SRST signal on $procdff$449 ($dff) from module port_bus_1to0_1 (D = $procmux$35_Y, Q = \vidin_new_data_scld_1_1to0, rval = 1'0).
Adding EN signal on $procdff$450 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp0, Q = \v_corr_200).
Adding EN signal on $procdff$451 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp1, Q = \v_corr_201).
Adding EN signal on $procdff$452 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp2, Q = \v_corr_202).
Adding EN signal on $procdff$453 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp3, Q = \v_corr_203).
Adding EN signal on $procdff$454 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp4, Q = \v_corr_204).
Adding EN signal on $procdff$455 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp5, Q = \v_corr_205).
Adding EN signal on $procdff$456 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp6, Q = \v_corr_206).
Adding EN signal on $procdff$457 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp7, Q = \v_corr_207).
Adding EN signal on $procdff$458 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp8, Q = \v_corr_208).
Adding EN signal on $procdff$459 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp9, Q = \v_corr_209).
Adding EN signal on $procdff$460 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp10, Q = \v_corr_2010).
Adding EN signal on $procdff$461 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp11, Q = \v_corr_2011).
Adding EN signal on $procdff$462 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp12, Q = \v_corr_2012).
Adding EN signal on $procdff$463 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp13, Q = \v_corr_2013).
Adding EN signal on $procdff$464 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp14, Q = \v_corr_2014).
Adding EN signal on $procdff$465 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp15, Q = \v_corr_2015).
Adding EN signal on $procdff$466 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp16, Q = \v_corr_2016).
Adding EN signal on $procdff$467 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp17, Q = \v_corr_2017).
Adding EN signal on $procdff$468 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp18, Q = \v_corr_2018).
Adding EN signal on $procdff$469 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp19, Q = \v_corr_2019).
Adding EN signal on $procdff$470 ($dff) from module port_bus_1to0_1 (D = \v_corr_20_tmp20, Q = \v_corr_2020).
Adding SRST signal on $procdff$471 ($dff) from module port_bus_1to0_1 (D = $procmux$27_Y, Q = \vidin_new_data_scld_2_1to0, rval = 1'0).
Adding EN signal on $procdff$472 ($dff) from module port_bus_1to0_1 (D = \v_corr_10_tmp0, Q = \v_corr_100).
Adding EN signal on $procdff$473 ($dff) from module port_bus_1to0_1 (D = \v_corr_10_tmp1, Q = \v_corr_101).
Adding EN signal on $procdff$474 ($dff) from module port_bus_1to0_1 (D = \v_corr_10_tmp2, Q = \v_corr_102).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \port_bus_1to0_1..
Removed 88 unused cells and 296 unused wires.
<suppressed ~92 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module port_bus_1to0_1.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \port_bus_1to0_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \port_bus_1to0_1.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\port_bus_1to0_1'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \port_bus_1to0_1..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module port_bus_1to0_1.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== port_bus_1to0_1 ===

   Number of wires:                117
   Number of wire bits:            773
   Number of public wires:          98
   Number of public wire bits:     754
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                109
     $and                            2
     $dff                           51
     $dffe                         648
     $eq                            18
     $mux                            3
     $not                            4
     $reduce_and                     5
     $reduce_bool                    9
     $reduce_or                      6
     $sdff                           3

End of script. Logfile hash: e16f1ffd95, CPU: user 0.08s system 0.00s, MEM: 13.54 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 23% 4x opt_expr (0 sec), 14% 2x read_verilog (0 sec), ...
