Warning (10268): Verilog HDL information at tff_reg.v(6): always construct contains both blocking and non-blocking assignments File: E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part2/tff_reg.v Line: 6
