

================================================================
== Vivado HLS Report for 'max_pool_2D'
================================================================
* Date:           Mon May 13 18:06:52 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        c_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    14.061|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1602|  1602|  1602|  1602|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1600|  1600|         5|          4|          2|   400|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    358|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    215|
|Register         |        -|      -|     143|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     209|    812|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |top_net_fcmp_32nsdEe_U20  |top_net_fcmp_32nsdEe  |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_248_p2                   |     +    |      0|  0|  12|           1|           3|
    |indvar_flatten_next2_fu_228_p2  |     +    |      0|  0|  15|           9|           1|
    |indvar_flatten_op_fu_514_p2     |     +    |      0|  0|  15|           1|           8|
    |j_1_fu_318_p2                   |     +    |      0|  0|  12|           1|           3|
    |n_1_fu_598_p2                   |     +    |      0|  0|  15|           1|           5|
    |tmp3_fu_586_p2                  |     +    |      0|  0|  10|           7|           7|
    |tmp4_fu_616_p2                  |     +    |      0|  0|  10|           9|           9|
    |tmp5_fu_592_p2                  |     +    |      0|  0|  10|           7|           7|
    |tmp_10_fu_416_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_11_fu_442_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_12_fu_448_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_14_fu_459_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_16_fu_470_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_17_fu_496_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_18_fu_502_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_20_fu_508_p2                |     +    |      0|  0|  13|          11|          11|
    |tmp_23_fu_622_p2                |     +    |      0|  0|  10|           9|           9|
    |tmp_9_fu_410_p2                 |     +    |      0|  0|  15|           8|           8|
    |exitcond_mid_fu_312_p2          |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten2_fu_222_p2     |   icmp   |      0|  0|  13|           9|           8|
    |exitcond_flatten_fu_234_p2      |   icmp   |      0|  0|  11|           8|           7|
    |exitcond_fu_306_p2              |   icmp   |      0|  0|  11|           5|           6|
    |tmp_5_cast_mid2_v_fu_274_p2     |    or    |      0|  0|   4|           4|           1|
    |tmp_8_fu_216_p2                 |    or    |      0|  0|   4|           4|           1|
    |tmp_8_mid1_fu_366_p2            |    or    |      0|  0|   4|           4|           1|
    |tmp_fu_324_p2                   |    or    |      0|  0|   2|           1|           1|
    |i_cast9_mid2_v_fu_254_p3        |  select  |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_520_p3   |  select  |      0|  0|   8|           1|           1|
    |j_cast8_mid2_fu_338_p3          |  select  |      0|  0|   3|           1|           3|
    |j_mid_fu_240_p3                 |  select  |      0|  0|   3|           1|           1|
    |max_val_1_fu_532_p3             |  select  |      0|  0|  11|           1|          11|
    |max_val_4_fu_547_p3             |  select  |      0|  0|  11|           1|          11|
    |max_val_5_fu_564_p3             |  select  |      0|  0|  11|           1|          11|
    |n_mid2_fu_330_p3                |  select  |      0|  0|   5|           1|           1|
    |tmp_7_cast_mid2_fu_354_p3       |  select  |      0|  0|   4|           1|           4|
    |tmp_7_cast_mid_fu_284_p3        |  select  |      0|  0|   4|           1|           1|
    |tmp_8_cast_mid2_fu_372_p3       |  select  |      0|  0|   4|           1|           4|
    |tmp_8_cast_mid_fu_292_p3        |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_300_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 358|         185|         224|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_160_p4                |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten2_phi_fu_149_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_171_p4   |   9|          2|    8|         16|
    |ap_phi_mux_j_phi_fu_182_p4                |   9|          2|    3|          6|
    |ap_phi_mux_n_phi_fu_193_p4                |   9|          2|    5|         10|
    |grp_fu_200_p0                             |  15|          3|   32|         96|
    |grp_fu_200_p1                             |  15|          3|   32|         96|
    |i_reg_156                                 |   9|          2|    3|          6|
    |in_r_address0                             |  27|          5|   11|         55|
    |in_r_address1                             |  21|          4|   11|         44|
    |indvar_flatten2_reg_145                   |   9|          2|    9|         18|
    |indvar_flatten_reg_167                    |   9|          2|    8|         16|
    |j_reg_178                                 |   9|          2|    3|          6|
    |n_reg_189                                 |   9|          2|    5|         10|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 215|         44|  144|        412|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |exitcond_flatten2_reg_633     |   1|   0|    1|          0|
    |i_cast9_mid2_v_reg_642        |   3|   0|    3|          0|
    |i_reg_156                     |   3|   0|    3|          0|
    |indvar_flatten2_reg_145       |   9|   0|    9|          0|
    |indvar_flatten_next2_reg_637  |   9|   0|    9|          0|
    |indvar_flatten_next_reg_697   |   8|   0|    8|          0|
    |indvar_flatten_reg_167        |   8|   0|    8|          0|
    |j_cast8_mid2_reg_654          |   3|   0|    3|          0|
    |j_reg_178                     |   3|   0|    3|          0|
    |max_val_1_reg_707             |  11|   0|   11|          0|
    |max_val_4_reg_722             |  11|   0|   11|          0|
    |n_1_reg_743                   |   5|   0|    5|          0|
    |n_mid2_reg_648                |   5|   0|    5|          0|
    |n_reg_189                     |   5|   0|    5|          0|
    |tmp5_reg_737                  |   7|   0|    7|          0|
    |tmp_12_reg_665                |  10|   0|   11|          1|
    |tmp_14_reg_675                |  10|   0|   11|          1|
    |tmp_18_reg_685                |  10|   0|   11|          1|
    |tmp_1_reg_660                 |   4|   0|    4|          0|
    |tmp_20_reg_691                |  10|   0|   11|          1|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 143|   0|  147|          4|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  max_pool_2D | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  max_pool_2D | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  max_pool_2D | return value |
|ap_done            | out |    1| ap_ctrl_hs |  max_pool_2D | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  max_pool_2D | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  max_pool_2D | return value |
|in_r_address0      | out |   11|  ap_memory |     in_r     |     array    |
|in_r_ce0           | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0            |  in |   32|  ap_memory |     in_r     |     array    |
|in_r_address1      | out |   11|  ap_memory |     in_r     |     array    |
|in_r_ce1           | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q1            |  in |   32|  ap_memory |     in_r     |     array    |
|output_r_address0  | out |    9|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

