--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml display_cu.twx display_cu.ncd -o display_cu.twr
display_cu.pcf -ucf BasysRevEGeneral.ucf

Design file:              display_cu.ncd
Physical constraint file: display_cu.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
input_byte<0>|    0.226(R)|    1.119(R)|clock_BUFGP       |   0.000|
input_byte<1>|    0.551(R)|    0.788(R)|clock_BUFGP       |   0.000|
input_byte<2>|    0.158(R)|    1.338(R)|clock_BUFGP       |   0.000|
input_byte<3>|    0.126(R)|    1.402(R)|clock_BUFGP       |   0.000|
input_byte<4>|    0.276(R)|    0.895(R)|clock_BUFGP       |   0.000|
input_byte<5>|    0.624(R)|    0.750(R)|clock_BUFGP       |   0.000|
input_byte<6>|    0.708(R)|    0.927(R)|clock_BUFGP       |   0.000|
input_byte<7>|    0.743(R)|    0.687(R)|clock_BUFGP       |   0.000|
loader<0>    |    2.149(R)|    0.288(R)|clock_BUFGP       |   0.000|
loader<1>    |    1.407(R)|    0.716(R)|clock_BUFGP       |   0.000|
loader<2>    |    1.154(R)|    0.711(R)|clock_BUFGP       |   0.000|
-------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anodes_n<0> |   10.342(R)|clock_BUFGP       |   0.000|
anodes_n<1> |   10.123(R)|clock_BUFGP       |   0.000|
anodes_n<2> |    9.985(R)|clock_BUFGP       |   0.000|
anodes_n<3> |   10.482(R)|clock_BUFGP       |   0.000|
cathodes<0> |    9.676(R)|clock_BUFGP       |   0.000|
cathodes<1> |   10.578(R)|clock_BUFGP       |   0.000|
cathodes<2> |   10.043(R)|clock_BUFGP       |   0.000|
cathodes<3> |   10.122(R)|clock_BUFGP       |   0.000|
cathodes<4> |   10.544(R)|clock_BUFGP       |   0.000|
cathodes<5> |   10.716(R)|clock_BUFGP       |   0.000|
cathodes<6> |   10.514(R)|clock_BUFGP       |   0.000|
cathodes<7> |    8.965(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.889|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jan 05 16:23:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 109 MB



