// Seed: 227657070
module module_0 (
    id_1
);
  input wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  logic id_1,
    input  logic id_2,
    output uwire id_3,
    output tri1  id_4
);
  logic id_6 = id_2;
  always @*;
  always_comb begin : LABEL_0
    id_4 = 1;
    id_0 = {1, 1};
    id_6 <= (id_1);
  end
  wor id_7;
  assign id_6 = 1;
  module_0 modCall_1 (id_7);
  assign id_7 = 1;
  wire id_8;
  assign id_4 = 1;
endmodule
