# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do interface_ex_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/colin/Downloads/digital_design/refresh/interface_ex {C:/Users/colin/Downloads/digital_design/refresh/interface_ex/interface_ex.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:40 on Feb 06,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/colin/Downloads/digital_design/refresh/interface_ex" C:/Users/colin/Downloads/digital_design/refresh/interface_ex/interface_ex.sv 
# -- Compiling interface myBus
# -- Compiling module interface_ex
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:50:40 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/interface_ex/interface_ex.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:51 on Feb 06,2021
# vlog -reportprogress 300 -work work C:/Users/colin/Downloads/digital_design/refresh/interface_ex/interface_ex.sv 
# -- Compiling interface myBus
# -- Compiling module interface_ex
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 16:50:51 on Feb 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.interface_ex
# vsim work.interface_ex 
# Start time: 16:50:57 on Feb 06,2021
# Loading sv_std.std
# Loading work.interface_ex
# ** Fatal: (vsim-3695) C:/Users/colin/Downloads/digital_design/refresh/interface_ex/interface_ex.sv(10): The interface port 'busIf' must be passed an actual interface.
#    Time: 0 ps  Iteration: 0  Instance: /interface_ex File: C:/Users/colin/Downloads/digital_design/refresh/interface_ex/interface_ex.sv
# FATAL ERROR while loading design
# Error loading design
# End time: 16:50:58 on Feb 06,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim work.tb_top
# vsim work.tb_top 
# Start time: 16:51:00 on Feb 06,2021
# Loading sv_std.std
# Loading work.tb_top
# Loading work.myBus
# Loading work.interface_ex
add wave -position insertpoint  \
sim:/tb_top/clk
add wave -position insertpoint  \
sim:/tb_top/busIf/data \
sim:/tb_top/busIf/enable
run
# End time: 16:53:01 on Feb 06,2021, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
