$date
	Fri Sep 15 20:22:12 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu1_test $end
$var wire 1 ! carryout $end
$var wire 1 " out $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % carryin $end
$var reg 3 & control [2:0] $end
$scope module test $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) ar $end
$var wire 1 * carryin $end
$var wire 1 ! carryout $end
$var wire 3 + control [2:0] $end
$var wire 1 , log $end
$var wire 1 - nc2 $end
$var wire 1 " out $end
$var wire 1 . y $end
$scope module f0 $end
$var wire 1 ' a $end
$var wire 1 . b $end
$var wire 1 * cin $end
$var wire 1 ! cout $end
$var wire 1 / partial_c1 $end
$var wire 1 0 partial_c2 $end
$var wire 1 1 partial_s $end
$var wire 1 ) sum $end
$upscope $end
$scope module log0 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 2 abnc0nc1 $end
$var wire 1 3 abnc1c0 $end
$var wire 1 4 anbc0c1 $end
$var wire 1 5 anbnc1c0 $end
$var wire 2 6 control [1:0] $end
$var wire 1 7 na $end
$var wire 1 8 nabc1c0 $end
$var wire 1 9 nabnc1c0 $end
$var wire 1 : nanbc1nc0 $end
$var wire 1 ; nb $end
$var wire 1 < nc0 $end
$var wire 1 = nc1 $end
$var wire 1 , out $end
$upscope $end
$scope module mselect $end
$var wire 1 ) A $end
$var wire 1 , B $end
$var wire 1 > control $end
$var wire 1 ? not_control $end
$var wire 1 " out $end
$var wire 1 @ wA $end
$var wire 1 A wB $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0A
0@
1?
0>
0=
1<
1;
1:
09
08
17
b10 6
05
04
03
02
01
00
0/
0.
1-
1,
b10 +
0*
0)
0(
0'
b10 &
0%
0$
0#
0"
0!
$end
#10
1"
1@
0,
1)
11
0:
1.
0;
1$
1(
#20
1"
1@
1)
0!
0.
1;
11
0/
07
0$
0(
1#
1'
#30
0"
0@
0)
1!
01
1/
1.
0;
1$
1(
#40
1"
0,
0<
1@
1)
0!
0:
b11 6
1.
1;
11
0/
17
b11 &
b11 +
0$
0(
0#
0'
#50
0"
0@
0)
1,
01
0.
0;
18
1$
1(
#60
0"
1!
1,
0@
1/
14
0)
1.
1;
08
01
07
0$
0(
1#
1'
#70
1"
1@
0,
1)
0!
11
0/
04
0.
0;
1$
1(
#80
0"
1<
1=
0@
0-
0?
0)
b0 6
1>
0.
1;
01
17
b100 &
b100 +
0$
0(
0#
0'
#90
1)
11
1.
0;
1$
1(
#100
1)
0!
0.
1;
11
0/
07
0$
0(
1#
1'
#110
1"
1A
0)
1!
1,
01
1/
1.
0;
12
1$
1(
#120
0"
0A
0<
0,
1)
0!
b1 6
1.
1;
11
0/
17
02
b101 &
b101 +
0$
0(
0#
0'
#130
1"
1A
0)
1,
01
0.
0;
19
1$
1(
#140
1"
1A
1!
1,
1/
15
0)
1.
1;
09
01
07
0$
0(
1#
1'
#150
1)
0!
11
0/
05
0.
0;
13
1$
1(
#160
1"
1:
1A
1<
0=
1,
0)
b10 6
0.
1;
01
17
03
b110 &
b110 +
0$
0(
0#
0'
#170
0"
0A
0,
1)
11
0:
1.
0;
1$
1(
#180
1)
0!
0.
1;
11
0/
07
0$
0(
1#
1'
#190
0)
1!
01
1/
1.
0;
1$
1(
#200
0"
0A
0,
0<
1)
0!
0:
b11 6
1.
1;
11
0/
17
b111 &
b111 +
0$
0(
0#
0'
#210
1"
1A
0)
1,
01
0.
0;
18
1$
1(
#220
1"
1A
1!
1,
1/
14
0)
1.
1;
08
01
07
0$
0(
1#
1'
#230
0"
0A
0,
1)
0!
11
0/
04
0.
0;
1$
1(
#240
