// Seed: 2474248800
module module_0 (
    input tri0 id_0,
    output tri id_1,
    input tri id_2,
    input tri id_3,
    output wand id_4,
    input wor id_5,
    output tri0 id_6,
    input tri id_7,
    output tri0 id_8,
    input uwire id_9,
    input wor id_10,
    output tri1 id_11,
    output supply0 id_12,
    input uwire id_13,
    output supply0 id_14,
    input uwire id_15
);
  wire id_17;
  parameter id_18 = 1;
endmodule
module module_1 #(
    parameter id_9 = 32'd25
) (
    input tri0 id_0,
    input wire id_1,
    input tri0 id_2,
    output supply1 id_3,
    output wand id_4,
    output wor id_5,
    input wire id_6,
    input wor id_7,
    input uwire id_8,
    input wire _id_9
);
  logic [-1 : (  id_9  )] id_11;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_8,
      id_4,
      id_0,
      id_3,
      id_1,
      id_5,
      id_1,
      id_1,
      id_4,
      id_5,
      id_1,
      id_4,
      id_2
  );
  assign modCall_1.id_14 = 0;
endmodule
