{"vcs1":{"timestamp_begin":1739954308.849868340, "rt":3.77, "ut":3.53, "st":0.18}}
{"vcselab":{"timestamp_begin":1739954312.702159172, "rt":0.27, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1739954313.028896430, "rt":0.23, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739954308.551056422}
{"VCS_COMP_START_TIME": 1739954308.551056422}
{"VCS_COMP_END_TIME": 1739954313.330735846}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287712}}
{"vcselab": {"peak_mem": 150356}}
