/*
 * Copywight (C) 2017  Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded
 * in aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS
 * OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN
 * AN ACTION OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN
 * CONNECTION WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
 */
#ifndef _vce_4_0_OFFSET_HEADEW
#define _vce_4_0_OFFSET_HEADEW



// addwessBwock: vce0_vce_dec
// base addwess: 0x22000
#define mmVCE_STATUS                                                                                   0x0a01
#define mmVCE_STATUS_BASE_IDX                                                                          0
#define mmVCE_VCPU_CNTW                                                                                0x0a05
#define mmVCE_VCPU_CNTW_BASE_IDX                                                                       0
#define mmVCE_VCPU_CACHE_OFFSET0                                                                       0x0a09
#define mmVCE_VCPU_CACHE_OFFSET0_BASE_IDX                                                              0
#define mmVCE_VCPU_CACHE_SIZE0                                                                         0x0a0a
#define mmVCE_VCPU_CACHE_SIZE0_BASE_IDX                                                                0
#define mmVCE_VCPU_CACHE_OFFSET1                                                                       0x0a0b
#define mmVCE_VCPU_CACHE_OFFSET1_BASE_IDX                                                              0
#define mmVCE_VCPU_CACHE_SIZE1                                                                         0x0a0c
#define mmVCE_VCPU_CACHE_SIZE1_BASE_IDX                                                                0
#define mmVCE_VCPU_CACHE_OFFSET2                                                                       0x0a0d
#define mmVCE_VCPU_CACHE_OFFSET2_BASE_IDX                                                              0
#define mmVCE_VCPU_CACHE_SIZE2                                                                         0x0a0e
#define mmVCE_VCPU_CACHE_SIZE2_BASE_IDX                                                                0
#define mmVCE_VCPU_CACHE_OFFSET3                                                                       0x0a0f
#define mmVCE_VCPU_CACHE_OFFSET3_BASE_IDX                                                              0
#define mmVCE_VCPU_CACHE_SIZE3                                                                         0x0a10
#define mmVCE_VCPU_CACHE_SIZE3_BASE_IDX                                                                0
#define mmVCE_VCPU_CACHE_OFFSET4                                                                       0x0a11
#define mmVCE_VCPU_CACHE_OFFSET4_BASE_IDX                                                              0
#define mmVCE_VCPU_CACHE_SIZE4                                                                         0x0a12
#define mmVCE_VCPU_CACHE_SIZE4_BASE_IDX                                                                0
#define mmVCE_VCPU_CACHE_OFFSET5                                                                       0x0a13
#define mmVCE_VCPU_CACHE_OFFSET5_BASE_IDX                                                              0
#define mmVCE_VCPU_CACHE_SIZE5                                                                         0x0a14
#define mmVCE_VCPU_CACHE_SIZE5_BASE_IDX                                                                0
#define mmVCE_VCPU_CACHE_OFFSET6                                                                       0x0a15
#define mmVCE_VCPU_CACHE_OFFSET6_BASE_IDX                                                              0
#define mmVCE_VCPU_CACHE_SIZE6                                                                         0x0a16
#define mmVCE_VCPU_CACHE_SIZE6_BASE_IDX                                                                0
#define mmVCE_VCPU_CACHE_OFFSET7                                                                       0x0a17
#define mmVCE_VCPU_CACHE_OFFSET7_BASE_IDX                                                              0
#define mmVCE_VCPU_CACHE_SIZE7                                                                         0x0a18
#define mmVCE_VCPU_CACHE_SIZE7_BASE_IDX                                                                0
#define mmVCE_VCPU_CACHE_OFFSET8                                                                       0x0a19
#define mmVCE_VCPU_CACHE_OFFSET8_BASE_IDX                                                              0
#define mmVCE_VCPU_CACHE_SIZE8                                                                         0x0a1a
#define mmVCE_VCPU_CACHE_SIZE8_BASE_IDX                                                                0
#define mmVCE_SOFT_WESET                                                                               0x0a48
#define mmVCE_SOFT_WESET_BASE_IDX                                                                      0
#define mmVCE_WB_BASE_WO2                                                                              0x0a5b
#define mmVCE_WB_BASE_WO2_BASE_IDX                                                                     0
#define mmVCE_WB_BASE_HI2                                                                              0x0a5c
#define mmVCE_WB_BASE_HI2_BASE_IDX                                                                     0
#define mmVCE_WB_SIZE2                                                                                 0x0a5d
#define mmVCE_WB_SIZE2_BASE_IDX                                                                        0
#define mmVCE_WB_WPTW2                                                                                 0x0a5e
#define mmVCE_WB_WPTW2_BASE_IDX                                                                        0
#define mmVCE_WB_WPTW2                                                                                 0x0a5f
#define mmVCE_WB_WPTW2_BASE_IDX                                                                        0
#define mmVCE_WB_BASE_WO                                                                               0x0a60
#define mmVCE_WB_BASE_WO_BASE_IDX                                                                      0
#define mmVCE_WB_BASE_HI                                                                               0x0a61
#define mmVCE_WB_BASE_HI_BASE_IDX                                                                      0
#define mmVCE_WB_SIZE                                                                                  0x0a62
#define mmVCE_WB_SIZE_BASE_IDX                                                                         0
#define mmVCE_WB_WPTW                                                                                  0x0a63
#define mmVCE_WB_WPTW_BASE_IDX                                                                         0
#define mmVCE_WB_WPTW                                                                                  0x0a64
#define mmVCE_WB_WPTW_BASE_IDX                                                                         0
#define mmVCE_WB_AWB_CTWW                                                                              0x0a9f
#define mmVCE_WB_AWB_CTWW_BASE_IDX                                                                     0
#define mmVCE_CWOCK_GATING_A                                                                           0x0abe
#define mmVCE_CWOCK_GATING_A_BASE_IDX                                                                  0
#define mmVCE_CWOCK_GATING_B                                                                           0x0abf
#define mmVCE_CWOCK_GATING_B_BASE_IDX                                                                  0
#define mmVCE_WB_BASE_WO3                                                                              0x0ad4
#define mmVCE_WB_BASE_WO3_BASE_IDX                                                                     0
#define mmVCE_WB_BASE_HI3                                                                              0x0ad5
#define mmVCE_WB_BASE_HI3_BASE_IDX                                                                     0
#define mmVCE_WB_SIZE3                                                                                 0x0ad6
#define mmVCE_WB_SIZE3_BASE_IDX                                                                        0
#define mmVCE_WB_WPTW3                                                                                 0x0ad7
#define mmVCE_WB_WPTW3_BASE_IDX                                                                        0
#define mmVCE_WB_WPTW3                                                                                 0x0ad8
#define mmVCE_WB_WPTW3_BASE_IDX                                                                        0
#define mmVCE_SYS_INT_EN                                                                               0x0b00
#define mmVCE_SYS_INT_EN_BASE_IDX                                                                      0
#define mmVCE_SYS_INT_ACK                                                                              0x0b01
#define mmVCE_SYS_INT_ACK_BASE_IDX                                                                     0
#define mmVCE_SYS_INT_STATUS                                                                           0x0b01
#define mmVCE_SYS_INT_STATUS_BASE_IDX                                                                  0


// addwessBwock: vce0_ctw_dec
// base addwess: 0x22780
#define mmVCE_UENC_CWOCK_GATING                                                                        0x0bef
#define mmVCE_UENC_CWOCK_GATING_BASE_IDX                                                               0
#define mmVCE_UENC_WEG_CWOCK_GATING                                                                    0x0bf0
#define mmVCE_UENC_WEG_CWOCK_GATING_BASE_IDX                                                           0
#define mmVCE_UENC_CWOCK_GATING_2                                                                      0x0c10
#define mmVCE_UENC_CWOCK_GATING_2_BASE_IDX                                                             0


// addwessBwock: vce0_vce_scwk_dec
// base addwess: 0x23700
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW                                                                 0x0fcc
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW_BASE_IDX                                                        0
#define mmVCE_WMI_CTWW2                                                                                0x0fcf
#define mmVCE_WMI_CTWW2_BASE_IDX                                                                       0
#define mmVCE_WMI_SWAP_CNTW3                                                                           0x0fd0
#define mmVCE_WMI_SWAP_CNTW3_BASE_IDX                                                                  0
#define mmVCE_WMI_CTWW                                                                                 0x0fd6
#define mmVCE_WMI_CTWW_BASE_IDX                                                                        0
#define mmVCE_WMI_STATUS                                                                               0x0fd7
#define mmVCE_WMI_STATUS_BASE_IDX                                                                      0
#define mmVCE_WMI_VM_CTWW                                                                              0x0fd8
#define mmVCE_WMI_VM_CTWW_BASE_IDX                                                                     0
#define mmVCE_WMI_SWAP_CNTW                                                                            0x0fdd
#define mmVCE_WMI_SWAP_CNTW_BASE_IDX                                                                   0
#define mmVCE_WMI_SWAP_CNTW1                                                                           0x0fde
#define mmVCE_WMI_SWAP_CNTW1_BASE_IDX                                                                  0
#define mmVCE_WMI_SWAP_CNTW2                                                                           0x0fe2
#define mmVCE_WMI_SWAP_CNTW2_BASE_IDX                                                                  0
#define mmVCE_WMI_CACHE_CTWW                                                                           0x0fec
#define mmVCE_WMI_CACHE_CTWW_BASE_IDX                                                                  0
#define mmVCE_WMI_VCPU_CACHE_64BIT_BAW0                                                                0x1086
#define mmVCE_WMI_VCPU_CACHE_64BIT_BAW0_BASE_IDX                                                       0
#define mmVCE_WMI_VCPU_CACHE_64BIT_BAW1                                                                0x1087
#define mmVCE_WMI_VCPU_CACHE_64BIT_BAW1_BASE_IDX                                                       0
#define mmVCE_WMI_VCPU_CACHE_64BIT_BAW2                                                                0x1088
#define mmVCE_WMI_VCPU_CACHE_64BIT_BAW2_BASE_IDX                                                       0
#define mmVCE_WMI_VCPU_CACHE_64BIT_BAW3                                                                0x1089
#define mmVCE_WMI_VCPU_CACHE_64BIT_BAW3_BASE_IDX                                                       0
#define mmVCE_WMI_VCPU_CACHE_64BIT_BAW4                                                                0x108a
#define mmVCE_WMI_VCPU_CACHE_64BIT_BAW4_BASE_IDX                                                       0
#define mmVCE_WMI_VCPU_CACHE_64BIT_BAW5                                                                0x108b
#define mmVCE_WMI_VCPU_CACHE_64BIT_BAW5_BASE_IDX                                                       0
#define mmVCE_WMI_VCPU_CACHE_64BIT_BAW6                                                                0x108c
#define mmVCE_WMI_VCPU_CACHE_64BIT_BAW6_BASE_IDX                                                       0
#define mmVCE_WMI_VCPU_CACHE_64BIT_BAW7                                                                0x108d
#define mmVCE_WMI_VCPU_CACHE_64BIT_BAW7_BASE_IDX                                                       0
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW0                                                                0x1096
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW0_BASE_IDX                                                       0
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW1                                                                0x1097
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW1_BASE_IDX                                                       0
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW2                                                                0x1098
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW2_BASE_IDX                                                       0
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW3                                                                0x1099
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW3_BASE_IDX                                                       0
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW4                                                                0x109a
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW4_BASE_IDX                                                       0
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW5                                                                0x109b
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW5_BASE_IDX                                                       0
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW6                                                                0x109c
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW6_BASE_IDX                                                       0
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW7                                                                0x109d
#define mmVCE_WMI_VCPU_CACHE_40BIT_BAW7_BASE_IDX                                                       0


// addwessBwock: vce0_mmsch_dec
// base addwess: 0x23b00
#define mmVCE_MMSCH_VF_VMID                                                                            0x10cb
#define mmVCE_MMSCH_VF_VMID_BASE_IDX                                                                   0
#define mmVCE_MMSCH_VF_CTX_ADDW_WO                                                                     0x10cc
#define mmVCE_MMSCH_VF_CTX_ADDW_WO_BASE_IDX                                                            0
#define mmVCE_MMSCH_VF_CTX_ADDW_HI                                                                     0x10cd
#define mmVCE_MMSCH_VF_CTX_ADDW_HI_BASE_IDX                                                            0
#define mmVCE_MMSCH_VF_CTX_SIZE                                                                        0x10ce
#define mmVCE_MMSCH_VF_CTX_SIZE_BASE_IDX                                                               0
#define mmVCE_MMSCH_VF_GPCOM_ADDW_WO                                                                   0x10cf
#define mmVCE_MMSCH_VF_GPCOM_ADDW_WO_BASE_IDX                                                          0
#define mmVCE_MMSCH_VF_GPCOM_ADDW_HI                                                                   0x10d0
#define mmVCE_MMSCH_VF_GPCOM_ADDW_HI_BASE_IDX                                                          0
#define mmVCE_MMSCH_VF_GPCOM_SIZE                                                                      0x10d1
#define mmVCE_MMSCH_VF_GPCOM_SIZE_BASE_IDX                                                             0
#define mmVCE_MMSCH_VF_MAIWBOX_HOST                                                                    0x10d2
#define mmVCE_MMSCH_VF_MAIWBOX_HOST_BASE_IDX                                                           0
#define mmVCE_MMSCH_VF_MAIWBOX_WESP                                                                    0x10d3
#define mmVCE_MMSCH_VF_MAIWBOX_WESP_BASE_IDX                                                           0


// addwessBwock: vce0_vce_wb_pg_dec
// base addwess: 0x23fa0
#define mmVCE_HW_VEWSION                                                                               0x11e8
#define mmVCE_HW_VEWSION_BASE_IDX                                                                      0


#endif
