verilog sys_block_v1_00_a /home/heystek/heystek_thesis/thesis/window_and_fft_test_v4/XPS_ROACH2_base/pcores/sys_block_v1_00_a/hdl/verilog/sys_block.v
verilog work ../hdl/system_sys_block_inst_wrapper.v
