### Hardware Construction Language (HCL) or High-Level HDL
+ [ActiveCore](https://github.com/AntonovAlexander/activecore) (ITMO)
  - A framework that demonstrates original hardware designing concept based on "Micro-Language IP" (MLIP) cores.
+ [Amaranth HDL](https://github.com/amaranth-lang/amaranth), under [BSD 2-Clause License](https://github.com/amaranth-lang/amaranth/blob/main/LICENSE.txt)
  - The Amaranth project provides an open-source toolchain for developing hardware based on synchronous digital logic using the Python programming language, as well as evaluation board definitions, a System on Chip toolkit, and more.
+ [BSV/BH](https://github.com/BSVLang/Main) (Bluespec, Sandburst, MIT), under [MIT License](https://github.com/BSVLang/Main/blob/master/LICENSE)
  - Bluespec SystemVerilog (BSV) and Bluespec Haskell (BH or Bluespec Classic), a high-level hardware description language.
  - [Bluespec Compiler](https://github.com/B-Lang-org/bsc) (Bluespec), most under [BSD-3-Clause License](https://github.com/B-Lang-org/bsc/blob/main/COPYING)
    * Compiler, simulator, and tools for the Bluespec Hardware Description Language.
  - [CBG-BSV Toy Bluespec Compiler](https://www.cl.cam.ac.uk/~djg11//wwwhpr/toy-bluespec-compiler.html) (Cambridge)
    * "For compiler writers like myself, the best way to learn a new language was to write a toy compiler for it."
+ [Cash](https://github.com/gtcasl/cash) (GaTech), under [BSD 3-Clause License](https://github.com/gtcasl/cash/blob/master/LICENSE)
  - Cash is a C++ embedded domain specific library (EDSL) for hardware design and simulation.
+ [Chisel](https://www.chisel-lang.org/) (Berkeley), under [BSD 3-Clause License](https://github.com/freechipsproject/chisel3/blob/master/src/LICENSE.txt)
  - A hardware construction language that supports advanced hardware design using highly parameterized generators and layered domain-specific hardware languages.
+ [CFlexHDL](https://github.com/suarezvictor/CFlexHDL) (Victor Suarez Rovere), under [a customized license](https://github.com/suarezvictor/CflexHDL/blob/main/LICENSE)
  - Design digital circuits in C.
+ [CÎ»ash/Clash](https://github.com/clash-lang/clash-compiler) (U Twente), under [BSD 2-Clause License](https://github.com/clash-lang/clash-compiler/blob/master/LICENSE)
  - A functional hardware description language that borrows both its syntax and semantics from the functional programming language Haskell.
+ [Co-Feldspar](https://github.com/markus-git/co-feldspar) (Chalmers U of Tech.), under [BSD 3-Clause License](https://github.com/markus-git/co-feldspar/blob/master/LICENSE)
  - A staged hardware software co-design language embedded in Haskell.
+ [DFiant HDL](https://github.com/DFiantHDL/DFiant) (Barcelona Supercomputing Center), under [GNU Lesser General Public License v3.0](https://github.com/DFiantHDL/DFiant/blob/master/COPYING)
  - DFiant is a dataflow HDL and is embedded as a library in the Scala programming language.
+ [Genesis2](https://github.com/StanfordVLSI/Genesis2) (Stanford), under [BSD 2-Clause License](https://github.com/StanfordVLSI/Genesis2/blob/master/Genesis2Tools/LICENSE.txt)
  - A design system and meta-programming language for automatically producing custom hardware.
+ [Hardcaml](https://github.com/janestreet/hardcaml) (Jane Street)
  - An OCaml library for designing hardware.
+ [HeteroCL](https://github.com/cornell-zhang/heterocl) (Cornell, UCLA), under [Apache License 2.0](https://github.com/cornell-zhang/heterocl/blob/master/LICENSE)
  - A Multi-Paradigm Programming Infrastructure for Software-Defined Reconfigurable Computing.
+ [HDLGen](https://github.com/WilsonChen003/HDLGen) (Wilson Chen), under [Apache License 2.0](https://github.com/WilsonChen003/HDLGen#license)
  - HDLGen is a tool for HDL(mainly for Verilog) generation, it enables embedded Perl or Python scripts in Verilog source code, and support Perl style variable anyway, to generate desired HDL in an easy and efficient way.
+ [hdl-js](https://github.com/DmitrySoshnikov/hdl-js) (Dmitry Soshnikov), under [MIT License](https://github.com/DmitrySoshnikov/hdl-js/blob/master/LICENSE)
  - Hardware description language (HDL) parser, and Hardware simulator.
+ [hoodlum](https://github.com/tcr/hoodlum) (Tim Ryan), under [MIT License or Apache License 2.0](https://github.com/tcr/hoodlum#license)
  - It wants to add stronger type guarantees and high-level concepts like enums (and structs/typedefs), but also make FPGA design easier and more fun to get involved with.
+ [HWT](https://github.com/Nic30/hwt), under [MIT License](https://github.com/Nic30/hwt/blob/master/LICENSE)
  - HWToolkit (HWT) is a VHDL/Verilog/SystemC code generator, simulator API written in python/c++.
+ [kaze](https://github.com/yupferris/kaze) (ferris), under [Apache License 2.0 or MIT license](https://github.com/yupferris/kaze#license)
  - kaze provides an API to describe Modules composed of Signals, which can then be used to generate Rust simulator code or Verilog modules.
+ [Kiwi](https://www.cl.cam.ac.uk/~djg11/kiwi/) (Cambridge)
  - Aims to make reconfigurable computing technology like Field Programmable Gate Arrays (FPGAs) more accessible to mainstream programmers.
+ [Kratos](https://github.com/Kuree/kratos) (Stanford), under [BSD 2-Clause License](https://github.com/Kuree/kratos/blob/master/LICENSE)
  - Kratos is a hardware design language written in C++/Python.
+ [magma](https://github.com/phanrahan/magma) (Stanford), under [MIT License](https://github.com/phanrahan/magma/blob/master/LICENSE.txt)
  - Magma is a hardware design language embedded in python.
+ [Migen FHDL](https://github.com/m-labs/migen) (M-Labs), under [BSD 2-Clause License](https://github.com/m-labs/migen/blob/master/LICENSE)
  - Migen makes it possible to apply modern software concepts such as object-oriented programming and metaprogramming to design hardware.
+ [MyHDL](https://sourceforge.net/projects/myhdl/), under GNU Lesser General Public License v2.0
  - MyHDL is a Python package for using Python as a hardware description and verification language.
+ [pipelineDSL](https://github.com/p12nGH/pipelineDSL), under [BSD 3-Clause License](https://github.com/p12nGH/pipelineDSL/blob/master/LICENSE)
  - A Haskell DSL for describing hardware pipelines.
+ [PSHDL](https://bitbucket.org/kbecker/pshdl/), under [GNU General Public License](https://bitbucket.org/kbecker/pshdl/src/master/license.txt)
  - PSHDL is aimed to be a language that makes it easy to write something that can be synthesized and behaves the same in simulation.
+ [PyGears](https://github.com/bogdanvuk/pygears) (U Novi Sad), under [MIT License](https://github.com/bogdanvuk/pygears/blob/master/LICENSE)
  - PyGears is a free framework that lets you design hardware using high-level Python constructs and compile it to synthesizable SystemVerilog or Verilog code.
+ [PyHCL](https://github.com/scutdig/PyChip-py-hcl) (SCUT), under [MIT License](https://github.com/scutdig/PyChip-py-hcl/blob/master/LICENSE)
  - PyHCL is a hardware construct language like Chisel but more lightweight and more relaxed to use.
+ [PyMTL3](https://github.com/pymtl/pymtl3) (Cornell), under [BSD 3-Clause License](https://github.com/pymtl/pymtl3/blob/master/LICENSE)
  - PyMTL 3 (Mamba) is the latest version of PyMTL, an open-source Python-based hardware generation, simulation, and verification framework with multi-level hardware modeling support.
+ [Pyrope](https://github.com/masc-ucsc/pyrope_artifacts) (UCSC), under [BSD 3-Clause License](https://github.com/masc-ucsc/pyrope_artifacts/blob/master/LICENSE)
  - Python-like language supporting "fluid pipelines" and "live flow".
+ [PyRTL](https://github.com/UCSBarchlab/PyRTL) (UCSB), under [BSD 3-Clause License](https://github.com/UCSBarchlab/PyRTL/blob/development/LICENSE.md)
  - a collection of classes for pythonic register-transfer level design, simulation, tracing, and testing suitable for teaching and research.
+ [QuSoC](https://github.com/EvgenyMuryshkin/qusoc) (Evgeny Muryshkin)
  - Low-level RTL design using C# and Quokka FPGA toolkit.
+ [ReqAck](https://github.com/drom/reqack) (Aliaksei Chapyzhenka), under [MIT License](https://github.com/drom/reqack/blob/trunk/LICENSE)
  - JavaScript Tool set to construct, transform and analyze digital circuits based on elastic transactional protocol and Request-Acknowledge handshake.
+ [RHDL](https://github.com/philtomson/RHDL) (Phil Tomson), under [GNU General Public License v2.0](https://github.com/philtomson/RHDL/blob/master/COPYING)
  - Ruby Hardware Description Language.
+ [ROHD](https://github.com/intel/rohd) (Intel), under [BSD 3-Clause License](https://github.com/intel/rohd/blob/main/LICENSE)
  - A framework for describing and verifying hardware in the Dart programming language.
+ [ScalaHDL](https://github.com/lastland/ScalaHDL) (SJTU, Morgan Staneley)
  - An open-source domain-specific language (DSL) that enables designers to describe algorithms using a multi-paradigm programming language, and generate the required
Verilog code to implement such systems.
+ [SpinalHDL](https://github.com/SpinalHDL/SpinalHDL), under [LGPL License and MIT License](https://github.com/SpinalHDL/SpinalHDL/blob/dev/LICENSE)
  - A language to describe digital hardware.
+ [SUS](https://github.com/pc2/sus-compiler) (PC2 / Paderborn Center for Parallel Computing), under [GPL v3.0](https://github.com/pc2/sus-compiler/blob/master/LICENSE)
  - A purely structural language, whose focus is on making structural description as intuitive as possible, especially around pipelining and control paths. 
+ [SystemC](https://accellera.org/downloads/standards/systemc) (Accellera), under Apache License v2.0
  - Standards are developed in a collaborative and open environment by technical working groups.
  - [Intel Compiler for SystemC](https://github.com/intel/systemc-compiler) (ICSC) translates synthesizable SystemC design to synthesizable SystemVerilog design.
+ [THDL++](http://sysprogs.com/legacy/visualhdl/thdlpp/) (Sysprogs), under [LGPL license](http://sysprogs.com/legacy/visualhdl/download_source/)
  - THDL++ is a hardware design language, that inherits VHDL semantics and provides several major timesaving features.
+ [Verilog.jl](https://github.com/interplanetary-robot/Verilog.jl), under [MIT "Expat" License](https://github.com/interplanetary-robot/Verilog.jl/blob/master/LICENSE.md)
  - A Verilog-generation DSL for Julia.
+ [Veriloggen](https://github.com/PyHDI/veriloggen) (NAIST), under [Apache License 2.0](https://github.com/PyHDI/veriloggen/blob/develop/LICENSE)
  - Veriloggen is constructed on Pyverilog. In addition to the low-level abstraction of Verilog HDL, Veriloggen provides high-level abstractions to productively express a hardware structure.
    * Stream is a dataflow-based high-level synthesis layer for high-performance parallel stream processing.
    * Thread is a procedural high-level synthesis layer to express sequential behaviors, such as DMA transfers and controls.
+ [VeriScala](https://github.com/VeriScala/VeriScala) (SJTU)
  - A new open-source Domain-Specific Language (DSL) based framework that supports highly abstracted object-oriented hardware defining, programmatical testing, and interactive on-chip debugging.
+ See also the lists in awesome-hdl's [Meta HDL and Transpilers](https://github.com/drom/awesome-hdl#meta-hdl-and-transpilers) and HWT's [similar projects](https://github.com/Nic30/hwt#similar-projects).
