# 01.16

## Chisel

### Record

`chisel3.Record`，抽象类，类似于`Bundle`，但是可以动态生成端口以及名字。
适合用于库而非用户模块。
用例，配合`chisel3.experimental.DataMirror`，可以实现对模块的包装，例如下面的`DemoTop`可以对任意模块添加差分时钟端口：
```scala
package demo

import chisel3._
import chisel3.experimental.{BaseModule, FlatIO}
import chisel3.reflect.DataMirror
import demo.DemoTop.camelToSnake
import soc.SocConfig
import xilinx.template.IBUFDS

import scala.collection.SeqMap

class DemoRecord(ports: Seq[(String, Data)]) extends Record {
  lazy val elements = SeqMap(ports.map { case (name, port) =>
    name -> port.cloneType
  }: _*)

}

class DemoTop(innerModule: => Module)(implicit soc: SocConfig) extends RawModule {
  val sys_clk_p = IO(Input(Clock()))
  val sys_clk_n = IO(Input(Clock()))
  val rst_n     = IO(Input(AsyncReset()))
  val rst       = !rst_n.asBool

  val ibufds = Module(new IBUFDS())
  val sysClk        = ibufds.io.O

  var innerName = "DemoTop"
  val mio = FlatIO(new DemoRecord(withClockAndReset(false.B.asClock, false.B) {
    val m = Module(innerModule)
    innerName = m.desiredName
    modulePorts(m)
  }))

  ibufds.io.I  := sys_clk_p
  ibufds.io.IB := sys_clk_n

  withClockAndReset(sysClk, rst.asAsyncReset) {
    val module = Module(innerModule)
    mio.elements.zip(modulePorts(module)).foreach {
      case ((_, io), (_, innerIO)) => {
        io <> innerIO
      }
    }
  }

  def modulePorts(module: BaseModule) = {
    DataMirror.modulePorts(module).filter {
      case ("clock", _: Clock) => false
      case ("reset", _: Reset) => false
      case _ => true
    }
  }
}
```
