Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[79],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[77]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[77],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[75]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[75],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[73]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[73],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[71]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[71],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[69]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[69],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[67]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[67],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[65]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[65],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[63]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[63],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[61]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[61],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[59]
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Removing sequential instance num_cycles[2] of view:PrimLib.dffre(prim) in hierarchy view:work.memory_controller(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Boundary register num_cycles[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":931:4:931:9|Removing sequential instance mem_enable_b of view:PrimLib.dffre(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":931:4:931:9|Boundary register mem_enable_b packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance mem_enable_a of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Boundary register mem_enable_a packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v":31:19:31:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_100khz.v":30:19:30:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v":32:19:32:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":47:0:47:5|Found counter in view:work.geig_data_handling(verilog) inst geig_counts[15:0]
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":33:20:33:33|Found 10-bit incrementor, 'un2_min_counter[9:0]'
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Found updn counter in view:work.i2c_interface2(verilog) inst init_ctr_a[3:0] 
Encoding state machine data_mode[1:0] (view:work.i2c_interface2(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|No possible illegal states for state machine data_mode[1:0],safe FSM implementation is disabled
@N: MF176 |Default generator successful 
@N: MF239 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":140:37:140:44|Found 4-bit decrementor, 'un5_sda_a\.un5_sda_a[3:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":100:32:100:44|Found 18-bit incrementor, 'un5_wait_ctr[17:0]'
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Register bit state_hold[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Register bit state_hold[6] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Register bit state_hold[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Register bit state_hold[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Register bit state_a[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Register bit state_a[6] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Register bit state_a[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v":66:0:66:5|Register bit state_a[4] is always 0, optimizing ...
@N: MF179 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":176:8:176:30|Found 3 bit by 3 bit '<' comparator, 'cmd_out12'
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[3] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[48] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[50] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[52] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[54] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[56] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[58] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[60] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[62] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[64] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[66] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[68] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[70] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[72] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[74] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[76] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[78] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[1] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[7] reduced to a combinational gate by constant propagation
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[1] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[78] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[76] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[74] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[72] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[70] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[68] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[66] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[64] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[62] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[60] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[58] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[56] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[54] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[52] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[50] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[48] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[3] is always 0, optimizing ...
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\orbit_control.v":40:0:40:5|Found counter in view:work.orbit_control(verilog) inst cntr[12:0]
@N: MF176 |Default generator successful 
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v":41:0:41:5|Found counter in view:work.read_address_traversal(verilog) inst address[17:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Found counter in view:work.read_buffer(verilog) inst init_wait[8:0]
Encoding state machine init_stage[2:0] (view:work.read_buffer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":931:4:931:9|Found counter in view:work.spi_mode_config2(verilog) inst miso_ss_counter[3:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":931:4:931:9|Found counter in view:work.spi_mode_config2(verilog) inst miso_high_counter[18:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":931:4:931:9|Found counter in view:work.spi_mode_config2(verilog) inst rst_cntr[10:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Found counter in view:work.spi_mode_config2(verilog) inst poll_interupt_counter[3:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Found counter in view:work.spi_mode_config2(verilog) inst tx_exit_counter[2:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":931:4:931:9|Found counter in view:work.spi_mode_config2(verilog) inst rx_ss_counter[3:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":931:4:931:9|Found counter in view:work.spi_mode_config2(verilog) inst poll_ss_counter[3:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":931:4:931:9|Found counter in view:work.spi_mode_config2(verilog) inst tx_ss_counter[2:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":931:4:931:9|Found counter in view:work.spi_mode_config2(verilog) inst idle_ss_counter[2:0]
Encoding state machine tx_state[4:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   011 -> 00100
   100 -> 01000
   111 -> 10000
Encoding state machine chip_state[7:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance tx_free_bytes[0] of view:PrimLib.dffs(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Boundary register tx_free_bytes[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance chip_state[7] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance chip_state[6] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance chip_state[5] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance chip_state[4] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance chip_state[3] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance chip_state[2] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance chip_state[0] of view:PrimLib.dffs(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\timestamp.v":19:0:19:5|Found counter in view:work.timestamp(verilog) inst TIMESTAMP[23:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v":36:0:36:5|Found counter in view:work.write_address_traversal(verilog) inst address[17:0]

Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 163MB peak: 164MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 151MB peak: 164MB)

@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[6] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[0] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":113:4:113:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 140MB peak: 164MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 142MB peak: 164MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 152MB peak: 164MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 151MB peak: 164MB)


Finished preparing to map (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 150MB peak: 164MB)


Finished technology mapping (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 175MB peak: 179MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                  Fanout, notes                     
----------------------------------------------------------------------------------------------
reset_pulse_0.RESET / Y                                     1046 : 1042 asynchronous set/reset
geig_data_handling_0.G_DATA_STACK_1[0] / Q                  43                                
spi_master_0.chip_rdy / Q                                   45                                
sram_interface_0.weVAL / Q                                  32                                
spi_mode_config2_0.state_b[0] / Q                           34                                
spi_mode_config2_0.state_b[1] / Q                           26                                
spi_mode_config2_0.state_b[2] / Q                           25                                
spi_mode_config2_0.config_cntr_b[4] / Q                     25                                
spi_mode_config2_0.config_cntr_b[3] / Q                     28                                
spi_mode_config2_0.config_cntr_b[2] / Q                     25                                
spi_mode_config2_0.byte_tracker_b / Q                       32                                
memory_controller_0.write_count_0_sqmuxa_0 / Y              72                                
i2c_interface2_0.state_a[1] / Q                             34                                
i2c_interface2_0.force_reset / Q                            102                               
I2C_SDA_pad / Y                                             44                                
geig_data_handling_0.m8 / Y                                 41                                
memory_controller_0.un1_schedule / Y                        105                               
memory_controller_0.data_m2 / Y                             66                                
memory_controller_0.num_cycles11_0 / Y                      63                                
i2c_interface2_0.wait_ctr_2_sqmuxa_i_i_o2 / Y               33                                
memory_controller_0.un1_GEIG_DATA_NE / Y                    122                               
spi_mode_config2_0.mem_enable_a27_i_i_a2_i_o2_0_o2 / Y      28                                
spi_mode_config2_0.un1_mem_enable_a28_3_0_o2_3_a2_0 / Y     26                                
i2c_interface2_0.un8_sda_0_o2_i_a2_0_a2 / Y                 48                                
memory_controller_0.un1_MAG_DATA_NE / Y                     145                               
i2c_interface2_0.data_mode_ns_i_a2_0_0_0[0] / Y             75                                
==============================================================================================

@N: FP130 |Promoting Net reset_pulse_0_CLK_OUT_48MHZ on CLKINT  reset_pulse_0.CLK_OUT_48MHZ_inferred_clock 
@N: FP130 |Promoting Net clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT on CLKINT  clock_div_1MHZ_100KHZ_0.clk_out_inferred_clock 
@N: FP130 |Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock 
@N: FP130 |Promoting Net spi_master_0_busy on CLKINT  spi_master_0.busy_inferred_clock 
@N: FP130 |Promoting Net SS_c on CLKINT  spi_mode_config2_0.ss_b_inferred_clock 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 175MB peak: 179MB)

Replicating Combinational Instance i2c_interface2_0.data_mode_ns_i_a2_0_0_0[0], fanout 75 segments 4
Replicating Combinational Instance memory_controller_0.un1_MAG_DATA_NE, fanout 145 segments 7
Replicating Combinational Instance i2c_interface2_0.un8_sda_0_o2_i_a2_0_a2, fanout 48 segments 2
Replicating Combinational Instance spi_mode_config2_0.un1_mem_enable_a28_3_0_o2_3_a2_0, fanout 26 segments 2
Replicating Combinational Instance spi_mode_config2_0.mem_enable_a27_i_i_a2_i_o2_0_o2, fanout 28 segments 2
Replicating Combinational Instance memory_controller_0.un1_GEIG_DATA_NE, fanout 122 segments 6
Replicating Combinational Instance i2c_interface2_0.wait_ctr_2_sqmuxa_i_i_o2, fanout 33 segments 2
Replicating Combinational Instance memory_controller_0.num_cycles11_0, fanout 63 segments 3
Replicating Combinational Instance memory_controller_0.data_m2, fanout 66 segments 3
Replicating Combinational Instance memory_controller_0.un1_schedule, fanout 105 segments 5
Replicating Combinational Instance geig_data_handling_0.m8, fanout 41 segments 2
Replicating Sequential Instance i2c_interface2_0.force_reset, fanout 106 segments 5
Replicating Sequential Instance i2c_interface2_0.state_a[1], fanout 35 segments 2
Replicating Combinational Instance memory_controller_0.write_count_0_sqmuxa_0, fanout 72 segments 3
Replicating Sequential Instance spi_mode_config2_0.byte_tracker_b, fanout 32 segments 2
Replicating Sequential Instance spi_mode_config2_0.config_cntr_b[2], fanout 25 segments 2
Replicating Sequential Instance spi_mode_config2_0.config_cntr_b[3], fanout 28 segments 2
Replicating Sequential Instance spi_mode_config2_0.config_cntr_b[4], fanout 25 segments 2
Replicating Sequential Instance spi_mode_config2_0.state_b[2], fanout 26 segments 2
Replicating Sequential Instance spi_mode_config2_0.state_b[1], fanout 26 segments 2
Replicating Sequential Instance spi_mode_config2_0.state_b[0], fanout 35 segments 2
Replicating Sequential Instance sram_interface_0.weVAL, fanout 32 segments 2
Replicating Sequential Instance spi_master_0.chip_rdy, fanout 45 segments 2
Replicating Sequential Instance geig_data_handling_0.G_DATA_STACK_1[0], fanout 43 segments 2
Replicating Combinational Instance reset_pulse_0.RESET, fanout 1060 segments 45
Replicating Combinational Instance memory_controller_0.un1_MAG_DATA_NE_3, fanout 25 segments 2
Buffering RESET_IN_L8_c, fanout 46 segments 2
Buffering MISO_c, fanout 25 segments 2
Buffering CLK_48MHZ_c, fanout 46 segments 2

Added 3 Buffers
Added 89 Cells via replication
	Added 15 Sequential Cells via replication
	Added 74 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 176MB peak: 179MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
11 gated/generated clock tree(s) driving 1058 clock pin(s) of sequential element(s)
0 instances converted, 1058 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                      Drive Element Type     Fanout     Sample Instance                           Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       spi_master_0.ctr_q_RNIBTOP2[1]       AO1C                   2          spi_master_0.chip_rdy_0                   Clock conversion disabled                                                                                                     
@K:CKID0002       clock_div_1MHZ_100KHZ_0.clk_out      DFN1P0                 187        i2c_interface2_0.data_cntr[3]             No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0003       CLK_26MHZ_0.Core                     PLL                    120        spi_mode_config2_0.state_b[2]             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0004       clock_div_1MHZ_10HZ_0.clk_out        DFN1P0                 89         timestamp_0.TIMESTAMP[23]                 No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0005       clock_div_26MHZ_1MHZ_0.clk_out       DFN1P0                 36         clock_div_1MHZ_100KHZ_0.counter[16]       No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0006       spi_mode_config2_0.ss_b              DFN1E0C0               24         spi_master_0.data_out_d[7]                No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0007       memory_controller_0.next_read        DFN1E1C0               19         read_address_traversal_0.chip_select      No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0008       memory_controller_0.next_write       DFN1E1C0               19         write_address_traversal_0.chip_select     No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0009       spi_mode_config2_0.next_b            DFN1E0C0               10         read_buffer_0.position[1]                 No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0010       reset_pulse_0.CLK_OUT_48MHZ          NOR2B                  492        sram_interface_0.read_counter[1]          No clocks found on inputs                                                                                                     
@K:CKID0011       spi_master_0.busy_enable_RNIL01R     NOR3A                  60         spi_mode_config2_0.byte_out_a[7]          No clocks found on inputs                                                                                                     
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 166MB peak: 179MB)

Writing Analyst data base C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\full_system_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 169MB peak: 179MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 171MB peak: 179MB)


Start final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 169MB peak: 179MB)

@W: MT420 |Found inferred clock spi_mode_config2|ss_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config2_0.ss_b"

@W: MT420 |Found inferred clock spi_mode_config2|next_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config2_0.next_b"

@W: MT420 |Found inferred clock spi_master|busy_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.busy"

@W: MT420 |Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"

@W: MT420 |Found inferred clock memory_controller|next_read_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_read"

@W: MT420 |Found inferred clock memory_controller|next_write_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_write"

@W: MT420 |Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_26MHZ_1MHZ_0.clk_out"

@W: MT420 |Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_100KHZ_0.clk_out"

@W: MT420 |Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"

@W: MT420 |Found inferred clock CLK_26MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_26MHZ_0.GLA"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Sun Apr 10 14:30:16 2016
#


Top view:               full_system
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -9.544

                                                 Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK_26MHZ|GLA_inferred_clock                     100.0 MHz     74.3 MHz      10.000        13.468        -3.468     inferred     Inferred_clkgroup_9
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     79.4 MHz      10.000        12.592        -2.592     inferred     Inferred_clkgroup_1
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     60.8 MHz      10.000        16.437        -5.297     inferred     Inferred_clkgroup_5
clock_div_26MHZ_1MHZ|clk_out_inferred_clock      100.0 MHz     128.8 MHz     10.000        7.763         2.237      inferred     Inferred_clkgroup_6
memory_controller|next_read_inferred_clock       100.0 MHz     93.6 MHz      10.000        10.685        -0.685     inferred     Inferred_clkgroup_4
memory_controller|next_write_inferred_clock      100.0 MHz     104.7 MHz     10.000        9.553         0.447      inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock         100.0 MHz     51.2 MHz      10.000        19.544        -9.544     inferred     Inferred_clkgroup_7
spi_master|busy_inferred_clock                   100.0 MHz     61.2 MHz      10.000        16.331        -6.331     inferred     Inferred_clkgroup_8
spi_mode_config2|next_b_inferred_clock           100.0 MHz     204.4 MHz     10.000        4.892         5.108      inferred     Inferred_clkgroup_3
spi_mode_config2|ss_b_inferred_clock             100.0 MHz     143.8 MHz     10.000        6.952         3.047      inferred     Inferred_clkgroup_2
====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller|next_write_inferred_clock   memory_controller|next_write_inferred_clock   |  10.000      0.447   |  No paths    -       |  No paths    -       |  No paths    -     
memory_controller|next_write_inferred_clock   reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  10.000      -2.593  |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          spi_mode_config2|ss_b_inferred_clock          |  No paths    -       |  10.000      3.048   |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          spi_master|busy_inferred_clock                |  No paths    -       |  Diff grp    -       |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          CLK_26MHZ|GLA_inferred_clock                  |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
spi_mode_config2|next_b_inferred_clock        spi_mode_config2|next_b_inferred_clock        |  10.000      5.108   |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|next_b_inferred_clock        reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|next_b_inferred_clock        spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
memory_controller|next_read_inferred_clock    memory_controller|next_read_inferred_clock    |  10.000      -0.685  |  No paths    -       |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  10.000      -3.681  |  10.000      -5.297  |  5.000       1.936   |  5.000       -3.219
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
clock_div_26MHZ_1MHZ|clk_out_inferred_clock   clock_div_26MHZ_1MHZ|clk_out_inferred_clock   |  10.000      2.237   |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      spi_mode_config2|next_b_inferred_clock        |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  10.000      -9.544  |  10.000      -0.353  |  5.000       -4.619  |  5.000       -4.742
reset_pulse|CLK_OUT_48MHZ_inferred_clock      spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
spi_master|busy_inferred_clock                spi_master|busy_inferred_clock                |  No paths    -       |  10.000      -6.331  |  No paths    -       |  No paths    -     
spi_master|busy_inferred_clock                CLK_26MHZ|GLA_inferred_clock                  |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
CLK_26MHZ|GLA_inferred_clock                  spi_mode_config2|ss_b_inferred_clock          |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  CLK_26MHZ|GLA_inferred_clock                  |  10.000      -3.468  |  No paths    -       |  No paths    -       |  No paths    -     
======================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_26MHZ|GLA_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                                      Arrival           
Instance                                     Reference                        Type       Pin     Net                       Time        Slack 
                                             Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[1]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[1]      0.797       -3.468
spi_mode_config2_0.miso_high_counter[3]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[3]      0.797       -3.101
spi_mode_config2_0.miso_high_counter[4]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[4]      0.797       -2.979
spi_mode_config2_0.miso_high_counter[2]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[2]      0.797       -2.971
spi_mode_config2_0.miso_high_counter[0]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[0]      0.797       -2.959
spi_mode_config2_0.miso_high_counter[5]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[5]      0.797       -2.857
spi_mode_config2_0.miso_high_counter[6]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[6]      0.797       -2.674
spi_mode_config2_0.miso_high_counter[7]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[7]      0.797       -1.525
spi_mode_config2_0.miso_high_counter[8]      CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[8]      0.797       -1.403
spi_mode_config2_0.miso_high_counter[10]     CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[10]     0.797       -1.403
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                            Required           
Instance                                     Reference                        Type         Pin     Net                           Time         Slack 
                                             Clock                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[14]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       miso_high_counter_RNO[14]     9.380        -3.468
spi_mode_config2_0.miso_high_counter[13]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       miso_high_counter_RNO[13]     9.380        -2.678
spi_mode_config2_0.miso_high_counter[12]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       miso_high_counter_RNO[12]     9.380        -1.842
spi_mode_config2_0.miso_ss_counter[0]        CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       m20_N_5_mux                   9.342        -1.525
spi_mode_config2_0.miso_ss_counter[1]        CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       m20_N_5_mux                   9.342        -1.525
spi_mode_config2_0.miso_ss_counter[2]        CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       m20_N_5_mux                   9.342        -1.525
spi_mode_config2_0.miso_ss_counter[3]        CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       m20_N_5_mux                   9.342        -1.525
spi_mode_config2_0.ss_b                      CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     D       ss_b_14_0_0                   9.417        -1.405
spi_mode_config2_0.miso_high_counter[17]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       miso_high_counter_RNO[17]     9.380        -1.072
spi_mode_config2_0.miso_high_counter[11]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       miso_high_counter_RNO[11]     9.380        -1.006
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      12.847
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.468

    Number of logic level(s):                12
    Starting point:                          spi_mode_config2_0.miso_high_counter[1] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[14] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[1]               DFN1C0     Q        Out     0.797     0.797       -         
miso_high_counter[1]                                  Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNIJU1U[2]       NOR3C      C        In      -         1.382       -         
spi_mode_config2_0.miso_high_counter_RNIJU1U[2]       NOR3C      Y        Out     0.694     2.075       -         
ss_b_1_sqmuxa_7_12_1                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI5SVC1[0]      NOR2B      A        In      -         2.355       -         
spi_mode_config2_0.miso_high_counter_RNI5SVC1[0]      NOR2B      Y        Out     0.556     2.911       -         
ss_b_1_sqmuxa_2_0_0_12                                Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNIV4O83[0]      NOR2B      B        In      -         3.496       -         
spi_mode_config2_0.miso_high_counter_RNIV4O83[0]      NOR2B      Y        Out     0.679     4.175       -         
ss_b_1_sqmuxa_2_0_0_17                                Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNIO9MN3[7]      NOR2B      B        In      -         4.759       -         
spi_mode_config2_0.miso_high_counter_RNIO9MN3[7]      NOR2B      Y        Out     0.679     5.438       -         
N_8_0                                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIIFK64[8]      NOR2B      A        In      -         5.717       -         
spi_mode_config2_0.miso_high_counter_RNIIFK64[8]      NOR2B      Y        Out     0.556     6.274       -         
N_9_0                                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIDMIL4[9]      NOR2B      A        In      -         6.553       -         
spi_mode_config2_0.miso_high_counter_RNIDMIL4[9]      NOR2B      Y        Out     0.556     7.110       -         
N_10_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIGSD25[10]     NOR2B      A        In      -         7.390       -         
spi_mode_config2_0.miso_high_counter_RNIGSD25[10]     NOR2B      Y        Out     0.556     7.946       -         
N_11_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIK39F5[11]     NOR2B      A        In      -         8.226       -         
spi_mode_config2_0.miso_high_counter_RNIK39F5[11]     NOR2B      Y        Out     0.556     8.782       -         
N_12_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIPB4S5[12]     NOR2B      A        In      -         9.062       -         
spi_mode_config2_0.miso_high_counter_RNIPB4S5[12]     NOR2B      Y        Out     0.556     9.618       -         
N_13_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNO_1[14]        NOR2B      A        In      -         9.898       -         
spi_mode_config2_0.miso_high_counter_RNO_1[14]        NOR2B      Y        Out     0.556     10.454      -         
N_14_0                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO_0[14]        XA1        B        In      -         10.687      -         
spi_mode_config2_0.miso_high_counter_RNO_0[14]        XA1        Y        Out     1.068     11.755      -         
miso_high_counter_n14                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO[14]          MX2        A        In      -         11.988      -         
spi_mode_config2_0.miso_high_counter_RNO[14]          MX2        Y        Out     0.626     12.614      -         
miso_high_counter_RNO[14]                             Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[14]              DFN1C0     D        In      -         12.847      -         
==================================================================================================================
Total path delay (propagation time + setup) of 13.468 is 9.057(67.2%) logic and 4.411(32.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      12.481
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.101

    Number of logic level(s):                12
    Starting point:                          spi_mode_config2_0.miso_high_counter[3] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[14] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[3]               DFN1C0     Q        Out     0.797     0.797       -         
miso_high_counter[3]                                  Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNID4ST[6]       NOR2B      B        In      -         1.382       -         
spi_mode_config2_0.miso_high_counter_RNID4ST[6]       NOR2B      Y        Out     0.679     2.060       -         
ss_b_1_sqmuxa_7_17_2_0                                Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNIQ8OR1[4]      NOR2B      B        In      -         2.293       -         
spi_mode_config2_0.miso_high_counter_RNIQ8OR1[4]      NOR2B      Y        Out     0.679     2.972       -         
ss_b_1_sqmuxa_7_17_2                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIV4O83[0]      NOR2B      A        In      -         3.252       -         
spi_mode_config2_0.miso_high_counter_RNIV4O83[0]      NOR2B      Y        Out     0.556     3.808       -         
ss_b_1_sqmuxa_2_0_0_17                                Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNIO9MN3[7]      NOR2B      B        In      -         4.393       -         
spi_mode_config2_0.miso_high_counter_RNIO9MN3[7]      NOR2B      Y        Out     0.679     5.071       -         
N_8_0                                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIIFK64[8]      NOR2B      A        In      -         5.351       -         
spi_mode_config2_0.miso_high_counter_RNIIFK64[8]      NOR2B      Y        Out     0.556     5.907       -         
N_9_0                                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIDMIL4[9]      NOR2B      A        In      -         6.187       -         
spi_mode_config2_0.miso_high_counter_RNIDMIL4[9]      NOR2B      Y        Out     0.556     6.743       -         
N_10_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIGSD25[10]     NOR2B      A        In      -         7.023       -         
spi_mode_config2_0.miso_high_counter_RNIGSD25[10]     NOR2B      Y        Out     0.556     7.580       -         
N_11_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIK39F5[11]     NOR2B      A        In      -         7.859       -         
spi_mode_config2_0.miso_high_counter_RNIK39F5[11]     NOR2B      Y        Out     0.556     8.416       -         
N_12_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIPB4S5[12]     NOR2B      A        In      -         8.695       -         
spi_mode_config2_0.miso_high_counter_RNIPB4S5[12]     NOR2B      Y        Out     0.556     9.252       -         
N_13_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNO_1[14]        NOR2B      A        In      -         9.531       -         
spi_mode_config2_0.miso_high_counter_RNO_1[14]        NOR2B      Y        Out     0.556     10.088      -         
N_14_0                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO_0[14]        XA1        B        In      -         10.321      -         
spi_mode_config2_0.miso_high_counter_RNO_0[14]        XA1        Y        Out     1.068     11.389      -         
miso_high_counter_n14                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO[14]          MX2        A        In      -         11.622      -         
spi_mode_config2_0.miso_high_counter_RNO[14]          MX2        Y        Out     0.626     12.248      -         
miso_high_counter_RNO[14]                             Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[14]              DFN1C0     D        In      -         12.481      -         
==================================================================================================================
Total path delay (propagation time + setup) of 13.101 is 9.042(69.0%) logic and 4.059(31.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      12.359
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.979

    Number of logic level(s):                12
    Starting point:                          spi_mode_config2_0.miso_high_counter[4] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[14] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[4]               DFN1C0     Q        Out     0.797     0.797       -         
miso_high_counter[4]                                  Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNID4ST[4]       NOR2B      B        In      -         1.382       -         
spi_mode_config2_0.miso_high_counter_RNID4ST[4]       NOR2B      Y        Out     0.679     2.060       -         
ss_b_1_sqmuxa_7_17_2_1                                Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNIQ8OR1[4]      NOR2B      A        In      -         2.293       -         
spi_mode_config2_0.miso_high_counter_RNIQ8OR1[4]      NOR2B      Y        Out     0.556     2.850       -         
ss_b_1_sqmuxa_7_17_2                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIV4O83[0]      NOR2B      A        In      -         3.129       -         
spi_mode_config2_0.miso_high_counter_RNIV4O83[0]      NOR2B      Y        Out     0.556     3.686       -         
ss_b_1_sqmuxa_2_0_0_17                                Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNIO9MN3[7]      NOR2B      B        In      -         4.270       -         
spi_mode_config2_0.miso_high_counter_RNIO9MN3[7]      NOR2B      Y        Out     0.679     4.949       -         
N_8_0                                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIIFK64[8]      NOR2B      A        In      -         5.229       -         
spi_mode_config2_0.miso_high_counter_RNIIFK64[8]      NOR2B      Y        Out     0.556     5.785       -         
N_9_0                                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIDMIL4[9]      NOR2B      A        In      -         6.065       -         
spi_mode_config2_0.miso_high_counter_RNIDMIL4[9]      NOR2B      Y        Out     0.556     6.621       -         
N_10_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIGSD25[10]     NOR2B      A        In      -         6.901       -         
spi_mode_config2_0.miso_high_counter_RNIGSD25[10]     NOR2B      Y        Out     0.556     7.457       -         
N_11_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIK39F5[11]     NOR2B      A        In      -         7.737       -         
spi_mode_config2_0.miso_high_counter_RNIK39F5[11]     NOR2B      Y        Out     0.556     8.293       -         
N_12_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIPB4S5[12]     NOR2B      A        In      -         8.573       -         
spi_mode_config2_0.miso_high_counter_RNIPB4S5[12]     NOR2B      Y        Out     0.556     9.130       -         
N_13_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNO_1[14]        NOR2B      A        In      -         9.409       -         
spi_mode_config2_0.miso_high_counter_RNO_1[14]        NOR2B      Y        Out     0.556     9.966       -         
N_14_0                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO_0[14]        XA1        B        In      -         10.199      -         
spi_mode_config2_0.miso_high_counter_RNO_0[14]        XA1        Y        Out     1.068     11.266      -         
miso_high_counter_n14                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO[14]          MX2        A        In      -         11.499      -         
spi_mode_config2_0.miso_high_counter_RNO[14]          MX2        Y        Out     0.626     12.126      -         
miso_high_counter_RNO[14]                             Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[14]              DFN1C0     D        In      -         12.359      -         
==================================================================================================================
Total path delay (propagation time + setup) of 12.979 is 8.919(68.7%) logic and 4.059(31.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      12.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.971

    Number of logic level(s):                12
    Starting point:                          spi_mode_config2_0.miso_high_counter[2] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[14] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[2]               DFN1C0     Q        Out     0.797     0.797       -         
miso_high_counter[2]                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIJU1U[2]       NOR3C      A        In      -         1.077       -         
spi_mode_config2_0.miso_high_counter_RNIJU1U[2]       NOR3C      Y        Out     0.502     1.579       -         
ss_b_1_sqmuxa_7_12_1                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI5SVC1[0]      NOR2B      A        In      -         1.858       -         
spi_mode_config2_0.miso_high_counter_RNI5SVC1[0]      NOR2B      Y        Out     0.556     2.415       -         
ss_b_1_sqmuxa_2_0_0_12                                Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNIV4O83[0]      NOR2B      B        In      -         2.999       -         
spi_mode_config2_0.miso_high_counter_RNIV4O83[0]      NOR2B      Y        Out     0.679     3.678       -         
ss_b_1_sqmuxa_2_0_0_17                                Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNIO9MN3[7]      NOR2B      B        In      -         4.263       -         
spi_mode_config2_0.miso_high_counter_RNIO9MN3[7]      NOR2B      Y        Out     0.679     4.941       -         
N_8_0                                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIIFK64[8]      NOR2B      A        In      -         5.221       -         
spi_mode_config2_0.miso_high_counter_RNIIFK64[8]      NOR2B      Y        Out     0.556     5.777       -         
N_9_0                                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIDMIL4[9]      NOR2B      A        In      -         6.057       -         
spi_mode_config2_0.miso_high_counter_RNIDMIL4[9]      NOR2B      Y        Out     0.556     6.613       -         
N_10_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIGSD25[10]     NOR2B      A        In      -         6.893       -         
spi_mode_config2_0.miso_high_counter_RNIGSD25[10]     NOR2B      Y        Out     0.556     7.449       -         
N_11_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIK39F5[11]     NOR2B      A        In      -         7.729       -         
spi_mode_config2_0.miso_high_counter_RNIK39F5[11]     NOR2B      Y        Out     0.556     8.286       -         
N_12_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIPB4S5[12]     NOR2B      A        In      -         8.565       -         
spi_mode_config2_0.miso_high_counter_RNIPB4S5[12]     NOR2B      Y        Out     0.556     9.122       -         
N_13_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNO_1[14]        NOR2B      A        In      -         9.401       -         
spi_mode_config2_0.miso_high_counter_RNO_1[14]        NOR2B      Y        Out     0.556     9.958       -         
N_14_0                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO_0[14]        XA1        B        In      -         10.191      -         
spi_mode_config2_0.miso_high_counter_RNO_0[14]        XA1        Y        Out     1.068     11.259      -         
miso_high_counter_n14                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO[14]          MX2        A        In      -         11.492      -         
spi_mode_config2_0.miso_high_counter_RNO[14]          MX2        Y        Out     0.626     12.118      -         
miso_high_counter_RNO[14]                             Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[14]              DFN1C0     D        In      -         12.351      -         
==================================================================================================================
Total path delay (propagation time + setup) of 12.971 is 8.865(68.3%) logic and 4.106(31.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      12.339
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.959

    Number of logic level(s):                11
    Starting point:                          spi_mode_config2_0.miso_high_counter[0] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[14] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[0]               DFN1C0     Q        Out     0.797     0.797       -         
miso_high_counter[0]                                  Net        -        -       0.927     -           5         
spi_mode_config2_0.miso_high_counter_RNI5SVC1[0]      NOR2B      B        In      -         1.724       -         
spi_mode_config2_0.miso_high_counter_RNI5SVC1[0]      NOR2B      Y        Out     0.679     2.403       -         
ss_b_1_sqmuxa_2_0_0_12                                Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNIV4O83[0]      NOR2B      B        In      -         2.988       -         
spi_mode_config2_0.miso_high_counter_RNIV4O83[0]      NOR2B      Y        Out     0.679     3.666       -         
ss_b_1_sqmuxa_2_0_0_17                                Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNIO9MN3[7]      NOR2B      B        In      -         4.251       -         
spi_mode_config2_0.miso_high_counter_RNIO9MN3[7]      NOR2B      Y        Out     0.679     4.929       -         
N_8_0                                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIIFK64[8]      NOR2B      A        In      -         5.209       -         
spi_mode_config2_0.miso_high_counter_RNIIFK64[8]      NOR2B      Y        Out     0.556     5.766       -         
N_9_0                                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIDMIL4[9]      NOR2B      A        In      -         6.045       -         
spi_mode_config2_0.miso_high_counter_RNIDMIL4[9]      NOR2B      Y        Out     0.556     6.602       -         
N_10_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIGSD25[10]     NOR2B      A        In      -         6.881       -         
spi_mode_config2_0.miso_high_counter_RNIGSD25[10]     NOR2B      Y        Out     0.556     7.438       -         
N_11_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIK39F5[11]     NOR2B      A        In      -         7.717       -         
spi_mode_config2_0.miso_high_counter_RNIK39F5[11]     NOR2B      Y        Out     0.556     8.274       -         
N_12_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIPB4S5[12]     NOR2B      A        In      -         8.553       -         
spi_mode_config2_0.miso_high_counter_RNIPB4S5[12]     NOR2B      Y        Out     0.556     9.110       -         
N_13_0                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNO_1[14]        NOR2B      A        In      -         9.390       -         
spi_mode_config2_0.miso_high_counter_RNO_1[14]        NOR2B      Y        Out     0.556     9.946       -         
N_14_0                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO_0[14]        XA1        B        In      -         10.179      -         
spi_mode_config2_0.miso_high_counter_RNO_0[14]        XA1        Y        Out     1.068     11.247      -         
miso_high_counter_n14                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO[14]          MX2        A        In      -         11.480      -         
spi_mode_config2_0.miso_high_counter_RNO[14]          MX2        Y        Out     0.626     12.106      -         
miso_high_counter_RNO[14]                             Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[14]              DFN1C0     D        In      -         12.339      -         
==================================================================================================================
Total path delay (propagation time + setup) of 12.959 is 8.485(65.5%) logic and 4.474(34.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_10HZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                       Arrival           
Instance                     Reference                                      Type       Pin     Net                          Time        Slack 
                             Clock                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[0]     0.797       -2.592
timestamp_0.TIMESTAMP[2]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[2]     0.797       -2.456
timestamp_0.TIMESTAMP[1]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[1]     0.797       -2.334
orbit_control_0.cntr[0]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[0]                      0.797       -1.329
timestamp_0.TIMESTAMP[4]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[4]     0.797       -1.216
orbit_control_0.cntr[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[1]                      0.797       -1.209
timestamp_0.TIMESTAMP[3]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[3]     0.797       -1.093
orbit_control_0.cntr[2]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[2]                      0.797       -0.942
timestamp_0.TIMESTAMP[6]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[6]     0.797       0.025 
timestamp_0.TIMESTAMP[5]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[5]     0.797       0.147 
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                            Required           
Instance                      Reference                                      Type       Pin     Net               Time         Slack 
                              Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[15]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n15     9.417        -2.592
timestamp_0.TIMESTAMP[14]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n14     9.417        -2.072
orbit_control_0.cntr[12]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n12          9.417        -1.329
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n13     9.417        -1.236
orbit_control_0.cntr[11]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n11          9.417        -0.829
timestamp_0.TIMESTAMP[23]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n23     9.417        -0.721
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n12     9.417        -0.400
timestamp_0.TIMESTAMP[22]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n22     9.417        -0.200
orbit_control_0.cntr[10]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n10          9.417        0.007 
timestamp_0.TIMESTAMP[11]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n11     9.417        0.437 
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      12.010
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.593

    Number of logic level(s):                9
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[15] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[0]               Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      B        In      -         1.829       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.656     2.485       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         3.070       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.725       -         
TIMESTAMP_c4                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIGTV2[6]       NOR3C      B        In      -         4.310       -         
timestamp_0.TIMESTAMP_RNIGTV2[6]       NOR3C      Y        Out     0.656     4.966       -         
TIMESTAMP_c6                           Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNIPJR3[8]       NOR2B      B        In      -         5.998       -         
timestamp_0.TIMESTAMP_RNIPJR3[8]       NOR2B      Y        Out     0.679     6.677       -         
TIMESTAMP_c8                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNID7AI[10]      NOR2B      B        In      -         7.261       -         
timestamp_0.TIMESTAMP_RNID7AI[10]      NOR2B      Y        Out     0.679     7.940       -         
TIMESTAMP_c10                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNICVA01[11]     NOR2B      A        In      -         8.220       -         
timestamp_0.TIMESTAMP_RNICVA01[11]     NOR2B      Y        Out     0.556     8.776       -         
TIMESTAMP_c11                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNICOBE1[12]     NOR2B      A        In      -         9.056       -         
timestamp_0.TIMESTAMP_RNICOBE1[12]     NOR2B      Y        Out     0.556     9.612       -         
TIMESTAMP_c12                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNIDICS1[13]     NOR2B      A        In      -         9.892       -         
timestamp_0.TIMESTAMP_RNIDICS1[13]     NOR2B      Y        Out     0.556     10.448      -         
TIMESTAMP_c13                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[15]          AX1C       B        In      -         10.728      -         
timestamp_0.TIMESTAMP_RNO[15]          AX1C       Y        Out     1.049     11.777      -         
TIMESTAMP_n15                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[15]              DFN1C0     D        In      -         12.010      -         
===================================================================================================
Total path delay (propagation time + setup) of 12.593 is 7.423(58.9%) logic and 5.170(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.874
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.456

    Number of logic level(s):                9
    Starting point:                          timestamp_0.TIMESTAMP[2] / Q
    Ending point:                            timestamp_0.TIMESTAMP[15] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[2]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[2]               Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      C        In      -         1.655       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.694     2.349       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.933       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.589       -         
TIMESTAMP_c4                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIGTV2[6]       NOR3C      B        In      -         4.174       -         
timestamp_0.TIMESTAMP_RNIGTV2[6]       NOR3C      Y        Out     0.656     4.830       -         
TIMESTAMP_c6                           Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNIPJR3[8]       NOR2B      B        In      -         5.862       -         
timestamp_0.TIMESTAMP_RNIPJR3[8]       NOR2B      Y        Out     0.679     6.540       -         
TIMESTAMP_c8                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNID7AI[10]      NOR2B      B        In      -         7.125       -         
timestamp_0.TIMESTAMP_RNID7AI[10]      NOR2B      Y        Out     0.679     7.804       -         
TIMESTAMP_c10                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNICVA01[11]     NOR2B      A        In      -         8.083       -         
timestamp_0.TIMESTAMP_RNICVA01[11]     NOR2B      Y        Out     0.556     8.640       -         
TIMESTAMP_c11                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNICOBE1[12]     NOR2B      A        In      -         8.919       -         
timestamp_0.TIMESTAMP_RNICOBE1[12]     NOR2B      Y        Out     0.556     9.476       -         
TIMESTAMP_c12                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNIDICS1[13]     NOR2B      A        In      -         9.755       -         
timestamp_0.TIMESTAMP_RNIDICS1[13]     NOR2B      Y        Out     0.556     10.312      -         
TIMESTAMP_c13                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[15]          AX1C       B        In      -         10.592      -         
timestamp_0.TIMESTAMP_RNO[15]          AX1C       Y        Out     1.049     11.640      -         
TIMESTAMP_n15                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[15]              DFN1C0     D        In      -         11.874      -         
===================================================================================================
Total path delay (propagation time + setup) of 12.456 is 7.461(59.9%) logic and 4.996(40.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.751
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.334

    Number of logic level(s):                9
    Starting point:                          timestamp_0.TIMESTAMP[1] / Q
    Ending point:                            timestamp_0.TIMESTAMP[15] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[1]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[1]               Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      A        In      -         1.724       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.502     2.226       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.811       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.467       -         
TIMESTAMP_c4                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIGTV2[6]       NOR3C      B        In      -         4.051       -         
timestamp_0.TIMESTAMP_RNIGTV2[6]       NOR3C      Y        Out     0.656     4.707       -         
TIMESTAMP_c6                           Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNIPJR3[8]       NOR2B      B        In      -         5.739       -         
timestamp_0.TIMESTAMP_RNIPJR3[8]       NOR2B      Y        Out     0.679     6.418       -         
TIMESTAMP_c8                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNID7AI[10]      NOR2B      B        In      -         7.003       -         
timestamp_0.TIMESTAMP_RNID7AI[10]      NOR2B      Y        Out     0.679     7.681       -         
TIMESTAMP_c10                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNICVA01[11]     NOR2B      A        In      -         7.961       -         
timestamp_0.TIMESTAMP_RNICVA01[11]     NOR2B      Y        Out     0.556     8.517       -         
TIMESTAMP_c11                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNICOBE1[12]     NOR2B      A        In      -         8.797       -         
timestamp_0.TIMESTAMP_RNICOBE1[12]     NOR2B      Y        Out     0.556     9.353       -         
TIMESTAMP_c12                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNIDICS1[13]     NOR2B      A        In      -         9.633       -         
timestamp_0.TIMESTAMP_RNIDICS1[13]     NOR2B      Y        Out     0.556     10.190      -         
TIMESTAMP_c13                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[15]          AX1C       B        In      -         10.469      -         
timestamp_0.TIMESTAMP_RNO[15]          AX1C       Y        Out     1.049     11.518      -         
TIMESTAMP_n15                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[15]              DFN1C0     D        In      -         11.751      -         
===================================================================================================
Total path delay (propagation time + setup) of 12.334 is 7.269(58.9%) logic and 5.065(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.489
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.072

    Number of logic level(s):                9
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[14] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[0]               Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      B        In      -         1.829       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.656     2.485       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         3.070       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.725       -         
TIMESTAMP_c4                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIGTV2[6]       NOR3C      B        In      -         4.310       -         
timestamp_0.TIMESTAMP_RNIGTV2[6]       NOR3C      Y        Out     0.656     4.966       -         
TIMESTAMP_c6                           Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNIPJR3[8]       NOR2B      B        In      -         5.998       -         
timestamp_0.TIMESTAMP_RNIPJR3[8]       NOR2B      Y        Out     0.679     6.677       -         
TIMESTAMP_c8                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNID7AI[10]      NOR2B      B        In      -         7.261       -         
timestamp_0.TIMESTAMP_RNID7AI[10]      NOR2B      Y        Out     0.679     7.940       -         
TIMESTAMP_c10                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNICVA01[11]     NOR2B      A        In      -         8.220       -         
timestamp_0.TIMESTAMP_RNICVA01[11]     NOR2B      Y        Out     0.556     8.776       -         
TIMESTAMP_c11                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNICOBE1[12]     NOR2B      A        In      -         9.056       -         
timestamp_0.TIMESTAMP_RNICOBE1[12]     NOR2B      Y        Out     0.556     9.612       -         
TIMESTAMP_c12                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNIDICS1[13]     NOR2B      A        In      -         9.892       -         
timestamp_0.TIMESTAMP_RNIDICS1[13]     NOR2B      Y        Out     0.556     10.448      -         
TIMESTAMP_c13                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[14]          XOR2       A        In      -         10.728      -         
timestamp_0.TIMESTAMP_RNO[14]          XOR2       Y        Out     0.528     11.256      -         
TIMESTAMP_n14                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[14]              DFN1C0     D        In      -         11.489      -         
===================================================================================================
Total path delay (propagation time + setup) of 12.072 is 6.902(57.2%) logic and 5.170(42.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.353
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.936

    Number of logic level(s):                9
    Starting point:                          timestamp_0.TIMESTAMP[2] / Q
    Ending point:                            timestamp_0.TIMESTAMP[14] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[2]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[2]               Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      C        In      -         1.655       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.694     2.349       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.933       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.589       -         
TIMESTAMP_c4                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIGTV2[6]       NOR3C      B        In      -         4.174       -         
timestamp_0.TIMESTAMP_RNIGTV2[6]       NOR3C      Y        Out     0.656     4.830       -         
TIMESTAMP_c6                           Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNIPJR3[8]       NOR2B      B        In      -         5.862       -         
timestamp_0.TIMESTAMP_RNIPJR3[8]       NOR2B      Y        Out     0.679     6.540       -         
TIMESTAMP_c8                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNID7AI[10]      NOR2B      B        In      -         7.125       -         
timestamp_0.TIMESTAMP_RNID7AI[10]      NOR2B      Y        Out     0.679     7.804       -         
TIMESTAMP_c10                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNICVA01[11]     NOR2B      A        In      -         8.083       -         
timestamp_0.TIMESTAMP_RNICVA01[11]     NOR2B      Y        Out     0.556     8.640       -         
TIMESTAMP_c11                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNICOBE1[12]     NOR2B      A        In      -         8.919       -         
timestamp_0.TIMESTAMP_RNICOBE1[12]     NOR2B      Y        Out     0.556     9.476       -         
TIMESTAMP_c12                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNIDICS1[13]     NOR2B      A        In      -         9.755       -         
timestamp_0.TIMESTAMP_RNIDICS1[13]     NOR2B      Y        Out     0.556     10.312      -         
TIMESTAMP_c13                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[14]          XOR2       A        In      -         10.592      -         
timestamp_0.TIMESTAMP_RNO[14]          XOR2       Y        Out     0.528     11.120      -         
TIMESTAMP_n14                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[14]              DFN1C0     D        In      -         11.353      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.936 is 6.940(58.1%) logic and 4.996(41.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_100KHZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                                 Arrival           
Instance                                Reference                                        Type         Pin     Net                Time        Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
i2c_interface2_0.state_a[3]             clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     Q       state_a[3]         0.707       -5.297
i2c_interface2_0.state_a[0]             clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     Q       state_a[0]         0.707       -4.892
i2c_interface2_0.data_cntr[0]           clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       Q       data_cntr[0]       0.707       -4.801
i2c_interface2_0.data_cntr[2]           clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       Q       data_cntr[2]       0.707       -4.650
i2c_interface2_0.state_a[2]             clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     Q       state_a[2]         0.707       -3.958
geig_data_handling_0.geig_counts[0]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[0]     0.797       -3.681
i2c_interface2_0.data_cntr[1]           clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       Q       data_cntr[1]       0.707       -3.574
geig_data_handling_0.geig_counts[1]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[1]     0.797       -3.458
geig_data_handling_0.geig_counts[2]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[2]     0.797       -3.376
i2c_interface2_0.ctr_a[0]               clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     Q       ctr_a[0]           0.707       -3.170
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                  Required           
Instance                                 Reference                                        Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------
i2c_interface2_0.data_cntr[3]            clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       D       data_cntr_12[3]     9.229        -5.297
i2c_interface2_0.data_cntr[2]            clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       D       N_403               9.229        -4.664
i2c_interface2_0.data_cntr[1]            clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       D       N_406               9.229        -3.715
i2c_interface2_0.data_cntr[0]            clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       D       N_54                9.229        -3.695
geig_data_handling_0.geig_counts[15]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n15     9.417        -3.681
i2c_interface2_0.data_b[3]               clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       N_1259              4.417        -3.219
i2c_interface2_0.data_b[5]               clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       N_240               4.417        -3.219
i2c_interface2_0.ctr_a[0]                clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     D       N_220               9.229        -3.215
i2c_interface2_0.ctr_a[1]                clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     D       N_176               9.229        -3.215
i2c_interface2_0.ctr_a[2]                clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E0C0     D       N_1440              9.229        -3.215
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      14.526
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.297

    Number of logic level(s):                10
    Starting point:                          i2c_interface2_0.state_a[3] / Q
    Ending point:                            i2c_interface2_0.data_cntr[3] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
i2c_interface2_0.state_a[3]              DFN0E0C0     Q        Out     0.707     0.707       -         
state_a[3]                               Net          -        -       1.542     -           15        
i2c_interface2_0.state_a_RNIFDVU[0]      OR2          B        In      -         2.249       -         
i2c_interface2_0.state_a_RNIFDVU[0]      OR2          Y        Out     0.699     2.948       -         
N_449                                    Net          -        -       1.188     -           8         
i2c_interface2_0.state_a_RNIN4FE1[2]     OR2A         B        In      -         4.136       -         
i2c_interface2_0.state_a_RNIN4FE1[2]     OR2A         Y        Out     0.699     4.836       -         
N_457                                    Net          -        -       1.288     -           11        
i2c_interface2_0.state_a_RNIUQUT1[1]     OR2          A        In      -         6.123       -         
i2c_interface2_0.state_a_RNIUQUT1[1]     OR2          Y        Out     0.549     6.672       -         
N_487                                    Net          -        -       1.032     -           6         
i2c_interface2_0.init_RNIF9N32           OR2A         B        In      -         7.704       -         
i2c_interface2_0.init_RNIF9N32           OR2A         Y        Out     0.699     8.404       -         
N_506                                    Net          -        -       0.585     -           3         
i2c_interface2_0.init_RNI92743           OR2          A        In      -         8.988       -         
i2c_interface2_0.init_RNI92743           OR2          Y        Out     0.549     9.537       -         
N_512                                    Net          -        -       0.280     -           2         
i2c_interface2_0.init_RNIBA3M7           OR2A         A        In      -         9.817       -         
i2c_interface2_0.init_RNIBA3M7           OR2A         Y        Out     0.504     10.321      -         
un1_force_reset_11_0_0_62_1              Net          -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_1.m1      OA1          B        In      -         10.600      -         
i2c_interface2_0.un1_data_cntr_1.m1      OA1          Y        Out     0.976     11.576      -         
N_2                                      Net          -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_1.m4      MX2C         B        In      -         11.856      -         
i2c_interface2_0.un1_data_cntr_1.m4      MX2C         Y        Out     0.633     12.489      -         
i2_mux                                   Net          -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_1.m12     AO18         B        In      -         12.769      -         
i2c_interface2_0.un1_data_cntr_1.m12     AO18         Y        Out     0.771     13.540      -         
i4_mux                                   Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr_RNO[3]        XA1A         A        In      -         13.773      -         
i2c_interface2_0.data_cntr_RNO[3]        XA1A         Y        Out     0.521     14.293      -         
data_cntr_12[3]                          Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr[3]            DFN0C0       D        In      -         14.526      -         
=======================================================================================================
Total path delay (propagation time + setup) of 15.297 is 8.077(52.8%) logic and 7.220(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      14.121
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.892

    Number of logic level(s):                10
    Starting point:                          i2c_interface2_0.state_a[0] / Q
    Ending point:                            i2c_interface2_0.data_cntr[3] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
i2c_interface2_0.state_a[0]              DFN0E0C0     Q        Out     0.707     0.707       -         
state_a[0]                               Net          -        -       1.288     -           11        
i2c_interface2_0.state_a_RNIFDVU[0]      OR2          A        In      -         1.994       -         
i2c_interface2_0.state_a_RNIFDVU[0]      OR2          Y        Out     0.549     2.543       -         
N_449                                    Net          -        -       1.188     -           8         
i2c_interface2_0.state_a_RNIN4FE1[2]     OR2A         B        In      -         3.732       -         
i2c_interface2_0.state_a_RNIN4FE1[2]     OR2A         Y        Out     0.699     4.431       -         
N_457                                    Net          -        -       1.288     -           11        
i2c_interface2_0.state_a_RNIUQUT1[1]     OR2          A        In      -         5.719       -         
i2c_interface2_0.state_a_RNIUQUT1[1]     OR2          Y        Out     0.549     6.268       -         
N_487                                    Net          -        -       1.032     -           6         
i2c_interface2_0.init_RNIF9N32           OR2A         B        In      -         7.299       -         
i2c_interface2_0.init_RNIF9N32           OR2A         Y        Out     0.699     7.999       -         
N_506                                    Net          -        -       0.585     -           3         
i2c_interface2_0.init_RNI92743           OR2          A        In      -         8.583       -         
i2c_interface2_0.init_RNI92743           OR2          Y        Out     0.549     9.132       -         
N_512                                    Net          -        -       0.280     -           2         
i2c_interface2_0.init_RNIBA3M7           OR2A         A        In      -         9.412       -         
i2c_interface2_0.init_RNIBA3M7           OR2A         Y        Out     0.504     9.916       -         
un1_force_reset_11_0_0_62_1              Net          -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_1.m1      OA1          B        In      -         10.195      -         
i2c_interface2_0.un1_data_cntr_1.m1      OA1          Y        Out     0.976     11.171      -         
N_2                                      Net          -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_1.m4      MX2C         B        In      -         11.451      -         
i2c_interface2_0.un1_data_cntr_1.m4      MX2C         Y        Out     0.633     12.084      -         
i2_mux                                   Net          -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_1.m12     AO18         B        In      -         12.364      -         
i2c_interface2_0.un1_data_cntr_1.m12     AO18         Y        Out     0.771     13.135      -         
i4_mux                                   Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr_RNO[3]        XA1A         A        In      -         13.368      -         
i2c_interface2_0.data_cntr_RNO[3]        XA1A         Y        Out     0.521     13.888      -         
data_cntr_12[3]                          Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr[3]            DFN0C0       D        In      -         14.121      -         
=======================================================================================================
Total path delay (propagation time + setup) of 14.892 is 7.927(53.2%) logic and 6.965(46.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      14.030
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.801

    Number of logic level(s):                10
    Starting point:                          i2c_interface2_0.data_cntr[0] / Q
    Ending point:                            i2c_interface2_0.data_cntr[3] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                        Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
i2c_interface2_0.data_cntr[0]               DFN0C0     Q        Out     0.707     0.707       -         
data_cntr[0]                                Net        -        -       1.188     -           8         
i2c_interface2_0.data_cntr_RNICR7G_0[0]     OR2        B        In      -         1.895       -         
i2c_interface2_0.data_cntr_RNICR7G_0[0]     OR2        Y        Out     0.699     2.594       -         
N_444                                       Net        -        -       1.032     -           6         
i2c_interface2_0.data_cntr_RNI2PBO[1]       OR2        A        In      -         3.626       -         
i2c_interface2_0.data_cntr_RNI2PBO[1]       OR2        Y        Out     0.549     4.175       -         
N_445                                       Net        -        -       1.288     -           11        
i2c_interface2_0.data_cntr_RNIQOF01[3]      OR2        B        In      -         5.463       -         
i2c_interface2_0.data_cntr_RNIQOF01[3]      OR2        Y        Out     0.699     6.162       -         
N_455                                       Net        -        -       0.927     -           5         
i2c_interface2_0.state_a_RNI1FVF1[1]        OR2        A        In      -         7.090       -         
i2c_interface2_0.state_a_RNI1FVF1[1]        OR2        Y        Out     0.549     7.638       -         
N_509                                       Net        -        -       0.585     -           3         
i2c_interface2_0.state_a_RNIOJEU2[1]        OR2        A        In      -         8.223       -         
i2c_interface2_0.state_a_RNIOJEU2[1]        OR2        Y        Out     0.549     8.772       -         
N_524                                       Net        -        -       0.280     -           2         
i2c_interface2_0.init_RNIGEQE5              AO1C       C        In      -         9.052       -         
i2c_interface2_0.init_RNIGEQE5              AO1C       Y        Out     0.684     9.736       -         
un1_force_reset_11_0_0_62_0                 Net        -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_1.m1         OA1        A        In      -         10.015      -         
i2c_interface2_0.un1_data_cntr_1.m1         OA1        Y        Out     1.064     11.079      -         
N_2                                         Net        -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_1.m4         MX2C       B        In      -         11.359      -         
i2c_interface2_0.un1_data_cntr_1.m4         MX2C       Y        Out     0.633     11.993      -         
i2_mux                                      Net        -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_1.m12        AO18       B        In      -         12.272      -         
i2c_interface2_0.un1_data_cntr_1.m12        AO18       Y        Out     0.771     13.043      -         
i4_mux                                      Net        -        -       0.233     -           1         
i2c_interface2_0.data_cntr_RNO[3]           XA1A       A        In      -         13.276      -         
i2c_interface2_0.data_cntr_RNO[3]           XA1A       Y        Out     0.521     13.797      -         
data_cntr_12[3]                             Net        -        -       0.233     -           1         
i2c_interface2_0.data_cntr[3]               DFN0C0     D        In      -         14.030      -         
========================================================================================================
Total path delay (propagation time + setup) of 14.801 is 8.196(55.4%) logic and 6.605(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      13.893
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.664

    Number of logic level(s):                9
    Starting point:                          i2c_interface2_0.state_a[3] / Q
    Ending point:                            i2c_interface2_0.data_cntr[2] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
i2c_interface2_0.state_a[3]              DFN0E0C0     Q        Out     0.707     0.707       -         
state_a[3]                               Net          -        -       1.542     -           15        
i2c_interface2_0.state_a_RNIFDVU[0]      OR2          B        In      -         2.249       -         
i2c_interface2_0.state_a_RNIFDVU[0]      OR2          Y        Out     0.699     2.948       -         
N_449                                    Net          -        -       1.188     -           8         
i2c_interface2_0.state_a_RNIN4FE1[2]     OR2A         B        In      -         4.136       -         
i2c_interface2_0.state_a_RNIN4FE1[2]     OR2A         Y        Out     0.699     4.836       -         
N_457                                    Net          -        -       1.288     -           11        
i2c_interface2_0.state_a_RNIUQUT1[1]     OR2          A        In      -         6.123       -         
i2c_interface2_0.state_a_RNIUQUT1[1]     OR2          Y        Out     0.549     6.672       -         
N_487                                    Net          -        -       1.032     -           6         
i2c_interface2_0.init_RNIF9N32           OR2A         B        In      -         7.704       -         
i2c_interface2_0.init_RNIF9N32           OR2A         Y        Out     0.699     8.404       -         
N_506                                    Net          -        -       0.585     -           3         
i2c_interface2_0.init_RNI92743           OR2          A        In      -         8.988       -         
i2c_interface2_0.init_RNI92743           OR2          Y        Out     0.549     9.537       -         
N_512                                    Net          -        -       0.280     -           2         
i2c_interface2_0.init_RNIBA3M7           OR2A         A        In      -         9.817       -         
i2c_interface2_0.init_RNIBA3M7           OR2A         Y        Out     0.504     10.321      -         
un1_force_reset_11_0_0_62_1              Net          -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_1.m1      OA1          B        In      -         10.600      -         
i2c_interface2_0.un1_data_cntr_1.m1      OA1          Y        Out     0.976     11.576      -         
N_2                                      Net          -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_1.m4      MX2C         B        In      -         11.856      -         
i2c_interface2_0.un1_data_cntr_1.m4      MX2C         Y        Out     0.633     12.489      -         
i2_mux                                   Net          -        -       0.280     -           2         
i2c_interface2_0.data_cntr_RNO[2]        XA1C         A        In      -         12.769      -         
i2c_interface2_0.data_cntr_RNO[2]        XA1C         Y        Out     0.891     13.660      -         
N_403                                    Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr[2]            DFN0C0       D        In      -         13.893      -         
=======================================================================================================
Total path delay (propagation time + setup) of 14.664 is 7.677(52.4%) logic and 6.987(47.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      13.880
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.650

    Number of logic level(s):                10
    Starting point:                          i2c_interface2_0.data_cntr[2] / Q
    Ending point:                            i2c_interface2_0.data_cntr[3] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                        Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
i2c_interface2_0.data_cntr[2]               DFN0C0     Q        Out     0.707     0.707       -         
data_cntr[2]                                Net        -        -       1.188     -           8         
i2c_interface2_0.data_cntr_RNICR7G_0[0]     OR2        A        In      -         1.895       -         
i2c_interface2_0.data_cntr_RNICR7G_0[0]     OR2        Y        Out     0.549     2.444       -         
N_444                                       Net        -        -       1.032     -           6         
i2c_interface2_0.data_cntr_RNI2PBO[1]       OR2        A        In      -         3.476       -         
i2c_interface2_0.data_cntr_RNI2PBO[1]       OR2        Y        Out     0.549     4.025       -         
N_445                                       Net        -        -       1.288     -           11        
i2c_interface2_0.data_cntr_RNIQOF01[3]      OR2        B        In      -         5.312       -         
i2c_interface2_0.data_cntr_RNIQOF01[3]      OR2        Y        Out     0.699     6.012       -         
N_455                                       Net        -        -       0.927     -           5         
i2c_interface2_0.state_a_RNI1FVF1[1]        OR2        A        In      -         6.939       -         
i2c_interface2_0.state_a_RNI1FVF1[1]        OR2        Y        Out     0.549     7.488       -         
N_509                                       Net        -        -       0.585     -           3         
i2c_interface2_0.state_a_RNIOJEU2[1]        OR2        A        In      -         8.073       -         
i2c_interface2_0.state_a_RNIOJEU2[1]        OR2        Y        Out     0.549     8.621       -         
N_524                                       Net        -        -       0.280     -           2         
i2c_interface2_0.init_RNIGEQE5              AO1C       C        In      -         8.901       -         
i2c_interface2_0.init_RNIGEQE5              AO1C       Y        Out     0.684     9.585       -         
un1_force_reset_11_0_0_62_0                 Net        -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_1.m1         OA1        A        In      -         9.865       -         
i2c_interface2_0.un1_data_cntr_1.m1         OA1        Y        Out     1.064     10.929      -         
N_2                                         Net        -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_1.m4         MX2C       B        In      -         11.209      -         
i2c_interface2_0.un1_data_cntr_1.m4         MX2C       Y        Out     0.633     11.842      -         
i2_mux                                      Net        -        -       0.280     -           2         
i2c_interface2_0.un1_data_cntr_1.m12        AO18       B        In      -         12.122      -         
i2c_interface2_0.un1_data_cntr_1.m12        AO18       Y        Out     0.771     12.893      -         
i4_mux                                      Net        -        -       0.233     -           1         
i2c_interface2_0.data_cntr_RNO[3]           XA1A       A        In      -         13.126      -         
i2c_interface2_0.data_cntr_RNO[3]           XA1A       Y        Out     0.521     13.647      -         
data_cntr_12[3]                             Net        -        -       0.233     -           1         
i2c_interface2_0.data_cntr[3]               DFN0C0     D        In      -         13.880      -         
========================================================================================================
Total path delay (propagation time + setup) of 14.650 is 8.046(54.9%) logic and 6.605(45.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_26MHZ_1MHZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                          Arrival          
Instance                               Reference                                       Type       Pin     Net            Time        Slack
                                       Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.237
clock_div_1MHZ_10HZ_0.counter[2]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.269
clock_div_1MHZ_10HZ_0.counter[4]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[4]     0.797       2.331
clock_div_1MHZ_10HZ_0.counter[5]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[5]     0.797       2.363
clock_div_1MHZ_10HZ_0.counter[0]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     Q       counter[0]     0.628       2.363
clock_div_1MHZ_10HZ_0.counter[3]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.381
clock_div_1MHZ_100KHZ_0.counter[1]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.724
clock_div_1MHZ_100KHZ_0.counter[2]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.756
clock_div_1MHZ_100KHZ_0.counter[0]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     Q       counter[0]     0.797       2.773
clock_div_1MHZ_100KHZ_0.counter[3]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.775
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                             Required          
Instance                                Reference                                       Type       Pin     Net               Time         Slack
                                        Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[14]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[14]     9.417        2.237
clock_div_1MHZ_10HZ_0.counter[15]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[15]     9.417        2.237
clock_div_1MHZ_10HZ_0.clk_out           clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     D       clk_out_RNO       9.417        2.640
clock_div_1MHZ_10HZ_0.counter[12]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_35              9.417        2.724
clock_div_1MHZ_100KHZ_0.counter[12]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_35_0            9.417        2.724
clock_div_1MHZ_100KHZ_0.clk_out         clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     D       clk_out_RNO_0     9.417        2.775
clock_div_1MHZ_10HZ_0.counter[9]        clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[9]      9.417        2.812
clock_div_1MHZ_100KHZ_0.counter[11]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_32_0            9.417        2.901
clock_div_1MHZ_10HZ_0.counter[11]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_32              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[13]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_37              9.417        2.901
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      7.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.237

    Number of logic level(s):                5
    Starting point:                          clock_div_1MHZ_10HZ_0.counter[1] / Q
    Ending point:                            clock_div_1MHZ_10HZ_0.counter[14] / D
    The start point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]           DFN1C0     Q        Out     0.797     0.797       -         
counter[1]                                 Net        -        -       0.927     -           5         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       B        In      -         1.724       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       Y        Out     0.656     2.380       -         
DWACT_FINC_E[0]                            Net        -        -       1.106     -           7         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       A        In      -         3.487       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       Y        Out     0.502     3.989       -         
DWACT_FINC_E[6]                            Net        -        -       1.032     -           6         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       A        In      -         5.021       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       Y        Out     0.502     5.522       -         
N_4                                        Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       A        In      -         5.755       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       Y        Out     0.528     6.284       -         
I_40                                       Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      C        In      -         6.517       -         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      Y        Out     0.430     6.947       -         
counter_3[14]                              Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter[14]          DFN1C0     D        In      -         7.180       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.763 is 3.998(51.5%) logic and 3.765(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_read_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                                                           Arrival           
Instance                                 Reference                                      Type         Pin     Net                                            Time        Slack 
                                         Clock                                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[0]      0.628       -0.685
read_address_traversal_0.address[1]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[1]      0.628       -0.550
read_address_traversal_0.address[2]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[2]      0.628       0.502 
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[9]      0.628       0.526 
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[10]     0.628       0.646 
read_address_traversal_0.address[3]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[3]      0.628       0.681 
read_address_traversal_0.address[4]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[4]      0.628       0.733 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[6]      0.628       0.840 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[5]      0.628       0.871 
read_address_traversal_0.address[7]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[7]      0.628       1.632 
==============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                Required           
Instance                                 Reference                                      Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_29                9.342        -0.685
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_28                9.342        0.248 
read_address_traversal_0.address[16]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_35                9.342        0.526 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_27                9.342        1.227 
read_address_traversal_0.address[15]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_34                9.342        1.459 
read_address_traversal_0.address[7]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_26                9.342        2.206 
read_address_traversal_0.address[14]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_33                9.342        2.438 
read_address_traversal_0.chip_select     memory_controller|next_read_inferred_clock     DFN1C0       D       chip_select_RNO     9.417        3.091 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_25                9.342        3.185 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       D       N_41_i              9.417        3.406 
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.685

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       1.032     -           6         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.660       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.218       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.803       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.502       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.087       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.899       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.178       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.878       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.157       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.857       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.136       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.836       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.115       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.815       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         9.094       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.794       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         10.027      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.685 is 6.852(64.1%) logic and 3.833(35.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.892
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.550

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       0.927     -           5         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.555       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.083       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.668       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.367       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         3.952       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.764       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.044       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.743       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.023       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.722       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.002       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.701       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         7.981       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.680       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         8.960       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.659       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         9.892       -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.550 is 6.822(64.7%) logic and 3.728(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.094
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.248

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       1.032     -           6         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.660       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.218       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.803       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.502       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.087       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.899       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.178       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.878       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.157       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.857       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.136       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.836       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.115       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.815       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         9.094       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.752 is 6.153(63.1%) logic and 3.600(36.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.960
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.382

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       0.927     -           5         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.555       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.083       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.668       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.367       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         3.952       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.764       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.044       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.743       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.023       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.722       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.002       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.701       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         7.981       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.680       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         8.960       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.618 is 6.123(63.7%) logic and 3.495(36.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.840
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.502

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[2] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[2]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[2]      Net          -        -       1.106     -           7         
read_address_traversal_0.address_n3_0_o2       OR2A         A        In      -         1.734       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.581     2.315       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         2.900       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     3.712       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         3.991       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     4.691       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         4.970       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     5.670       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         5.949       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     6.649       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         6.928       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     7.628       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         7.907       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     8.607       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         8.840       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.498 is 6.175(65.0%) logic and 3.323(35.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_write_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                             Arrival          
Instance                                  Reference                                       Type         Pin     Net                                             Time        Slack
                                          Clock                                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[1]      0.628       0.447
write_address_traversal_0.address[0]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[0]      0.628       0.477
write_address_traversal_0.address[10]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[10]     0.628       1.301
write_address_traversal_0.address[11]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[11]     0.628       1.368
write_address_traversal_0.address[7]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[7]      0.628       1.453
write_address_traversal_0.address[6]      memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[6]      0.628       1.508
write_address_traversal_0.address[5]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[5]      0.628       1.509
write_address_traversal_0.address[4]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[4]      0.628       1.825
write_address_traversal_0.address[2]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[2]      0.628       1.899
write_address_traversal_0.address[3]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[3]      0.628       1.982
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                   Required          
Instance                                  Reference                                       Type         Pin     Net                   Time         Slack
                                          Clock                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[15]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_34                  9.342        0.447
write_address_traversal_0.chip_select     memory_controller|next_write_inferred_clock     DFN1C0       D       chip_select_RNO_0     9.380        1.050
write_address_traversal_0.address[17]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n17           9.417        1.148
write_address_traversal_0.address[14]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_33                  9.342        1.379
write_address_traversal_0.address[11]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_30                  9.342        1.603
write_address_traversal_0.address[16]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n16           9.417        1.980
write_address_traversal_0.address[12]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n12           9.417        1.987
write_address_traversal_0.address[13]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_32                  9.342        2.358
write_address_traversal_0.address[6]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_25                  9.342        2.528
write_address_traversal_0.address[10]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_29                  9.342        2.536
=======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.895
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.447

    Number of logic level(s):                6
    Starting point:                          write_address_traversal_0.address[1] / Q
    Ending point:                            write_address_traversal_0.address[15] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]           DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[1]     Net          -        -       1.188     -           8         
read_buffer_0.init_stage_tr3_2_o3              OR2B         B        In      -         1.816       -         
read_buffer_0.init_stage_tr3_2_o3              OR2B         Y        Out     0.558     2.374       -         
N_8                                            Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2      OR2A         B        In      -         3.232       -         
write_address_traversal_0.address_n3_0_o2      OR2A         Y        Out     0.699     3.932       -         
N_22                                           Net          -        -       0.858     -           4         
write_address_traversal_0.address_m6_0_a2      NOR3B        C        In      -         4.790       -         
write_address_traversal_0.address_m6_0_a2      NOR3B        Y        Out     0.528     5.318       -         
address_N_13_mux                               Net          -        -       0.858     -           4         
write_address_traversal_0.address_n13_0_o2     OR2B         A        In      -         6.176       -         
write_address_traversal_0.address_n13_0_o2     OR2B         Y        Out     0.528     6.704       -         
N_32                                           Net          -        -       0.280     -           2         
write_address_traversal_0.address_n14_0_o2     OR2A         B        In      -         6.984       -         
write_address_traversal_0.address_n14_0_o2     OR2A         Y        Out     0.699     7.683       -         
N_33                                           Net          -        -       0.280     -           2         
write_address_traversal_0.address_n15_0_o2     OR2A         B        In      -         7.963       -         
write_address_traversal_0.address_n15_0_o2     OR2A         Y        Out     0.699     8.662       -         
N_34                                           Net          -        -       0.233     -           1         
write_address_traversal_0.address[15]          DFN1E0C0     E        In      -         8.895       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.553 is 4.998(52.3%) logic and 4.555(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: reset_pulse|CLK_OUT_48MHZ_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                          Arrival           
Instance                              Reference                                    Type       Pin     Net               Time        Slack 
                                      Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[26]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[26]      0.797       -9.544
memory_controller_0.mag_prev[10]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[10]      0.797       -9.230
memory_controller_0.geig_prev[15]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[15]     0.797       -9.046
memory_controller_0.geig_prev[21]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[21]     0.797       -8.896
memory_controller_0.mag_prev[70]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[70]      0.797       -8.783
memory_controller_0.mag_prev[20]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[20]      0.797       -8.743
memory_controller_0.mag_prev[47]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[47]      0.797       -8.743
memory_controller_0.mag_prev[54]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[54]      0.797       -8.743
memory_controller_0.mag_prev[59]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[59]      0.797       -8.741
memory_controller_0.geig_prev[16]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[16]     0.797       -8.732
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                Required           
Instance                                Reference                                    Type         Pin     Net                   Time         Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.data_buffer[48]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[48]     9.455        -9.544
memory_controller_0.data_buffer[52]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[52]     9.455        -9.544
memory_controller_0.data_buffer[56]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[56]     9.455        -9.544
memory_controller_0.data_buffer[60]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[60]     9.455        -9.544
memory_controller_0.data_buffer[62]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[62]     9.455        -9.544
memory_controller_0.data_buffer[50]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[50]     9.417        -9.273
memory_controller_0.data_buffer[54]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[54]     9.417        -9.273
memory_controller_0.data_buffer[58]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[58]     9.417        -9.145
memory_controller_0.data_buffer[32]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[32]     9.417        -9.115
memory_controller_0.data_buffer[34]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[34]     9.417        -9.115
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      18.999
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.544

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.mag_prev[26] / Q
    Ending point:                            memory_controller_0.data_buffer[48] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[26]                  DFN1C0       Q        Out     0.797     0.797       -         
mag_prev[26]                                      Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIO7JQ[26]          XOR2         A        In      -         1.030       -         
memory_controller_0.mag_prev_RNIO7JQ[26]          XOR2         Y        Out     0.442     1.472       -         
un1_MAG_DATA_26                                   Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2V3L1[10]         XO1          C        In      -         1.705       -         
memory_controller_0.mag_prev_RNI2V3L1[10]         XO1          Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_70_7                              Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI8LRA3[10]         OR3          C        In      -         2.468       -         
memory_controller_0.mag_prev_RNI8LRA3[10]         OR3          Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_70_19                             Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI80LL6[27]         OR3          C        In      -         3.513       -         
memory_controller_0.mag_prev_RNI80LL6[27]         OR3          Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_70_25                             Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNII8GBD[12]         OR3          C        In      -         4.559       -         
memory_controller_0.mag_prev_RNII8GBD[12]         OR3          Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_70_28                             Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIMPRPQ[2]          OR3          C        In      -         5.604       -         
memory_controller_0.mag_prev_RNIMPRPQ[2]          OR3          Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_70                                Net          -        -       1.210     -           9         
memory_controller_0.mag_prev_RNISE3TT1_3[2]       OR3          A        In      -         7.625       -         
memory_controller_0.mag_prev_RNISE3TT1_3[2]       OR3          Y        Out     0.528     8.154       -         
mag_buffer4_2                                     Net          -        -       1.726     -           21        
memory_controller_0.write_count_RNIKQUM12[0]      NOR3B        B        In      -         9.880       -         
memory_controller_0.write_count_RNIKQUM12[0]      NOR3B        Y        Out     0.656     10.536      -         
write_count_RNIKQUM12[0]                          Net          -        -       1.032     -           6         
memory_controller_0.schedule_1_RNIIMJ532_1[3]     OR2          B        In      -         11.568      -         
memory_controller_0.schedule_1_RNIIMJ532_1[3]     OR2          Y        Out     0.699     12.267      -         
num_cycles11                                      Net          -        -       1.726     -           21        
memory_controller_0.busy_hold_RNIMPMA94           NOR2B        A        In      -         13.993      -         
memory_controller_0.busy_hold_RNIMPMA94           NOR2B        Y        Out     0.556     14.550      -         
N_430                                             Net          -        -       1.575     -           16        
memory_controller_0.data_buffer_RNO_3[48]         NOR2A        A        In      -         16.125      -         
memory_controller_0.data_buffer_RNO_3[48]         NOR2A        Y        Out     0.679     16.803      -         
N_276                                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO_2[48]         AO1          C        In      -         17.036      -         
memory_controller_0.data_buffer_RNO_2[48]         AO1          Y        Out     0.684     17.721      -         
data_buffer_9_0_0[48]                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO[48]           OR3          C        In      -         17.954      -         
memory_controller_0.data_buffer_RNO[48]           OR3          Y        Out     0.812     18.766      -         
data_buffer_9[48]                                 Net          -        -       0.233     -           1         
memory_controller_0.data_buffer[48]               DFN1E1C0     D        In      -         18.999      -         
================================================================================================================
Total path delay (propagation time + setup) of 19.544 is 10.177(52.1%) logic and 9.367(47.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      18.999
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.544

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.mag_prev[26] / Q
    Ending point:                            memory_controller_0.data_buffer[62] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[26]                  DFN1C0       Q        Out     0.797     0.797       -         
mag_prev[26]                                      Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIO7JQ[26]          XOR2         A        In      -         1.030       -         
memory_controller_0.mag_prev_RNIO7JQ[26]          XOR2         Y        Out     0.442     1.472       -         
un1_MAG_DATA_26                                   Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2V3L1[10]         XO1          C        In      -         1.705       -         
memory_controller_0.mag_prev_RNI2V3L1[10]         XO1          Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_70_7                              Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI8LRA3[10]         OR3          C        In      -         2.468       -         
memory_controller_0.mag_prev_RNI8LRA3[10]         OR3          Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_70_19                             Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI80LL6[27]         OR3          C        In      -         3.513       -         
memory_controller_0.mag_prev_RNI80LL6[27]         OR3          Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_70_25                             Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNII8GBD[12]         OR3          C        In      -         4.559       -         
memory_controller_0.mag_prev_RNII8GBD[12]         OR3          Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_70_28                             Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIMPRPQ[2]          OR3          C        In      -         5.604       -         
memory_controller_0.mag_prev_RNIMPRPQ[2]          OR3          Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_70                                Net          -        -       1.210     -           9         
memory_controller_0.mag_prev_RNISE3TT1_3[2]       OR3          A        In      -         7.625       -         
memory_controller_0.mag_prev_RNISE3TT1_3[2]       OR3          Y        Out     0.528     8.154       -         
mag_buffer4_2                                     Net          -        -       1.726     -           21        
memory_controller_0.write_count_RNIKQUM12[0]      NOR3B        B        In      -         9.880       -         
memory_controller_0.write_count_RNIKQUM12[0]      NOR3B        Y        Out     0.656     10.536      -         
write_count_RNIKQUM12[0]                          Net          -        -       1.032     -           6         
memory_controller_0.schedule_1_RNIIMJ532_1[3]     OR2          B        In      -         11.568      -         
memory_controller_0.schedule_1_RNIIMJ532_1[3]     OR2          Y        Out     0.699     12.267      -         
num_cycles11                                      Net          -        -       1.726     -           21        
memory_controller_0.busy_hold_RNIMPMA94           NOR2B        A        In      -         13.993      -         
memory_controller_0.busy_hold_RNIMPMA94           NOR2B        Y        Out     0.556     14.550      -         
N_430                                             Net          -        -       1.575     -           16        
memory_controller_0.data_buffer_RNO_3[62]         NOR2A        A        In      -         16.125      -         
memory_controller_0.data_buffer_RNO_3[62]         NOR2A        Y        Out     0.679     16.803      -         
N_234                                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO_2[62]         AO1          C        In      -         17.036      -         
memory_controller_0.data_buffer_RNO_2[62]         AO1          Y        Out     0.684     17.721      -         
data_buffer_9_0_0[62]                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO[62]           OR3          C        In      -         17.954      -         
memory_controller_0.data_buffer_RNO[62]           OR3          Y        Out     0.812     18.766      -         
data_buffer_9[62]                                 Net          -        -       0.233     -           1         
memory_controller_0.data_buffer[62]               DFN1E1C0     D        In      -         18.999      -         
================================================================================================================
Total path delay (propagation time + setup) of 19.544 is 10.177(52.1%) logic and 9.367(47.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      18.999
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.544

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.mag_prev[26] / Q
    Ending point:                            memory_controller_0.data_buffer[60] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[26]                  DFN1C0       Q        Out     0.797     0.797       -         
mag_prev[26]                                      Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIO7JQ[26]          XOR2         A        In      -         1.030       -         
memory_controller_0.mag_prev_RNIO7JQ[26]          XOR2         Y        Out     0.442     1.472       -         
un1_MAG_DATA_26                                   Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2V3L1[10]         XO1          C        In      -         1.705       -         
memory_controller_0.mag_prev_RNI2V3L1[10]         XO1          Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_70_7                              Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI8LRA3[10]         OR3          C        In      -         2.468       -         
memory_controller_0.mag_prev_RNI8LRA3[10]         OR3          Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_70_19                             Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI80LL6[27]         OR3          C        In      -         3.513       -         
memory_controller_0.mag_prev_RNI80LL6[27]         OR3          Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_70_25                             Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNII8GBD[12]         OR3          C        In      -         4.559       -         
memory_controller_0.mag_prev_RNII8GBD[12]         OR3          Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_70_28                             Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIMPRPQ[2]          OR3          C        In      -         5.604       -         
memory_controller_0.mag_prev_RNIMPRPQ[2]          OR3          Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_70                                Net          -        -       1.210     -           9         
memory_controller_0.mag_prev_RNISE3TT1_3[2]       OR3          A        In      -         7.625       -         
memory_controller_0.mag_prev_RNISE3TT1_3[2]       OR3          Y        Out     0.528     8.154       -         
mag_buffer4_2                                     Net          -        -       1.726     -           21        
memory_controller_0.write_count_RNIKQUM12[0]      NOR3B        B        In      -         9.880       -         
memory_controller_0.write_count_RNIKQUM12[0]      NOR3B        Y        Out     0.656     10.536      -         
write_count_RNIKQUM12[0]                          Net          -        -       1.032     -           6         
memory_controller_0.schedule_1_RNIIMJ532_1[3]     OR2          B        In      -         11.568      -         
memory_controller_0.schedule_1_RNIIMJ532_1[3]     OR2          Y        Out     0.699     12.267      -         
num_cycles11                                      Net          -        -       1.726     -           21        
memory_controller_0.busy_hold_RNIMPMA94           NOR2B        A        In      -         13.993      -         
memory_controller_0.busy_hold_RNIMPMA94           NOR2B        Y        Out     0.556     14.550      -         
N_430                                             Net          -        -       1.575     -           16        
memory_controller_0.data_buffer_RNO_3[60]         NOR2A        A        In      -         16.125      -         
memory_controller_0.data_buffer_RNO_3[60]         NOR2A        Y        Out     0.679     16.803      -         
N_240                                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO_2[60]         AO1          C        In      -         17.036      -         
memory_controller_0.data_buffer_RNO_2[60]         AO1          Y        Out     0.684     17.721      -         
data_buffer_9_0_0[60]                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO[60]           OR3          C        In      -         17.954      -         
memory_controller_0.data_buffer_RNO[60]           OR3          Y        Out     0.812     18.766      -         
data_buffer_9[60]                                 Net          -        -       0.233     -           1         
memory_controller_0.data_buffer[60]               DFN1E1C0     D        In      -         18.999      -         
================================================================================================================
Total path delay (propagation time + setup) of 19.544 is 10.177(52.1%) logic and 9.367(47.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      18.999
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.544

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.mag_prev[26] / Q
    Ending point:                            memory_controller_0.data_buffer[56] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[26]                  DFN1C0       Q        Out     0.797     0.797       -         
mag_prev[26]                                      Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIO7JQ[26]          XOR2         A        In      -         1.030       -         
memory_controller_0.mag_prev_RNIO7JQ[26]          XOR2         Y        Out     0.442     1.472       -         
un1_MAG_DATA_26                                   Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2V3L1[10]         XO1          C        In      -         1.705       -         
memory_controller_0.mag_prev_RNI2V3L1[10]         XO1          Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_70_7                              Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI8LRA3[10]         OR3          C        In      -         2.468       -         
memory_controller_0.mag_prev_RNI8LRA3[10]         OR3          Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_70_19                             Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI80LL6[27]         OR3          C        In      -         3.513       -         
memory_controller_0.mag_prev_RNI80LL6[27]         OR3          Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_70_25                             Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNII8GBD[12]         OR3          C        In      -         4.559       -         
memory_controller_0.mag_prev_RNII8GBD[12]         OR3          Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_70_28                             Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIMPRPQ[2]          OR3          C        In      -         5.604       -         
memory_controller_0.mag_prev_RNIMPRPQ[2]          OR3          Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_70                                Net          -        -       1.210     -           9         
memory_controller_0.mag_prev_RNISE3TT1_3[2]       OR3          A        In      -         7.625       -         
memory_controller_0.mag_prev_RNISE3TT1_3[2]       OR3          Y        Out     0.528     8.154       -         
mag_buffer4_2                                     Net          -        -       1.726     -           21        
memory_controller_0.write_count_RNIKQUM12[0]      NOR3B        B        In      -         9.880       -         
memory_controller_0.write_count_RNIKQUM12[0]      NOR3B        Y        Out     0.656     10.536      -         
write_count_RNIKQUM12[0]                          Net          -        -       1.032     -           6         
memory_controller_0.schedule_1_RNIIMJ532_1[3]     OR2          B        In      -         11.568      -         
memory_controller_0.schedule_1_RNIIMJ532_1[3]     OR2          Y        Out     0.699     12.267      -         
num_cycles11                                      Net          -        -       1.726     -           21        
memory_controller_0.busy_hold_RNIMPMA94           NOR2B        A        In      -         13.993      -         
memory_controller_0.busy_hold_RNIMPMA94           NOR2B        Y        Out     0.556     14.550      -         
N_430                                             Net          -        -       1.575     -           16        
memory_controller_0.data_buffer_RNO_3[56]         NOR2A        A        In      -         16.125      -         
memory_controller_0.data_buffer_RNO_3[56]         NOR2A        Y        Out     0.679     16.803      -         
N_252                                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO_2[56]         AO1          C        In      -         17.036      -         
memory_controller_0.data_buffer_RNO_2[56]         AO1          Y        Out     0.684     17.721      -         
data_buffer_9_0_0[56]                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO[56]           OR3          C        In      -         17.954      -         
memory_controller_0.data_buffer_RNO[56]           OR3          Y        Out     0.812     18.766      -         
data_buffer_9[56]                                 Net          -        -       0.233     -           1         
memory_controller_0.data_buffer[56]               DFN1E1C0     D        In      -         18.999      -         
================================================================================================================
Total path delay (propagation time + setup) of 19.544 is 10.177(52.1%) logic and 9.367(47.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      18.999
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.544

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.mag_prev[26] / Q
    Ending point:                            memory_controller_0.data_buffer[52] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[26]                  DFN1C0       Q        Out     0.797     0.797       -         
mag_prev[26]                                      Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIO7JQ[26]          XOR2         A        In      -         1.030       -         
memory_controller_0.mag_prev_RNIO7JQ[26]          XOR2         Y        Out     0.442     1.472       -         
un1_MAG_DATA_26                                   Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2V3L1[10]         XO1          C        In      -         1.705       -         
memory_controller_0.mag_prev_RNI2V3L1[10]         XO1          Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_70_7                              Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI8LRA3[10]         OR3          C        In      -         2.468       -         
memory_controller_0.mag_prev_RNI8LRA3[10]         OR3          Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_70_19                             Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI80LL6[27]         OR3          C        In      -         3.513       -         
memory_controller_0.mag_prev_RNI80LL6[27]         OR3          Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_70_25                             Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNII8GBD[12]         OR3          C        In      -         4.559       -         
memory_controller_0.mag_prev_RNII8GBD[12]         OR3          Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_70_28                             Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIMPRPQ[2]          OR3          C        In      -         5.604       -         
memory_controller_0.mag_prev_RNIMPRPQ[2]          OR3          Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_70                                Net          -        -       1.210     -           9         
memory_controller_0.mag_prev_RNISE3TT1_3[2]       OR3          A        In      -         7.625       -         
memory_controller_0.mag_prev_RNISE3TT1_3[2]       OR3          Y        Out     0.528     8.154       -         
mag_buffer4_2                                     Net          -        -       1.726     -           21        
memory_controller_0.write_count_RNIKQUM12[0]      NOR3B        B        In      -         9.880       -         
memory_controller_0.write_count_RNIKQUM12[0]      NOR3B        Y        Out     0.656     10.536      -         
write_count_RNIKQUM12[0]                          Net          -        -       1.032     -           6         
memory_controller_0.schedule_1_RNIIMJ532_1[3]     OR2          B        In      -         11.568      -         
memory_controller_0.schedule_1_RNIIMJ532_1[3]     OR2          Y        Out     0.699     12.267      -         
num_cycles11                                      Net          -        -       1.726     -           21        
memory_controller_0.busy_hold_RNIMPMA94           NOR2B        A        In      -         13.993      -         
memory_controller_0.busy_hold_RNIMPMA94           NOR2B        Y        Out     0.556     14.550      -         
N_430                                             Net          -        -       1.575     -           16        
memory_controller_0.data_buffer_RNO_3[52]         NOR2A        A        In      -         16.125      -         
memory_controller_0.data_buffer_RNO_3[52]         NOR2A        Y        Out     0.679     16.803      -         
N_264                                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO_2[52]         AO1          C        In      -         17.036      -         
memory_controller_0.data_buffer_RNO_2[52]         AO1          Y        Out     0.684     17.721      -         
data_buffer_9_0_0[52]                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO[52]           OR3          C        In      -         17.954      -         
memory_controller_0.data_buffer_RNO[52]           OR3          Y        Out     0.812     18.766      -         
data_buffer_9[52]                                 Net          -        -       0.233     -           1         
memory_controller_0.data_buffer[52]               DFN1E1C0     D        In      -         18.999      -         
================================================================================================================
Total path delay (propagation time + setup) of 19.544 is 10.177(52.1%) logic and 9.367(47.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_master|busy_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                       Arrival           
Instance                                    Reference                          Type       Pin     Net                      Time        Slack 
                                            Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[2]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[2]     0.707       -6.331
spi_mode_config2_0.tx_packet_counter[4]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[4]     0.707       -6.134
spi_mode_config2_0.tx_packet_counter[0]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[0]     0.707       -6.018
spi_mode_config2_0.tx_packet_counter[1]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[1]     0.707       -5.850
spi_mode_config2_0.tx_packet_counter[5]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[5]     0.707       -5.821
spi_mode_config2_0.tx_packet_counter[3]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[3]     0.707       -5.773
spi_mode_config2_0.tx_state[4]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[4]              0.707       -5.453
spi_mode_config2_0.tx_state[1]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[1]              0.707       -5.063
spi_mode_config2_0.tx_state[2]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[2]              0.707       -4.912
spi_mode_config2_0.tx_state[3]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[3]              0.570       -4.258
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                           Required           
Instance                                        Reference                          Type         Pin     Net                        Time         Slack 
                                                Clock                                                                                                 
------------------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.byte_out_a[1]                spi_master|busy_inferred_clock     DFN0C0       D       N_71                       9.229        -6.331
spi_mode_config2_0.byte_out_a[5]                spi_master|busy_inferred_clock     DFN0P0       D       N_63                       9.229        -5.944
spi_mode_config2_0.byte_out_a[0]                spi_master|busy_inferred_clock     DFN0C0       D       N_73                       9.229        -5.861
spi_mode_config2_0.byte_out_a[4]                spi_master|busy_inferred_clock     DFN0P0       D       N_65                       9.229        -4.911
spi_mode_config2_0.byte_out_a[3]                spi_master|busy_inferred_clock     DFN0C0       D       N_67                       9.229        -4.387
spi_mode_config2_0.byte_out_a[6]                spi_master|busy_inferred_clock     DFN0C0       D       byte_out_a_19[6]           9.229        -3.381
spi_mode_config2_0.tx_packet_counter[5]         spi_master|busy_inferred_clock     DFN0C0       D       tx_packet_counter_8[5]     9.229        -2.309
spi_mode_config2_0.poll_interupt_counter[0]     spi_master|busy_inferred_clock     DFN0E0C0     D       N_1963                     9.229        -2.027
spi_mode_config2_0.poll_interupt_counter[1]     spi_master|busy_inferred_clock     DFN0E0C0     D       N_47                       9.229        -2.008
spi_mode_config2_0.poll_interupt_counter[2]     spi_master|busy_inferred_clock     DFN0E0C0     D       N_45                       9.229        -2.008
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      15.560
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.331

    Number of logic level(s):                12
    Starting point:                          spi_mode_config2_0.tx_packet_counter[2] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[1] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                    Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[2]                 DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[2]                                    Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]         OR3        C        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]         OR3        Y        Out     0.812     2.377       -         
N_55                                                    Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]        OR2        B        In      -         2.657       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]        OR2        Y        Out     0.699     3.356       -         
N_288                                                   Net        -        -       1.477     -           13        
spi_mode_config2_0.tx_state_RNIFED62[4]                 NOR2A      A        In      -         4.833       -         
spi_mode_config2_0.tx_state_RNIFED62[4]                 NOR2A      Y        Out     0.679     5.511       -         
tx_state_RNIFED62[4]                                    Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_state_RNIEUQT3[4]                 OA1        B        In      -         5.744       -         
spi_mode_config2_0.tx_state_RNIEUQT3[4]                 OA1        Y        Out     0.705     6.449       -         
N_N_6_mux_2                                             Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_state_RNIJ18G5[0]                 OR2A       A        In      -         7.377       -         
spi_mode_config2_0.tx_state_RNIJ18G5[0]                 OR2A       Y        Out     0.504     7.880       -         
N_31                                                    Net        -        -       0.927     -           5         
spi_mode_config2_0.byte_out_b_RNIFO5V7[3]               NOR2A      B        In      -         8.808       -         
spi_mode_config2_0.byte_out_b_RNIFO5V7[3]               NOR2A      Y        Out     0.417     9.225       -         
byte_out_a_0_sqmuxa_2                                   Net        -        -       0.233     -           1         
spi_mode_config2_0.un1_tx_state_5_sqmuxa_0_RNI2URFO     OR3        C        In      -         9.458       -         
spi_mode_config2_0.un1_tx_state_5_sqmuxa_0_RNI2URFO     OR3        Y        Out     0.812     10.270      -         
un1_tx_state_5_sqmuxa                                   Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_state_RNIET6EQ[1]                 OR2        B        In      -         10.855      -         
spi_mode_config2_0.tx_state_RNIET6EQ[1]                 OR2        Y        Out     0.699     11.554      -         
N_187                                                   Net        -        -       0.585     -           3         
spi_mode_config2_0.byte_out_a_19_i_2[1]                 NOR2       B        In      -         12.139      -         
spi_mode_config2_0.byte_out_a_19_i_2[1]                 NOR2       Y        Out     0.699     12.838      -         
byte_out_a_19_i_2_i[1]                                  Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_19_i_a0_8[1]              AND2       B        In      -         13.071      -         
spi_mode_config2_0.byte_out_a_19_i_a0_8[1]              AND2       Y        Out     0.558     13.630      -         
byte_out_a_19_i_a0_8[1]                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_1[1]                  NOR3B      B        In      -         13.863      -         
spi_mode_config2_0.byte_out_a_RNO_1[1]                  NOR3B      Y        Out     0.675     14.538      -         
byte_out_a_RNO_1[1]                                     Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[1]                    OR2        B        In      -         14.771      -         
spi_mode_config2_0.byte_out_a_RNO[1]                    OR2        Y        Out     0.556     15.327      -         
N_71                                                    Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[1]                        DFN0C0     D        In      -         15.560      -         
====================================================================================================================
Total path delay (propagation time + setup) of 16.331 is 9.294(56.9%) logic and 7.037(43.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      15.363
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.134

    Number of logic level(s):                12
    Starting point:                          spi_mode_config2_0.tx_packet_counter[4] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[1] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                    Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[4]                 DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[4]                                    Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]         OR3        C        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]         OR3        Y        Out     0.812     2.377       -         
N_1984_i_0_o2_1                                         Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]        OR2        A        In      -         2.610       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]        OR2        Y        Out     0.549     3.159       -         
N_288                                                   Net        -        -       1.477     -           13        
spi_mode_config2_0.tx_state_RNIFED62[4]                 NOR2A      A        In      -         4.636       -         
spi_mode_config2_0.tx_state_RNIFED62[4]                 NOR2A      Y        Out     0.679     5.314       -         
tx_state_RNIFED62[4]                                    Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_state_RNIEUQT3[4]                 OA1        B        In      -         5.547       -         
spi_mode_config2_0.tx_state_RNIEUQT3[4]                 OA1        Y        Out     0.705     6.252       -         
N_N_6_mux_2                                             Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_state_RNIJ18G5[0]                 OR2A       A        In      -         7.180       -         
spi_mode_config2_0.tx_state_RNIJ18G5[0]                 OR2A       Y        Out     0.504     7.684       -         
N_31                                                    Net        -        -       0.927     -           5         
spi_mode_config2_0.byte_out_b_RNIFO5V7[3]               NOR2A      B        In      -         8.611       -         
spi_mode_config2_0.byte_out_b_RNIFO5V7[3]               NOR2A      Y        Out     0.417     9.028       -         
byte_out_a_0_sqmuxa_2                                   Net        -        -       0.233     -           1         
spi_mode_config2_0.un1_tx_state_5_sqmuxa_0_RNI2URFO     OR3        C        In      -         9.261       -         
spi_mode_config2_0.un1_tx_state_5_sqmuxa_0_RNI2URFO     OR3        Y        Out     0.812     10.073      -         
un1_tx_state_5_sqmuxa                                   Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_state_RNIET6EQ[1]                 OR2        B        In      -         10.658      -         
spi_mode_config2_0.tx_state_RNIET6EQ[1]                 OR2        Y        Out     0.699     11.357      -         
N_187                                                   Net        -        -       0.585     -           3         
spi_mode_config2_0.byte_out_a_19_i_2[1]                 NOR2       B        In      -         11.942      -         
spi_mode_config2_0.byte_out_a_19_i_2[1]                 NOR2       Y        Out     0.699     12.641      -         
byte_out_a_19_i_2_i[1]                                  Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_19_i_a0_8[1]              AND2       B        In      -         12.874      -         
spi_mode_config2_0.byte_out_a_19_i_a0_8[1]              AND2       Y        Out     0.558     13.433      -         
byte_out_a_19_i_a0_8[1]                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_1[1]                  NOR3B      B        In      -         13.666      -         
spi_mode_config2_0.byte_out_a_RNO_1[1]                  NOR3B      Y        Out     0.675     14.341      -         
byte_out_a_RNO_1[1]                                     Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[1]                    OR2        B        In      -         14.574      -         
spi_mode_config2_0.byte_out_a_RNO[1]                    OR2        Y        Out     0.556     15.130      -         
N_71                                                    Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[1]                        DFN0C0     D        In      -         15.363      -         
====================================================================================================================
Total path delay (propagation time + setup) of 16.134 is 9.143(56.7%) logic and 6.991(43.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      15.247
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.018

    Number of logic level(s):                12
    Starting point:                          spi_mode_config2_0.tx_packet_counter[0] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[1] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                    Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[0]                 DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[0]                                    Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]         OR3        B        In      -         1.291       -         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]         OR3        Y        Out     0.773     2.064       -         
N_55                                                    Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]        OR2        B        In      -         2.344       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]        OR2        Y        Out     0.699     3.043       -         
N_288                                                   Net        -        -       1.477     -           13        
spi_mode_config2_0.tx_state_RNIFED62[4]                 NOR2A      A        In      -         4.520       -         
spi_mode_config2_0.tx_state_RNIFED62[4]                 NOR2A      Y        Out     0.679     5.198       -         
tx_state_RNIFED62[4]                                    Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_state_RNIEUQT3[4]                 OA1        B        In      -         5.431       -         
spi_mode_config2_0.tx_state_RNIEUQT3[4]                 OA1        Y        Out     0.705     6.136       -         
N_N_6_mux_2                                             Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_state_RNIJ18G5[0]                 OR2A       A        In      -         7.064       -         
spi_mode_config2_0.tx_state_RNIJ18G5[0]                 OR2A       Y        Out     0.504     7.567       -         
N_31                                                    Net        -        -       0.927     -           5         
spi_mode_config2_0.byte_out_b_RNIFO5V7[3]               NOR2A      B        In      -         8.495       -         
spi_mode_config2_0.byte_out_b_RNIFO5V7[3]               NOR2A      Y        Out     0.417     8.912       -         
byte_out_a_0_sqmuxa_2                                   Net        -        -       0.233     -           1         
spi_mode_config2_0.un1_tx_state_5_sqmuxa_0_RNI2URFO     OR3        C        In      -         9.145       -         
spi_mode_config2_0.un1_tx_state_5_sqmuxa_0_RNI2URFO     OR3        Y        Out     0.812     9.957       -         
un1_tx_state_5_sqmuxa                                   Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_state_RNIET6EQ[1]                 OR2        B        In      -         10.542      -         
spi_mode_config2_0.tx_state_RNIET6EQ[1]                 OR2        Y        Out     0.699     11.241      -         
N_187                                                   Net        -        -       0.585     -           3         
spi_mode_config2_0.byte_out_a_19_i_2[1]                 NOR2       B        In      -         11.826      -         
spi_mode_config2_0.byte_out_a_19_i_2[1]                 NOR2       Y        Out     0.699     12.525      -         
byte_out_a_19_i_2_i[1]                                  Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_19_i_a0_8[1]              AND2       B        In      -         12.758      -         
spi_mode_config2_0.byte_out_a_19_i_a0_8[1]              AND2       Y        Out     0.558     13.317      -         
byte_out_a_19_i_a0_8[1]                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_1[1]                  NOR3B      B        In      -         13.550      -         
spi_mode_config2_0.byte_out_a_RNO_1[1]                  NOR3B      Y        Out     0.675     14.225      -         
byte_out_a_RNO_1[1]                                     Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[1]                    OR2        B        In      -         14.458      -         
spi_mode_config2_0.byte_out_a_RNO[1]                    OR2        Y        Out     0.556     15.014      -         
N_71                                                    Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[1]                        DFN0C0     D        In      -         15.247      -         
====================================================================================================================
Total path delay (propagation time + setup) of 16.018 is 9.254(57.8%) logic and 6.764(42.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      15.090
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.861

    Number of logic level(s):                11
    Starting point:                          spi_mode_config2_0.tx_packet_counter[2] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[0] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                    Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[2]                 DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[2]                                    Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]         OR3        C        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]         OR3        Y        Out     0.812     2.377       -         
N_55                                                    Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]        OR2        B        In      -         2.657       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]        OR2        Y        Out     0.699     3.356       -         
N_288                                                   Net        -        -       1.477     -           13        
spi_mode_config2_0.tx_state_RNIFED62[4]                 NOR2A      A        In      -         4.833       -         
spi_mode_config2_0.tx_state_RNIFED62[4]                 NOR2A      Y        Out     0.679     5.511       -         
tx_state_RNIFED62[4]                                    Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_state_RNIEUQT3[4]                 OA1        B        In      -         5.744       -         
spi_mode_config2_0.tx_state_RNIEUQT3[4]                 OA1        Y        Out     0.705     6.449       -         
N_N_6_mux_2                                             Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_state_RNIJ18G5[0]                 OR2A       A        In      -         7.377       -         
spi_mode_config2_0.tx_state_RNIJ18G5[0]                 OR2A       Y        Out     0.504     7.880       -         
N_31                                                    Net        -        -       0.927     -           5         
spi_mode_config2_0.byte_out_b_RNIFO5V7[3]               NOR2A      B        In      -         8.808       -         
spi_mode_config2_0.byte_out_b_RNIFO5V7[3]               NOR2A      Y        Out     0.417     9.225       -         
byte_out_a_0_sqmuxa_2                                   Net        -        -       0.233     -           1         
spi_mode_config2_0.un1_tx_state_5_sqmuxa_0_RNI2URFO     OR3        C        In      -         9.458       -         
spi_mode_config2_0.un1_tx_state_5_sqmuxa_0_RNI2URFO     OR3        Y        Out     0.812     10.270      -         
un1_tx_state_5_sqmuxa                                   Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_state_RNIET6EQ[1]                 OR2        B        In      -         10.855      -         
spi_mode_config2_0.tx_state_RNIET6EQ[1]                 OR2        Y        Out     0.699     11.554      -         
N_187                                                   Net        -        -       0.585     -           3         
spi_mode_config2_0.byte_out_a_RNO_7[0]                  NOR3A      C        In      -         12.139      -         
spi_mode_config2_0.byte_out_a_RNO_7[0]                  NOR3A      Y        Out     0.774     12.913      -         
N_384                                                   Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_2[0]                  OR3        C        In      -         13.147      -         
spi_mode_config2_0.byte_out_a_RNO_2[0]                  OR3        Y        Out     0.739     13.885      -         
byte_out_a_19_i_8[0]                                    Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[0]                    NOR3       C        In      -         14.118      -         
spi_mode_config2_0.byte_out_a_RNO[0]                    NOR3       Y        Out     0.739     14.857      -         
N_73                                                    Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[0]                        DFN0C0     D        In      -         15.090      -         
====================================================================================================================
Total path delay (propagation time + setup) of 15.861 is 9.057(57.1%) logic and 6.804(42.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      15.079
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.850

    Number of logic level(s):                12
    Starting point:                          spi_mode_config2_0.tx_packet_counter[1] / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[1] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                    Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[1]                 DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[1]                                    Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]         OR3        A        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]         OR3        Y        Out     0.528     2.093       -         
N_1984_i_0_o2_1                                         Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]        OR2        A        In      -         2.326       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]        OR2        Y        Out     0.549     2.875       -         
N_288                                                   Net        -        -       1.477     -           13        
spi_mode_config2_0.tx_state_RNIFED62[4]                 NOR2A      A        In      -         4.352       -         
spi_mode_config2_0.tx_state_RNIFED62[4]                 NOR2A      Y        Out     0.679     5.030       -         
tx_state_RNIFED62[4]                                    Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_state_RNIEUQT3[4]                 OA1        B        In      -         5.263       -         
spi_mode_config2_0.tx_state_RNIEUQT3[4]                 OA1        Y        Out     0.705     5.968       -         
N_N_6_mux_2                                             Net        -        -       0.927     -           5         
spi_mode_config2_0.tx_state_RNIJ18G5[0]                 OR2A       A        In      -         6.896       -         
spi_mode_config2_0.tx_state_RNIJ18G5[0]                 OR2A       Y        Out     0.504     7.400       -         
N_31                                                    Net        -        -       0.927     -           5         
spi_mode_config2_0.byte_out_b_RNIFO5V7[3]               NOR2A      B        In      -         8.327       -         
spi_mode_config2_0.byte_out_b_RNIFO5V7[3]               NOR2A      Y        Out     0.417     8.744       -         
byte_out_a_0_sqmuxa_2                                   Net        -        -       0.233     -           1         
spi_mode_config2_0.un1_tx_state_5_sqmuxa_0_RNI2URFO     OR3        C        In      -         8.977       -         
spi_mode_config2_0.un1_tx_state_5_sqmuxa_0_RNI2URFO     OR3        Y        Out     0.812     9.790       -         
un1_tx_state_5_sqmuxa                                   Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_state_RNIET6EQ[1]                 OR2        B        In      -         10.374      -         
spi_mode_config2_0.tx_state_RNIET6EQ[1]                 OR2        Y        Out     0.699     11.073      -         
N_187                                                   Net        -        -       0.585     -           3         
spi_mode_config2_0.byte_out_a_19_i_2[1]                 NOR2       B        In      -         11.658      -         
spi_mode_config2_0.byte_out_a_19_i_2[1]                 NOR2       Y        Out     0.699     12.357      -         
byte_out_a_19_i_2_i[1]                                  Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_19_i_a0_8[1]              AND2       B        In      -         12.590      -         
spi_mode_config2_0.byte_out_a_19_i_a0_8[1]              AND2       Y        Out     0.558     13.149      -         
byte_out_a_19_i_a0_8[1]                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_1[1]                  NOR3B      B        In      -         13.382      -         
spi_mode_config2_0.byte_out_a_RNO_1[1]                  NOR3B      Y        Out     0.675     14.057      -         
byte_out_a_RNO_1[1]                                     Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[1]                    OR2        B        In      -         14.290      -         
spi_mode_config2_0.byte_out_a_RNO[1]                    OR2        Y        Out     0.556     14.846      -         
N_71                                                    Net        -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[1]                        DFN0C0     D        In      -         15.079      -         
====================================================================================================================
Total path delay (propagation time + setup) of 15.850 is 8.859(55.9%) logic and 6.991(44.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_mode_config2|next_b_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                      Arrival          
Instance                      Reference                                  Type       Pin     Net             Time        Slack
                              Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[0]     0.797       5.108
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[1]     0.797       5.329
=============================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                                          Required          
Instance                      Reference                                  Type         Pin     Net                               Time         Slack
                              Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       I_10                              9.417        5.108
read_buffer_0.byte_out[0]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[0]                     9.417        5.329
read_buffer_0.byte_out[1]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[1]                     9.417        5.329
read_buffer_0.byte_out[2]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[2]                     9.417        5.329
read_buffer_0.byte_out[3]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[3]                     9.417        5.329
read_buffer_0.byte_out[4]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[4]                     9.417        5.329
read_buffer_0.byte_out[5]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[5]                     9.417        5.329
read_buffer_0.byte_out[6]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[6]                     9.417        5.329
read_buffer_0.byte_out[7]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[7]                     9.417        5.329
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       DWACT_ADD_CI_0_partial_sum[0]     9.417        6.382
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      4.309
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.108

    Number of logic level(s):                2
    Starting point:                          read_buffer_0.position[0] / Q
    Ending point:                            read_buffer_0.position[1] / D
    The start point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
read_buffer_0.position[0]             DFN1C0     Q        Out     0.797     0.797       -         
position[0]                           Net        -        -       1.477     -           13        
read_buffer_0.un1_position_2.I_1      AND2       A        In      -         2.274       -         
read_buffer_0.un1_position_2.I_1      AND2       Y        Out     0.556     2.830       -         
DWACT_ADD_CI_0_TMP[0]                 Net        -        -       0.233     -           1         
read_buffer_0.un1_position_2.I_10     XOR2       B        In      -         3.063       -         
read_buffer_0.un1_position_2.I_10     XOR2       Y        Out     1.013     4.076       -         
I_10                                  Net        -        -       0.233     -           1         
read_buffer_0.position[1]             DFN1C0     D        In      -         4.309       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.892 is 2.949(60.3%) logic and 1.943(39.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_mode_config2|ss_b_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                              Arrival          
Instance                    Reference                                Type     Pin     Net                         Time        Slack
                            Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------
spi_master_0.chip_rdy_0     spi_mode_config2|ss_b_inferred_clock     DLN1     Q       spi_master_0_chip_rdy_0     0.588       3.047
===================================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                             Required          
Instance                    Reference                                Type       Pin     Net      Time         Slack
                            Clock                                                                                  
-------------------------------------------------------------------------------------------------------------------
spi_master_0.mosi_d         spi_mode_config2|ss_b_inferred_clock     DLN0C0     D       N_28     9.186        3.047
spi_master_0.state_d[1]     spi_mode_config2|ss_b_inferred_clock     DLN0C0     D       N_26     9.186        4.004
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -4.186
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.186

    - Propagation time:                      6.138
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.048

    Number of logic level(s):                4
    Starting point:                          spi_master_0.chip_rdy_0 / Q
    Ending point:                            spi_master_0.mosi_d / D
    The start point is clocked by            spi_mode_config2|ss_b_inferred_clock [falling] on pin G
    The end   point is clocked by            spi_mode_config2|ss_b_inferred_clock [rising] on pin G

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
spi_master_0.chip_rdy_0              DLN1       Q        Out     0.588     0.588       -         
spi_master_0_chip_rdy_0              Net        -        -       1.767     -           23        
spi_master_0.sck_q_RNIGKR3[1]        NOR3A      A        In      -         2.355       -         
spi_master_0.sck_q_RNIGKR3[1]        NOR3A      Y        Out     0.718     3.073       -         
N_131                                Net        -        -       0.233     -           1         
spi_master_0.state_q_RNIB6A31[1]     OA1C       B        In      -         3.306       -         
spi_master_0.state_q_RNIB6A31[1]     OA1C       Y        Out     0.974     4.280       -         
N_140                                Net        -        -       0.280     -           2         
spi_master_0.state_d_8_m_i_o3[1]     OR2A       B        In      -         4.559       -         
spi_master_0.state_d_8_m_i_o3[1]     OR2A       Y        Out     0.556     5.116       -         
N_71                                 Net        -        -       0.233     -           1         
spi_master_0.mosi_d_11_iv_i          NOR2       B        In      -         5.349       -         
spi_master_0.mosi_d_11_iv_i          NOR2       Y        Out     0.556     5.905       -         
N_28                                 Net        -        -       0.233     -           1         
spi_master_0.mosi_d                  DLN0C0     D        In      -         6.138       -         
=================================================================================================
Total path delay (propagation time + setup) of 1.952 is -0.793(-40.6%) logic and 2.745(140.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 169MB peak: 179MB)


Finished timing report (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 169MB peak: 179MB)

--------------------------------------------------------------------------------
Target Part: M1A3P1000L_FBGA484_STD
Report for cell full_system.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    37      1.0       37.0
             AND2A     1      1.0        1.0
              AND3    81      1.0       81.0
               AO1    66      1.0       66.0
              AO12     1      1.0        1.0
              AO13    15      1.0       15.0
              AO18     3      1.0        3.0
              AO1A    97      1.0       97.0
              AO1B     5      1.0        5.0
              AO1C    12      1.0       12.0
              AO1D    13      1.0       13.0
              AOI1    16      1.0       16.0
             AOI1A     1      1.0        1.0
             AOI1B    22      1.0       22.0
               AX1     8      1.0        8.0
              AX1B     1      1.0        1.0
              AX1C    35      1.0       35.0
              AX1D     2      1.0        2.0
              AXO3     5      1.0        5.0
             AXOI3     1      1.0        1.0
             AXOI4     1      1.0        1.0
             AXOI5     1      1.0        1.0
             AXOI7     1      1.0        1.0
              BUFF     3      1.0        3.0
            CLKINT     5      0.0        0.0
               GND    17      0.0        0.0
               INV    30      1.0       30.0
               MX2   407      1.0      407.0
              MX2A     5      1.0        5.0
              MX2B    23      1.0       23.0
              MX2C     7      1.0        7.0
              NOR2   117      1.0      117.0
             NOR2A   352      1.0      352.0
             NOR2B   238      1.0      238.0
              NOR3    60      1.0       60.0
             NOR3A   103      1.0      103.0
             NOR3B    69      1.0       69.0
             NOR3C    78      1.0       78.0
               OA1    52      1.0       52.0
              OA1A    27      1.0       27.0
              OA1B    35      1.0       35.0
              OA1C    33      1.0       33.0
              OAI1     4      1.0        4.0
               OR2   185      1.0      185.0
              OR2A    96      1.0       96.0
              OR2B    30      1.0       30.0
               OR3   122      1.0      122.0
              OR3A    18      1.0       18.0
              OR3B    10      1.0       10.0
              OR3C     4      1.0        4.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    17      0.0        0.0
               XA1    35      1.0       35.0
              XA1A     1      1.0        1.0
              XA1B    15      1.0       15.0
              XA1C     3      1.0        3.0
              XAI1     4      1.0        4.0
             XAI1A     3      1.0        3.0
             XNOR2    16      1.0       16.0
             XNOR3    10      1.0       10.0
               XO1    51      1.0       51.0
              XO1A     1      1.0        1.0
              XOR2   215      1.0      215.0


            DFN0C0    46      1.0       46.0
          DFN0E0C0    66      1.0       66.0
          DFN0E0P0     7      1.0        7.0
          DFN0E1C0   114      1.0      114.0
          DFN0E1P0     3      1.0        3.0
            DFN0P0     8      1.0        8.0
            DFN1C0   280      1.0      280.0
          DFN1E0C0    86      1.0       86.0
          DFN1E0P0     4      1.0        4.0
          DFN1E1C0   390      1.0      390.0
            DFN1P0    28      1.0       28.0
            DLN0C0    23      1.0       23.0
            DLN0P0     1      1.0        1.0
              DLN1     2      1.0        2.0
          DLN1P1C1     1      2.0        2.0
                   -----          ----------
             TOTAL  3987              3947.0


  IO Cell usage:
              cell count
             BIBUF    33
             INBUF     4
            OUTBUF    37
                   -----
             TOTAL    74


Core Cells         : 3947 of 24576 (16%)
IO Cells           : 74

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 59MB peak: 179MB)

Process took 0h:00m:20s realtime, 0h:00m:20s cputime
# Sun Apr 10 14:30:16 2016

###########################################################]
