<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p207" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_207{left:796px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_207{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_207{left:645px;bottom:1141px;letter-spacing:-0.14px;}
#t4_207{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_207{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t6_207{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_207{left:70px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_207{left:554px;bottom:1044px;}
#t9_207{left:569px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_207{left:70px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_207{left:70px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_207{left:70px;bottom:979px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#td_207{left:301px;bottom:986px;letter-spacing:-0.03px;}
#te_207{left:319px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_207{left:70px;bottom:955px;letter-spacing:-0.16px;word-spacing:-0.79px;}
#tg_207{left:70px;bottom:938px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#th_207{left:70px;bottom:888px;letter-spacing:-0.09px;}
#ti_207{left:156px;bottom:888px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tj_207{left:70px;bottom:864px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_207{left:70px;bottom:847px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tl_207{left:70px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_207{left:70px;bottom:813px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#tn_207{left:70px;bottom:797px;letter-spacing:-0.15px;word-spacing:-1.35px;}
#to_207{left:70px;bottom:780px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_207{left:70px;bottom:763px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#tq_207{left:70px;bottom:746px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tr_207{left:70px;bottom:722px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_207{left:70px;bottom:705px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#tt_207{left:70px;bottom:688px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tu_207{left:70px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_207{left:319px;bottom:630px;letter-spacing:0.11px;word-spacing:0.03px;}
#tw_207{left:395px;bottom:630px;letter-spacing:0.13px;word-spacing:0.02px;}
#tx_207{left:178px;bottom:607px;letter-spacing:-0.12px;}
#ty_207{left:407px;bottom:607px;letter-spacing:-0.18px;}
#tz_207{left:535px;bottom:607px;letter-spacing:-0.18px;}
#t10_207{left:658px;bottom:607px;letter-spacing:-0.18px;}
#t11_207{left:781px;bottom:607px;letter-spacing:-0.18px;}
#t12_207{left:76px;bottom:583px;letter-spacing:-0.12px;word-spacing:-0.22px;}
#t13_207{left:76px;bottom:566px;letter-spacing:-0.14px;}
#t14_207{left:418px;bottom:583px;letter-spacing:-0.12px;}
#t15_207{left:613px;bottom:583px;letter-spacing:-0.12px;}
#t16_207{left:613px;bottom:566px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t17_207{left:613px;bottom:549px;letter-spacing:-0.14px;}
#t18_207{left:766px;bottom:583px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t19_207{left:76px;bottom:525px;letter-spacing:-0.12px;}
#t1a_207{left:428px;bottom:525px;letter-spacing:-0.11px;}
#t1b_207{left:434px;bottom:508px;letter-spacing:-0.11px;}
#t1c_207{left:779px;bottom:525px;letter-spacing:-0.12px;}
#t1d_207{left:76px;bottom:483px;letter-spacing:-0.14px;}
#t1e_207{left:500px;bottom:483px;letter-spacing:-0.12px;}
#t1f_207{left:776px;bottom:483px;letter-spacing:-0.11px;}
#t1g_207{left:76px;bottom:459px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t1h_207{left:407px;bottom:459px;letter-spacing:-0.14px;}
#t1i_207{left:534px;bottom:459px;letter-spacing:-0.24px;}
#t1j_207{left:613px;bottom:459px;letter-spacing:-0.11px;}
#t1k_207{left:613px;bottom:442px;letter-spacing:-0.14px;}
#t1l_207{left:613px;bottom:421px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1m_207{left:613px;bottom:404px;letter-spacing:-0.13px;}
#t1n_207{left:761px;bottom:459px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_207{left:76px;bottom:380px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_207{left:76px;bottom:363px;letter-spacing:-0.11px;}
#t1q_207{left:76px;bottom:346px;letter-spacing:-0.11px;}
#t1r_207{left:76px;bottom:329px;letter-spacing:-0.13px;}
#t1s_207{left:76px;bottom:312px;letter-spacing:-0.12px;}
#t1t_207{left:76px;bottom:295px;letter-spacing:-0.13px;}
#t1u_207{left:509px;bottom:380px;letter-spacing:-0.12px;}
#t1v_207{left:732px;bottom:380px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_207{left:76px;bottom:271px;letter-spacing:-0.12px;}
#t1x_207{left:450px;bottom:271px;letter-spacing:-0.12px;}
#t1y_207{left:613px;bottom:271px;letter-spacing:-0.11px;}
#t1z_207{left:613px;bottom:254px;letter-spacing:-0.11px;}
#t20_207{left:613px;bottom:237px;letter-spacing:-0.13px;}
#t21_207{left:613px;bottom:221px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_207{left:613px;bottom:204px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_207{left:613px;bottom:187px;letter-spacing:-0.13px;}
#t24_207{left:732px;bottom:271px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t25_207{left:732px;bottom:254px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t26_207{left:732px;bottom:237px;letter-spacing:-0.18px;}
#t27_207{left:76px;bottom:163px;letter-spacing:-0.11px;}
#t28_207{left:76px;bottom:146px;letter-spacing:-0.11px;}
#t29_207{left:76px;bottom:129px;letter-spacing:-0.14px;}
#t2a_207{left:509px;bottom:163px;letter-spacing:-0.13px;}
#t2b_207{left:766px;bottom:163px;letter-spacing:-0.1px;word-spacing:-0.02px;}

.s1_207{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_207{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_207{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_207{font-size:11px;font-family:Verdana_13-;color:#000;}
.s5_207{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_207{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_207{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#000;}
.s8_207{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts207" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg207Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg207" style="-webkit-user-select: none;"><object width="935" height="1210" data="207/207.svg" type="image/svg+xml" id="pdf207" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_207" class="t s1_207">Vol. 1 </span><span id="t2_207" class="t s1_207">8-5 </span>
<span id="t3_207" class="t s2_207">PROGRAMMING WITH THE X87 FPU </span>
<span id="t4_207" class="t s3_207">The C2 condition code flag is used by the FPREM and FPREM1 instructions to indicate an incomplete reduction (or </span>
<span id="t5_207" class="t s3_207">partial remainder). When a successful reduction has been completed, the C0, C3, and C1 condition code flags are </span>
<span id="t6_207" class="t s3_207">set to the three least-significant bits of the quotient (Q2, Q1, and Q0, respectively). See “FPREM1—Partial </span>
<span id="t7_207" class="t s3_207">Remainder” in Chapter 3, “Instruction Set Reference, A-L,” of the Intel </span>
<span id="t8_207" class="t s4_207">® </span>
<span id="t9_207" class="t s3_207">64 and IA-32 Architectures Software </span>
<span id="ta_207" class="t s3_207">Developer’s Manual, Volume 2A, for more information on how these instructions use the condition code flags. </span>
<span id="tb_207" class="t s3_207">The FPTAN, FSIN, FCOS, and FSINCOS instructions set the C2 flag to 1 to indicate that the source operand is </span>
<span id="tc_207" class="t s3_207">beyond the allowable range of ±2 </span>
<span id="td_207" class="t s4_207">63 </span>
<span id="te_207" class="t s3_207">and clear the C2 flag if the source operand is within the allowable range. </span>
<span id="tf_207" class="t s3_207">Where the state of the condition code flags are listed as undefined in Table 8-1, do not rely on any specific value in </span>
<span id="tg_207" class="t s3_207">these flags. </span>
<span id="th_207" class="t s5_207">8.1.3.3 </span><span id="ti_207" class="t s5_207">x87 FPU Floating-Point Exception Flags </span>
<span id="tj_207" class="t s3_207">The six x87 FPU floating-point exception flags (bits 0 through 5) of the x87 FPU status word indicate that one or </span>
<span id="tk_207" class="t s3_207">more floating-point exceptions have been detected since the bits were last cleared. The individual exception flags </span>
<span id="tl_207" class="t s3_207">(IE, DE, ZE, OE, UE, and PE) are described in detail in Section 8.4, “x87 FPU Floating-Point Exception Handling.” </span>
<span id="tm_207" class="t s3_207">Each of the exception flags can be masked by an exception mask bit in the x87 FPU control word (see Section 8.1.5, </span>
<span id="tn_207" class="t s3_207">“x87 FPU Control Word”). The exception summary status flag (ES, bit 7) is set when any of the unmasked exception </span>
<span id="to_207" class="t s3_207">flags are set. When the ES flag is set, the x87 FPU exception handler is invoked, using one of the techniques </span>
<span id="tp_207" class="t s3_207">described in Section 8.7, “Handling x87 FPU Exceptions in Software.” (Note that if an exception flag is masked, the </span>
<span id="tq_207" class="t s3_207">x87 FPU will still set the appropriate flag if the associated exception occurs, but it will not set the ES flag.) </span>
<span id="tr_207" class="t s3_207">The exception flags are “sticky” bits (once set, they remain set until explicitly cleared). They can be cleared by </span>
<span id="ts_207" class="t s3_207">executing the FCLEX/FNCLEX (clear exceptions) instructions, by reinitializing the x87 FPU with the FINIT/FNINIT or </span>
<span id="tt_207" class="t s3_207">FSAVE/FNSAVE instructions, or by overwriting the flags with an FRSTOR or FLDENV instruction. </span>
<span id="tu_207" class="t s3_207">The B-bit (bit 15) is included for 8087 compatibility only. It reflects the contents of the ES flag. </span>
<span id="tv_207" class="t s6_207">Table 8-1. </span><span id="tw_207" class="t s6_207">Condition Code Interpretation </span>
<span id="tx_207" class="t s7_207">Instruction </span><span id="ty_207" class="t s7_207">C0 </span><span id="tz_207" class="t s7_207">C3 </span><span id="t10_207" class="t s7_207">C2 </span><span id="t11_207" class="t s7_207">C1 </span>
<span id="t12_207" class="t s8_207">FCOM, FCOMP, FCOMPP, FICOM, FICOMP, FTST, </span>
<span id="t13_207" class="t s8_207">FUCOM, FUCOMP, FUCOMPP </span>
<span id="t14_207" class="t s8_207">Result of Comparison </span><span id="t15_207" class="t s8_207">Operands </span>
<span id="t16_207" class="t s8_207">are not </span>
<span id="t17_207" class="t s8_207">Comparable </span>
<span id="t18_207" class="t s8_207">0 or #IS </span>
<span id="t19_207" class="t s8_207">FCOMI, FCOMIP, FUCOMI, FUCOMIP </span><span id="t1a_207" class="t s8_207">Undefined. (These instructions set the </span>
<span id="t1b_207" class="t s8_207">status flags in the EFLAGS register.) </span>
<span id="t1c_207" class="t s8_207">#IS </span>
<span id="t1d_207" class="t s8_207">FXAM </span><span id="t1e_207" class="t s8_207">Operand class </span><span id="t1f_207" class="t s8_207">Sign </span>
<span id="t1g_207" class="t s8_207">FPREM, FPREM1 </span><span id="t1h_207" class="t s8_207">Q2 </span><span id="t1i_207" class="t s8_207">Q1 </span><span id="t1j_207" class="t s8_207">0 = reduction </span>
<span id="t1k_207" class="t s8_207">complete </span>
<span id="t1l_207" class="t s8_207">1 = reduction </span>
<span id="t1m_207" class="t s8_207">incomplete </span>
<span id="t1n_207" class="t s8_207">Q0 or #IS </span>
<span id="t1o_207" class="t s8_207">F2XM1, FADD, FADDP, FBSTP, FCMOVcc, </span>
<span id="t1p_207" class="t s8_207">FIADD, FDIV, FDIVP, FDIVR, FDIVRP, FIDIV, </span>
<span id="t1q_207" class="t s8_207">FIDIVR, FIMUL, FIST, FISTP, FISUB, </span>
<span id="t1r_207" class="t s8_207">FISUBR,FMUL, FMULP, FPATAN, FRNDINT, </span>
<span id="t1s_207" class="t s8_207">FSCALE, FST, FSTP, FSUB, FSUBP, FSUBR, </span>
<span id="t1t_207" class="t s8_207">FSUBRP,FSQRT, FYL2X, FYL2XP1 </span>
<span id="t1u_207" class="t s8_207">Undefined </span><span id="t1v_207" class="t s8_207">Roundup or #IS </span>
<span id="t1w_207" class="t s8_207">FCOS, FSIN, FSINCOS, FPTAN </span><span id="t1x_207" class="t s8_207">Undefined </span><span id="t1y_207" class="t s8_207">0 = source </span>
<span id="t1z_207" class="t s8_207">operand within </span>
<span id="t20_207" class="t s8_207">range </span>
<span id="t21_207" class="t s8_207">1 = source </span>
<span id="t22_207" class="t s8_207">operand out of </span>
<span id="t23_207" class="t s8_207">range </span>
<span id="t24_207" class="t s8_207">Roundup or #IS </span>
<span id="t25_207" class="t s8_207">(Undefined if C2 = </span>
<span id="t26_207" class="t s8_207">1) </span>
<span id="t27_207" class="t s8_207">FABS, FBLD, FCHS, FDECSTP, FILD, FINCSTP, </span>
<span id="t28_207" class="t s8_207">FLD, Load Constants, FSTP (ext. prec.), FXCH, </span>
<span id="t29_207" class="t s8_207">FXTRACT </span>
<span id="t2a_207" class="t s8_207">Undefined </span><span id="t2b_207" class="t s8_207">0 or #IS </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
