C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\c_hdl.exe  -osyn  Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\synwork\top_comp.srs  -top  top  -hdllog  Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\synlog\top_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -nram -fixsmult -divnmod   -I Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\  -I C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib   -v2001  -devicelib  C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v  -encrypt  -pro  -dmgen  Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work Z:\Desktop\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v -lib work Z:\Desktop\HitchHike\HitchHike_FPGA_code\hdl\data_source.v -lib work Z:\Desktop\HitchHike\HitchHike_FPGA_code\hdl\dbpsk_modulator.v -lib work Z:\Desktop\HitchHike\HitchHike_FPGA_code\hdl\main_clock.v -lib work Z:\Desktop\HitchHike\HitchHike_FPGA_code\hdl\modulator.v -lib work Z:\Desktop\HitchHike\HitchHike_FPGA_code\smartgen\pll_core\pll_core.v -lib work Z:\Desktop\HitchHike\HitchHike_FPGA_code\hdl\ten_mhz_clock.v -lib work Z:\Desktop\HitchHike\HitchHike_FPGA_code\hdl\two_mhz_clock.v -lib work Z:\Desktop\HitchHike\HitchHike_FPGA_code\hdl\whitening.v -lib work Z:\Desktop\HitchHike\HitchHike_FPGA_code\component\work\top\top.v 
rc:0 success:1 runtime:4
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\synwork\top_comp.srs|io:o|time:1498670577|size:21172|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\synthesis\synlog\top_compiler.srr|io:o|time:1498670577|size:11297|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v|io:i|time:1487970450|size:50704|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v|io:i|time:1498670302|size:2010|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\hdl\data_source.v|io:i|time:1498670534|size:1688|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\hdl\dbpsk_modulator.v|io:i|time:1498670302|size:843|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\hdl\main_clock.v|io:i|time:1498670302|size:549|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\hdl\modulator.v|io:i|time:1498670302|size:1039|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\smartgen\pll_core\pll_core.v|io:i|time:1498670302|size:2711|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\hdl\ten_mhz_clock.v|io:i|time:1498670302|size:547|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\hdl\two_mhz_clock.v|io:i|time:1498670302|size:548|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\hdl\whitening.v|io:i|time:1498670302|size:1886|exec:0
file:Z:\Desktop\HitchHike\HitchHike_FPGA_code\component\work\top\top.v|io:i|time:1498670566|size:7356|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\c_hdl.exe|io:i|time:1479402364|size:1337856|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\c_hdl.exe|io:i|time:1479402568|size:1973248|exec:1
