INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/ip/FIFO_UART/sim/FIFO_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/SegmentDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegmentDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_ABR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_ABR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.srcs/sources_1/new/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/Works/FPGA/UART/UART.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
