--------------- Build Started: 09/01/2023 11:23:02 Project: PWM_Motor_dc180, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\adria\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\PWM_Motor_dc180.cyprj -d CY8C5888LTI-LP097 -s D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0032: warning: Clock Warning: (Clock_1's accuracy range '10  Hz -50% +100%, (5  Hz - 20  Hz)' is not within the specified tolerance range '10  Hz +/- 5%, (9.5  Hz - 10.5  Hz)'.).
 * D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\PWM_Motor_dc180.cydwr (Clock_1)
 * D:\GITHUB\Psoc_Projectos_propios\PWM_Motor_180dc\Workspace01\PWM_Motor_dc180.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_1)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
arm-none-eabi-gcc.exe -mcpu=cortex-m3 -mthumb -I. -IGenerated_Source\PSoC5 -Wa,-alh=.\CortexM3\ARM_GCC_541\Debug/cyfitter_cfg.lst -g -D DEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -Og -c Generated_Source\PSoC5\cyfitter_cfg.c -o .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
The link step is up to date, no work needs to be done.
--------------- Build Succeeded: 09/01/2023 11:23:27 ---------------
