# CS-552-Direct-Mapped-Cache-Project
The design of direct-mapped cache with a cache controller and cache datapath to work with a four bank memory written in Verilog.
