## Function

This register includes the results corresponding to the execution of the selected online LBIST.

The size of the register depends on the number of LBIST.

The content of this register is initialized to its reset value when RUNSW[RUNSW] is set to 1.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | LBSS W31 | LBSS W30 | LBSS W29 | LBSS W28 | LBSS W27 | LBSS W26 | LBSS W25 | LBSS W24 | LBSS W23 | LBSS W22 | LBSS W21 | LBSS W20 | LBSS W19 | LBSS W18 | LBSS W17 | LBSS W16 |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | LBSS W15 | LBSS W14 | LBSS W13 | LBSS W12 | LBSS W11 | LBSS W10 | LBSS W9  | LBSS W8  | LBSS W7  | LBSS W6  | LBSS W5  | LBSS W4  | LBSS W3  | LBSS W2  | LBSS W1  | LBSS W0  |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field   | Function                            |
|---------|-------------------------------------|
| 31-0    | online status of the selected LBIST |
| LBSSWn  | 0b - Failed LBIST execution         |
|         | 1b - Successful LBIST execution     |

## 72.8.10 STCU2 Online LBIST Status (LBSSW1)

## Offset

| Register   | Offset   |
|------------|----------|
| LBSSW1     | 50h      |

## Function

This register includes the results corresponding to the execution of the selected online LBIST.

The size of the register depends on the number of LBIST .

The content of this register is initialized to its reset value when RUNSW[RUNSW] is set to 1.

Self-Test Control Unit (STCU2)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | 0        | 0        | 0        |          | LBSS W59 | LBSS W58 | LBSS W57 | LBSS W56 | LBSS W55 | LBSS W54 | LBSS W53 | LBSS W52 | LBSS W51 | LBSS W50 | LBSS W49 | LBSS W48 |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | LBSS W47 | LBSS W46 | LBSS W45 | LBSS W44 | LBSS W43 | LBSS W42 | LBSS W41 | LBSS W40 | LBSS W39 | LBSS W38 | LBSS W37 | LBSS W36 | LBSS W35 | LBSS W34 | LBSS W33 | LBSS W32 |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field       | Function                                                                                               |
|-------------|--------------------------------------------------------------------------------------------------------|
| 31-28 -     | Reserved                                                                                               |
| 27-0 LBSSWn | LBSSWn online status of the selected LBIST 0b - Failed LBIST execution 1b - Successful LBIST execution |

## 72.8.11 STCU2 Online LBIST End Flag (LBESW0)

## Offset

| Register   | Offset   |
|------------|----------|
| LBESW0     | 5Ch      |

## Function

This register includes the End Flag related to the execution of the selected online LBIST.

The size of the register depends on the number of LBIST.

The content of this register is initialized to its reset value when RUNSW[RUNSW] is set to 1.

Self-Test Control Unit (STCU2)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | LBES W31 | LBES W30 | LBES W29 | LBES W28 | LBES W27 | LBES W26 | LBES W25 | LBES W24 | LBES W23 | LBES W22 | LBES W21 | LBES W20 | LBES W19 | LBES W18 | LBES W17 | LBES W16 |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | LBES W15 | LBES W14 | LBES W13 | LBES W12 | LBES W11 | LBES W10 | LBES W9  | LBES W8  | LBES W7  | LBES W6  | LBES W5  | LBES W4  | LBES W3  | LBES W2  | LBES W1  | LBES W0  |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field   | Function                               |
|---------|----------------------------------------|
| 31-0    | LBESWx: online LBIST end status        |
| LBESWn  | 0b - LBIST execution not yet completed |
|         | 1b - LBIST execution finished          |

## 72.8.12 STCU2 Online LBIST End Flag (LBESW1)

## Offset

| Register   | Offset   |
|------------|----------|
| LBESW1     | 60h      |

## Function

This register includes the results corresponding to the execution of the selected online LBIST.

The size of the register depends on the number of LBIST .

Self-Test Control Unit (STCU2)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | 0        | 0        | 0        |          | LBES W59 | LBES W58 | LBES W57 | LBES W56 | LBES W55 | LBES W54 | LBES W53 | LBES W52 | LBES W51 | LBES W50 | LBES W49 | LBES W48 |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | LBES W47 | LBES W46 | LBES W45 | LBES W44 | LBES W43 | LBES W42 | LBES W41 | LBES W40 | LBES W39 | LBES W38 | LBES W37 | LBES W36 | LBES W35 | LBES W34 | LBES W33 | LBES W32 |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field       | Function                                                                                                   |
|-------------|------------------------------------------------------------------------------------------------------------|
| 31-28 -     | Reserved                                                                                                   |
| 27-0 LBESWn | LBESW LBESWx: online LBIST end status 0b - LBIST execution not yet completed 1b - LBIST execution finished |

## 72.8.13 STCU2 Online LBIST Unrecoverable FM (LBUFM0)

## Offset

| Register   | Offset   |
|------------|----------|
| LBUFM0     | 7Ch      |

## Function

This register defines the fault mapping of each LBIST in terms of UF or RF.

The size of the register 1 depends on the number of LBIST.

The R/W fields in this register are readable at any time. You can write to these fields when online self-test phase is active and CFG[WRP] = 0.

Self-Test Control Unit (STCU2)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R W    | LBUF M31 | LBUF M30 | LBUF M29 | LBUF M28 | LBUF M27 | LBUF M26 | LBUF M25 | LBUF M24 | LBUF M23 | LBUF M22 | LBUF M21 | LBUF M20 | LBUF M19 | LBUF M18 | LBUF M17 | LBUF M16 |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R W    | LBUF M15 | LBUF M14 | LBUF M13 | LBUF M12 | LBUF M11 | LBUF M10 | LBUF M9  | LBUF M8  | LBUF M7  | LBUF M6  | LBUF M5  | LBUF M4  | LBUF M3  | LBUF M2  | LBUF M1  | LBUF M0  |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field   | Function                          |
|---------|-----------------------------------|
| 31-0    | LBIST Unrecoverable Fault Mapping |
| LBUFMn  | 0b - Recoverable Fault mapping    |

## 72.8.14 STCU2 Online LBIST Unrecoverable FM (LBUFM1)

## Offset

| Register   | Offset   |
|------------|----------|
| LBUFM1     | 80h      |

## Function

This register defines the fault mapping of each LBIST in terms of UF or RF.

The size of the register 1 depends on the number of LBIST .

## Diagram

<!-- image -->

Self-Test Control Unit (STCU2)

## Fields

| Field       | Function                                                                                          |
|-------------|---------------------------------------------------------------------------------------------------|
| 31-28 -     | Reserved                                                                                          |
| 27-0 LBUFMn | LBIST Unrecoverable Fault Mapping 0b - Recoverable Fault mapping 1b - Unrecoverable Fault mapping |

## 72.8.15 STCU2 Online MBIST Status (MBSSW0)

## Offset

| Register   | Offset   |
|------------|----------|
| MBSSW0     | 10Ch     |

## Function

This register includes the results corresponding to the execution of the selected online MBIST in the range 31:0.

The size of the register depends on the number of BISTed RAMs/ROMs.

The content of this register is initialized to its reset value when RUNSW[RUNSW] is set to 1.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | MBSS W31 | MBSS W30 | MBSS W29 | MBSS W28 | MBSS W27 | MBSS W26 | MBSS W25 | MBSS W24 | MBSS W23 | MBSS W22 | MBSS W21 | MBSS W20 | MBSS W19 | MBSS W18 | MBSS W17 | MBSS W16 |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | MBSS W15 | MBSS W14 | MBSS W13 | MBSS W12 | MBSS W11 | MBSS W10 | MBSS W9  | MBSS W8  | MBSS W7  | MBSS W6  | MBSS W5  | MBSS W4  | MBSS W3  | MBSS W2  | MBSS W1  | MBSS W0  |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field   | Function                                   |
|---------|--------------------------------------------|
| 31      | MBSSW31                                    |
| MBSSW31 | Online status of MBISTn (where n = 62:31). |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                         |
|------------|----------------------------------------------------------------------------------------------------------------------------------|
| 30 MBSSW30 | 1b - No fault detected during the MBIST execution MBSSW30 Online status of MBISTn (where n = 61:30). 0b - Failed MBIST execution |
| 29 MBSSW29 | MBSSW29 Online status of MBISTn (where n = 60:29). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 28 MBSSW28 | MBSSW28 Online status of MBISTn (where n = 59:28). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 27 MBSSW27 | MBSSW27 Online status of MBISTn (where n = 58:27). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 26 MBSSW26 | MBSSW26 Online status of MBISTn (where n = 57:26). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 25 MBSSW25 | MBSSW25 Online status of MBISTn (where n = 56:25). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 24 MBSSW24 | MBSSW24 Online status of MBISTn (where n = 55:24). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 23         | MBSSW23                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                         |
|------------|----------------------------------------------------------------------------------------------------------------------------------|
| MBSSW23    | Online status of MBISTn (where n = 54:23). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution         |
| 22 MBSSW22 | MBSSW22 Online status of MBISTn (where n = 53:22). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 21 MBSSW21 | MBSSW21 Online status of MBISTn (where n = 52:21). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 20 MBSSW20 | MBSSW20 Online status of MBISTn (where n = 51:20). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 19 MBSSW19 | MBSSW19 Online status of MBISTn (where n = 50:19). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 18 MBSSW18 | MBSSW18 Online status of MBISTn (where n = 49:18). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 17 MBSSW17 | MBSSW17 Online status of MBISTn (where n = 48:17). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 16 MBSSW16 | MBSSW16 Online status of MBISTn (where n = 47:16). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                         |
|------------|----------------------------------------------------------------------------------------------------------------------------------|
| 15 MBSSW15 | MBSSW15 Online status of MBISTn (where n = 46:15). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 14 MBSSW14 | MBSSW14 Online status of MBISTn (where n = 45:14). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 13 MBSSW13 | MBSSW13 Online status of MBISTn (where n = 44:13). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 12 MBSSW12 | MBSSW12 Online status of MBISTn (where n = 43:12). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 11 MBSSW11 | MBSSW11 Online status of MBISTn (where n = 42:11). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 10 MBSSW10 | MBSSW10 Online status of MBISTn (where n = 41:10). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 9 MBSSW9   | MBSSW9 Online status of MBISTn (where n = 40:9). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution   |
| 8 MBSSW8   | MBSSW8 Online status of MBISTn (where n = 39:8). 0b - Failed MBIST execution                                                     |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                       |
|----------|--------------------------------------------------------------------------------------------------------------------------------|
| 7 MBSSW7 | MBSSW7 Online status of MBISTn (where n = 38:7). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 6 MBSSW6 | MBSSW6 Online status of MBISTn (where n = 37:6). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 5 MBSSW5 | MBSSW5 Online status of MBISTn (where n = 36:5). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 4 MBSSW4 | MBSSW4 Online status of MBISTn (where n = 35:4). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 3 MBSSW3 | MBSSW3 Online status of MBISTn (where n = 34:3). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 2 MBSSW2 | MBSSW2 Online status of MBISTn (where n = 33:2). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 1 MBSSW1 | MBSSW1 Online status of MBISTn (where n = 32:1). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 0 MBSSW0 | MBSSW0 Online status of MBISTn (where n = 31:0).                                                                               |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                      |
|---------|-------------------------------------------------------------------------------|
|         | 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |

## 72.8.16 STCU2 Online MBIST Status (MBSSW1)

## Offset

| Register   | Offset   |
|------------|----------|
| MBSSW1     | 110h     |

## Function

This register includes the results corresponding to the execution of the selected online MBIST in the range 63:32.

The size of the register depends on the number of BISTed RAMs/ROMs.

The content of this register is initialized to its reset value when RUNSW[RUNSW] is set to 1.

## Diagram

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | MBSS W63 | MBSS W62 | MBSS W61 | MBSS W60 | MBSS W59 | MBSS W58 | MBSS W57 | MBSS W56 | MBSS W55 | MBSS W54 | MBSS W53 | MBSS W52 | MBSS W51 | MBSS W50 | MBSS W49 | MBSS W48 |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | MBSS W47 | MBSS W46 | MBSS W45 | MBSS W44 | MBSS W43 | MBSS W42 | MBSS W41 | MBSS W40 | MBSS W39 | MBSS W38 | MBSS W37 | MBSS W36 | MBSS W35 | MBSS W34 | MBSS W33 | MBSS W32 |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field   | Function                                                                                                                 |
|---------|--------------------------------------------------------------------------------------------------------------------------|
| 31      | MBSSW63                                                                                                                  |
| MBSSW63 | Online status of MBISTn (where n = 94:63). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 30      | MBSSW62                                                                                                                  |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                         |
|------------|----------------------------------------------------------------------------------------------------------------------------------|
| MBSSW62    | Online status of MBISTn (where n = 93:62). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution         |
| 29 MBSSW61 | MBSSW61 Online status of MBISTn (where n = 92:61). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 28 MBSSW60 | MBSSW60 Online status of MBISTn (where n = 91:60). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 27 MBSSW59 | MBSSW59 Online status of MBISTn (where n = 90:59). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 26 MBSSW58 | MBSSW58 Online status of MBISTn (where n = 89:58). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 25 MBSSW57 | MBSSW57 Online status of MBISTn (where n = 88:57). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 24 MBSSW56 | MBSSW56 Online status of MBISTn (where n = 87:56). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 23 MBSSW55 | MBSSW55 Online status of MBISTn (where n = 86:55). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                         |
|------------|----------------------------------------------------------------------------------------------------------------------------------|
| 22 MBSSW54 | MBSSW54 Online status of MBISTn (where n = 85:54). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 21 MBSSW53 | MBSSW53 Online status of MBISTn (where n = 84:53). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 20 MBSSW52 | MBSSW52 Online status of MBISTn (where n = 83:52). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 19 MBSSW51 | MBSSW51 Online status of MBISTn (where n = 82:51). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 18 MBSSW50 | MBSSW50 Online status of MBISTn (where n = 81:50). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 17 MBSSW49 | MBSSW49 Online status of MBISTn (where n = 80:49). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 16 MBSSW48 | MBSSW48 Online status of MBISTn (where n = 79:48). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 15 MBSSW47 | MBSSW47 Online status of MBISTn (where n = 78:47). 0b - Failed MBIST execution                                                   |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                         |
|------------|----------------------------------------------------------------------------------------------------------------------------------|
| 14 MBSSW46 | MBSSW46 Online status of MBISTn (where n = 77:46). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 13 MBSSW45 | MBSSW45 Online status of MBISTn (where n = 76:45). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 12 MBSSW44 | MBSSW44 Online status of MBISTn (where n = 75:44). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 11 MBSSW43 | MBSSW43 Online status of MBISTn (where n = 74:43). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 10 MBSSW42 | MBSSW42 Online status of MBISTn (where n = 73:42). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 9 MBSSW41  | MBSSW41 Online status of MBISTn (where n = 72:41). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 8 MBSSW40  | MBSSW40 Online status of MBISTn (where n = 71:40). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 7 MBSSW39  | MBSSW39 Online status of MBISTn (where n = 70:39).                                                                               |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                         |
|-----------|----------------------------------------------------------------------------------------------------------------------------------|
|           | 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution                                                    |
| 6 MBSSW38 | MBSSW38 Online status of MBISTn (where n = 69:38). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 5 MBSSW37 | MBSSW37 Online status of MBISTn (where n = 68:37). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 4 MBSSW36 | MBSSW36 Online status of MBISTn (where n = 67:36). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 3 MBSSW35 | MBSSW35 Online status of MBISTn (where n = 66:35). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 2 MBSSW34 | MBSSW34 Online status of MBISTn (where n = 65:34). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 1 MBSSW33 | MBSSW33 Online status of MBISTn (where n = 64:33). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 0 MBSSW32 | MBSSW32 Online status of MBISTn (where n = 63:32). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |

## 72.8.17 STCU2 Online MBIST Status (MBSSW2)

## Offset

| Register   | Offset   |
|------------|----------|
| MBSSW2     | 114h     |

## Function

This register includes the results corresponding to the execution of the selected online MBIST in the range 95:64.

The size of the register depends on the number of BISTed RAMs/ROMs.

The content of this register is initialized to its reset value when RUNSW[RUNSW] is set to 1.

## Diagram

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | MBSS W95 | MBSS W94 | MBSS W93 | MBSS W92 | MBSS W91 | MBSS W90 | MBSS W89 | MBSS W88 | MBSS W87 | MBSS W86 | MBSS W85 | MBSS W84 | MBSS W83 | MBSS W82 | MBSS W81 | MBSS W80 |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | MBSS W79 | MBSS W78 | MBSS W77 | MBSS W76 | MBSS W75 | MBSS W74 | MBSS W73 | MBSS W72 | MBSS W71 | MBSS W70 | MBSS W69 | MBSS W68 | MBSS W67 | MBSS W66 | MBSS W65 | MBSS W64 |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field      | Function                                                                                                                          |
|------------|-----------------------------------------------------------------------------------------------------------------------------------|
| 31 MBSSW95 | MBSSW95 Online status of MBISTn (where n = 126:95). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 30 MBSSW94 | MBSSW94 Online status of MBISTn (where n = 125:94). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 29 MBSSW93 | MBSSW93 Online status of MBISTn (where n = 124:93).                                                                               |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                          |
|------------|-----------------------------------------------------------------------------------------------------------------------------------|
| 28 MBSSW92 | 1b - No fault detected during the MBIST execution MBSSW92 Online status of MBISTn (where n = 123:92). 0b - Failed MBIST execution |
| 27 MBSSW91 | MBSSW91 Online status of MBISTn (where n = 122:91). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 26 MBSSW90 | MBSSW90 Online status of MBISTn (where n = 121:90). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 25 MBSSW89 | MBSSW89 Online status of MBISTn (where n = 120:89). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 24 MBSSW88 | MBSSW88 Online status of MBISTn (where n = 119:88). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 23 MBSSW87 | MBSSW87 Online status of MBISTn (where n = 118:87). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 22 MBSSW86 | MBSSW86 Online status of MBISTn (where n = 117:86). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 21         | MBSSW85                                                                                                                           |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                          |
|------------|-----------------------------------------------------------------------------------------------------------------------------------|
| MBSSW85    | Online status of MBISTn (where n = 116:85). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution         |
| 20 MBSSW84 | MBSSW84 Online status of MBISTn (where n = 115:84). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 19 MBSSW83 | MBSSW83 Online status of MBISTn (where n = 114:83). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 18 MBSSW82 | MBSSW82 Online status of MBISTn (where n = 113:82). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 17 MBSSW81 | MBSSW81 Online status of MBISTn (where n = 112:81). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 16 MBSSW80 | MBSSW80 Online status of MBISTn (where n = 111:80). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 15 MBSSW79 | MBSSW79 Online status of MBISTn (where n = 110:79). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 14 MBSSW78 | MBSSW78 Online status of MBISTn (where n = 109:78). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                          |
|------------|-----------------------------------------------------------------------------------------------------------------------------------|
| 13 MBSSW77 | MBSSW77 Online status of MBISTn (where n = 108:77). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 12 MBSSW76 | MBSSW76 Online status of MBISTn (where n = 107:76). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 11 MBSSW75 | MBSSW75 Online status of MBISTn (where n = 106:75). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 10 MBSSW74 | MBSSW74 Online status of MBISTn (where n = 105:74). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 9 MBSSW73  | MBSSW73 Online status of MBISTn (where n = 104:73). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 8 MBSSW72  | MBSSW72 Online status of MBISTn (where n = 103:72). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 7 MBSSW71  | MBSSW71 Online status of MBISTn (where n = 102:71). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 6 MBSSW70  | MBSSW70 Online status of MBISTn (where n = 101:70). 0b - Failed MBIST execution                                                   |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                          |
|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
|           | 1b - No fault detected during the MBIST execution                                                                                 |
| 5 MBSSW69 | MBSSW69 Online status of MBISTn (where n = 100:69). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |
| 4 MBSSW68 | MBSSW68 Online status of MBISTn (where n = 99:68). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution  |
| 3 MBSSW67 | MBSSW67 Online status of MBISTn (where n = 98:67). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution  |
| 2 MBSSW66 | MBSSW66 Online status of MBISTn (where n = 97:66). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution  |
| 1 MBSSW65 | MBSSW65 Online status of MBISTn (where n = 96:65). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution  |
| 0 MBSSW64 | MBSSW64 Online status of MBISTn (where n = 95:64). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution  |

## 72.8.18 STCU2 Online MBIST Status (MBSSW3)

## Offset

| Register   | Offset   |
|------------|----------|
| MBSSW3     | 118h     |

## Function

This register includes the results corresponding to the execution of the selected online MBIST in the range 96:109.

The size of the register depends on the number of BISTed RAMs/ROMs.

The content of this register is initialized to its reset value when RUNSW[RUNSW] is set to 1.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19       | 18       | 17       | 16       |
|--------|------|------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|----------|----------|----------|----------|
| R      | 0    | 0    | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0        | 0        | 0        | 0        |
| W      |      |      |           |           |           |           |           |           |           |           |           |           |          |          |          |          |
| Reset  | 0    | 0    | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0        | 0        | 0        | 0        |
| Bits   | 15   | 14   | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3        | 2        | 1        | 0        |
| R      | 0    |      | MBSS W109 | MBSS W108 | MBSS W107 | MBSS W106 | MBSS W105 | MBSS W104 | MBSS W103 | MBSS W102 | MBSS W101 | MBSS W100 | MBSS W99 | MBSS W98 | MBSS W97 | MBSS W96 |
| W      |      |      |           |           |           |           |           |           |           |           |           |           |          |          |          |          |
| Reset  | 0    | 0    | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0        | 0        | 0        | 0        |

## Fields

| Field       | Function                                                                                                                        |
|-------------|---------------------------------------------------------------------------------------------------------------------------------|
| 31-14 -     | Reserved                                                                                                                        |
| 13-0 MBSSWn | MBSSW Online status of MBISTn (where n = 109:96). 0b - Failed MBIST execution 1b - No fault detected during the MBIST execution |

## 72.8.19 STCU2 Online MBIST End Flag (MBESW0)

## Offset

| Register   | Offset   |
|------------|----------|
| MBESW0     | 14Ch     |

## Function

This register includes the End Flag related to the execution of the selected online MBIST in the range 31:0.

The size of the register depends on the number of BISTed RAMs/ROMs.

The content of this register is initialized to its reset value when RUNSW[RUNSW] is set to 1.

Self-Test Control Unit (STCU2)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | MBES W31 | MBES W30 | MBES W29 | MBES W28 | MBES W27 | MBES W26 | MBES W25 | MBES W24 | MBES W23 | MBES W22 | MBES W21 | MBES W20 | MBES W19 | MBES W18 | MBES W17 | MBES W16 |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | MBES W15 | MBES W14 | MBES W13 | MBES W12 | MBES W11 | MBES W10 | MBES W9  | MBES W8  | MBES W7  | MBES W6  | MBES W5  | MBES W4  | MBES W3  | MBES W2  | MBES W1  | MBES W0  |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field      | Function                                                                                                       |
|------------|----------------------------------------------------------------------------------------------------------------|
| 31 MBESW31 | Online end status of MBISTn (where n = 62:31) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 30 MBESW30 | Online end status of MBISTn (where n = 61:30) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 29 MBESW29 | Online end status of MBISTn (where n = 60:29) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 28 MBESW28 | Online end status of MBISTn (where n = 59:28) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 27 MBESW27 | Online end status of MBISTn (where n = 58:27) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 26 MBESW26 | Online end status of MBISTn (where n = 57:26) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 25 MBESW25 | Online end status of MBISTn (where n = 56:25) 0b - MBIST execution still ongoing                               |

Table continues on the next page...

Self-Test Control Unit (STCU2)

## Table continued from the previous page...

| Field      | Function                                                                                                       |
|------------|----------------------------------------------------------------------------------------------------------------|
| 24 MBESW24 | Online end status of MBISTn (where n = 55:24) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 23 MBESW23 | Online end status of MBISTn (where n = 54:23) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 22 MBESW22 | Online end status of MBISTn (where n = 53:22) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 21 MBESW21 | Online end status of MBISTn (where n = 52:21) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 20 MBESW20 | Online end status of MBISTn (where n = 51:20) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 19 MBESW19 | Online end status of MBISTn (where n = 50:19) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 18 MBESW18 | Online end status of MBISTn (where n = 49:18) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 17 MBESW17 | Online end status of MBISTn (where n = 48:17) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 16 MBESW16 | Online end status of MBISTn (where n = 47:16) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 15 MBESW15 | Online end status of MBISTn (where n = 46:15) 0b - MBIST execution still ongoing                               |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                       |
|------------|----------------------------------------------------------------------------------------------------------------|
| 14 MBESW14 | Online end status of MBISTn (where n = 45:14) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 13 MBESW13 | Online end status of MBISTn (where n = 44:13) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 12 MBESW12 | Online end status of MBISTn (where n = 43:12) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 11 MBESW11 | Online end status of MBISTn (where n = 42:11) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 10 MBESW10 | Online end status of MBISTn (where n = 41:10) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 9 MBESW9   | Online end status of MBISTn (where n = 40:9) 0b - MBIST execution still ongoing 1b - MBIST execution finished  |
| 8 MBESW8   | Online end status of MBISTn (where n = 39:8) 0b - MBIST execution still ongoing 1b - MBIST execution finished  |
| 7 MBESW7   | Online end status of MBISTn (where n = 38:7) 0b - MBIST execution still ongoing 1b - MBIST execution finished  |
| 6 MBESW6   | Online end status of MBISTn (where n = 37:6) 0b - MBIST execution still ongoing 1b - MBIST execution finished  |
| 5 MBESW5   | Online end status of MBISTn (where n = 36:5) 0b - MBIST execution still ongoing                                |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                      |
|----------|---------------------------------------------------------------------------------------------------------------|
|          | 1b - MBIST execution finished                                                                                 |
| 4 MBESW4 | Online end status of MBISTn (where n = 35:4) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 3 MBESW3 | Online end status of MBISTn (where n = 34:3) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 2 MBESW2 | Online end status of MBISTn (where n = 33:2) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 1 MBESW1 | Online end status of MBISTn (where n = 32:1) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 0 MBESW0 | Online end status of MBISTn (where n = 31:0) 0b - MBIST execution still ongoing 1b - MBIST execution finished |

## 72.8.20 STCU2 Online MBIST End Flag (MBESW1)

## Offset

| Register   | Offset   |
|------------|----------|
| MBESW1     | 150h     |

## Function

This register includes the End Flag related to the execution of the selected online MBIST in the range 63:32.

The size of the register depends on the number of BISTed RAMs/ROMs.

The content of this register is initialized to its reset value when RUNSW[RUNSW] is set to 1.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | MBES W63 | MBES W62 | MBES W61 | MBES W60 | MBES W59 | MBES W58 | MBES W57 | MBES W56 | MBES W55 | MBES W54 | MBES W53 | MBES W52 | MBES W51 | MBES W50 | MBES W49 | MBES W48 |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | MBES W47 | MBES W46 | MBES W45 | MBES W44 | MBES W43 | MBES W42 | MBES W41 | MBES W40 | MBES W39 | MBES W38 | MBES W37 | MBES W36 | MBES W35 | MBES W34 | MBES W33 | MBES W32 |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field      | Function                                                                                                       |
|------------|----------------------------------------------------------------------------------------------------------------|
| 31 MBESW63 | Online end status of MBISTn (where n = 94:63) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 30 MBESW62 | Online end status of MBISTn (where n = 93:62) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 29 MBESW61 | Online end status of MBISTn (where n = 92:61) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 28 MBESW60 | Online end status of MBISTn (where n = 91:60) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 27 MBESW59 | Online end status of MBISTn (where n = 90:59) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 26 MBESW58 | Online end status of MBISTn (where n = 89:58) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 25 MBESW57 | Online end status of MBISTn (where n = 88:57) 0b - MBIST execution still ongoing                               |

Table continues on the next page...

Self-Test Control Unit (STCU2)

## Table continued from the previous page...

| Field      | Function                                                                                                       |
|------------|----------------------------------------------------------------------------------------------------------------|
| 24 MBESW56 | Online end status of MBISTn (where n = 87:56) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 23 MBESW55 | Online end status of MBISTn (where n = 86:55) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 22 MBESW54 | Online end status of MBISTn (where n = 85:54) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 21 MBESW53 | Online end status of MBISTn (where n = 84:53) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 20 MBESW52 | Online end status of MBISTn (where n = 83:52) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 19 MBESW51 | Online end status of MBISTn (where n = 82:51) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 18 MBESW50 | Online end status of MBISTn (where n = 81:50) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 17 MBESW49 | Online end status of MBISTn (where n = 80:49) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 16 MBESW48 | Online end status of MBISTn (where n = 79:48) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 15 MBESW47 | Online end status of MBISTn (where n = 78:47) 0b - MBIST execution still ongoing                               |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                       |
|------------|----------------------------------------------------------------------------------------------------------------|
| 14 MBESW46 | Online end status of MBISTn (where n = 77:46) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 13 MBESW45 | Online end status of MBISTn (where n = 76:45) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 12 MBESW44 | Online end status of MBISTn (where n = 75:44) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 11 MBESW43 | Online end status of MBISTn (where n = 74:43) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 10 MBESW42 | Online end status of MBISTn (where n = 73:42) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 9 MBESW41  | Online end status of MBISTn (where n = 72:41) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 8 MBESW40  | Online end status of MBISTn (where n = 71:40) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 7 MBESW39  | Online end status of MBISTn (where n = 70:39) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 6 MBESW38  | Online end status of MBISTn (where n = 69:38) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 5 MBESW37  | Online end status of MBISTn (where n = 68:37) 0b - MBIST execution still ongoing                               |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                       |
|-----------|----------------------------------------------------------------------------------------------------------------|
|           | 1b - MBIST execution finished                                                                                  |
| 4 MBESW36 | Online end status of MBISTn (where n = 67:36) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 3 MBESW35 | Online end status of MBISTn (where n = 66:35) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 2 MBESW34 | Online end status of MBISTn (where n = 65:34) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 1 MBESW33 | Online end status of MBISTn (where n = 64:33) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 0 MBESW32 | Online end status of MBISTn (where n = 63:32) 0b - MBIST execution still ongoing 1b - MBIST execution finished |

## 72.8.21 STCU2 Online MBIST End Flag (MBESW2)

## Offset

| Register   | Offset   |
|------------|----------|
| MBESW2     | 154h     |

## Function

This register includes the End Flag related to the execution of the selected online MBIST in the range 95:64.

The size of the register depends on the number of BISTed RAMs/ROMs.

The content of this register is initialized to its reset value when RUNSW[RUNSW] is set to 1.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | MBES W95 | MBES W94 | MBES W93 | MBES W92 | MBES W91 | MBES W90 | MBES W89 | MBES W88 | MBES W87 | MBES W86 | MBES W85 | MBES W84 | MBES W83 | MBES W82 | MBES W81 | MBES W80 |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | MBES W79 | MBES W78 | MBES W77 | MBES W76 | MBES W75 | MBES W74 | MBES W73 | MBES W72 | MBES W71 | MBES W70 | MBES W69 | MBES W68 | MBES W67 | MBES W66 | MBES W65 | MBES W64 |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field      | Function                                                                                                        |
|------------|-----------------------------------------------------------------------------------------------------------------|
| 31 MBESW95 | Online end status of MBISTn (where n = 126:95) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 30 MBESW94 | Online end status of MBISTn (where n = 125:94) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 29 MBESW93 | Online end status of MBISTn (where n = 124:93) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 28 MBESW92 | Online end status of MBISTn (where n = 123:92) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 27 MBESW91 | Online end status of MBISTn (where n = 122:91) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 26 MBESW90 | Online end status of MBISTn (where n = 121:90) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 25 MBESW89 | Online end status of MBISTn (where n = 120:89) 0b - MBIST execution still ongoing                               |

Table continues on the next page...

Self-Test Control Unit (STCU2)

## Table continued from the previous page...

| Field      | Function                                                                                                        |
|------------|-----------------------------------------------------------------------------------------------------------------|
| 24 MBESW88 | Online end status of MBISTn (where n = 119:88) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 23 MBESW87 | Online end status of MBISTn (where n = 118:87) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 22 MBESW86 | Online end status of MBISTn (where n = 117:86) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 21 MBESW85 | Online end status of MBISTn (where n = 116:85) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 20 MBESW84 | Online end status of MBISTn (where n = 115:84) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 19 MBESW83 | Online end status of MBISTn (where n = 114:83) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 18 MBESW82 | Online end status of MBISTn (where n = 113:82) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 17 MBESW81 | Online end status of MBISTn (where n = 112:81) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 16 MBESW80 | Online end status of MBISTn (where n = 111:80) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 15 MBESW79 | Online end status of MBISTn (where n = 110:79) 0b - MBIST execution still ongoing                               |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                        |
|------------|-----------------------------------------------------------------------------------------------------------------|
| 14 MBESW78 | Online end status of MBISTn (where n = 109:78) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 13 MBESW77 | Online end status of MBISTn (where n = 108:77) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 12 MBESW76 | Online end status of MBISTn (where n = 107:76) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 11 MBESW75 | Online end status of MBISTn (where n = 106:75) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 10 MBESW74 | Online end status of MBISTn (where n = 105:74) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 9 MBESW73  | Online end status of MBISTn (where n = 104:73) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 8 MBESW72  | Online end status of MBISTn (where n = 103:72) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 7 MBESW71  | Online end status of MBISTn (where n = 102:71) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 6 MBESW70  | Online end status of MBISTn (where n = 101:70) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 5 MBESW69  | Online end status of MBISTn (where n = 100:69) 0b - MBIST execution still ongoing                               |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                       |
|-----------|----------------------------------------------------------------------------------------------------------------|
|           | 1b - MBIST execution finished                                                                                  |
| 4 MBESW68 | Online end status of MBISTn (where n = 99:68) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 3 MBESW67 | Online end status of MBISTn (where n = 98:67) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 2 MBESW66 | Online end status of MBISTn (where n = 97:66) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 1 MBESW65 | Online end status of MBISTn (where n = 96:65) 0b - MBIST execution still ongoing 1b - MBIST execution finished |
| 0 MBESW64 | Online end status of MBISTn (where n = 95:64) 0b - MBIST execution still ongoing 1b - MBIST execution finished |

## 72.8.22 STCU2 Online MBIST End Flag (MBESW3)

## Offset

| Register   | Offset   |
|------------|----------|
| MBESW3     | 158h     |

## Function

This register includes the End Flag related to the execution of the selected online MBIST in the range 96:109.

The size of the register depends on the number of BISTed RAMs/ROMs.

The content of this register is initialized to its reset value when RUNSW[RUNSW] is set to 1.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19       | 18       | 17       | 16       |
|--------|------|------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|----------|----------|----------|----------|
| R      | 0    | 0    | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0        | 0        | 0        | 0        |
| W      |      |      |           |           |           |           |           |           |           |           |           |           |          |          |          |          |
| Reset  | 0    | 0    | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0        | 0        | 0        | 0        |
| Bits   | 15   | 14   | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3        | 2        | 1        | 0        |
| R      | 0    |      | MBES W109 | MBES W108 | MBES W107 | MBES W106 | MBES W105 | MBES W104 | MBES W103 | MBES W102 | MBES W101 | MBES W100 | MBES W99 | MBES W98 | MBES W97 | MBES W96 |
| W      |      |      |           |           |           |           |           |           |           |           |           |           |          |          |          |          |
| Reset  | 0    | 0    | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0        | 0        | 0        | 0        |

## Fields

| Field       | Function                                                                                                         |
|-------------|------------------------------------------------------------------------------------------------------------------|
| 31-14 -     | Reserved                                                                                                         |
| 13-0 MBESWn | Online end status of MBISTn (where n = 109:96). 0b - MBIST execution still ongoing 1b - MBIST execution finished |

## 72.8.23 STCU2 MBIST Unrecoverable FM (MBUFM0)

## Offset

| Register   | Offset   |
|------------|----------|
| MBUFM0     | 18Ch     |

## Function

This register defines the fault mapping, in terms of Unrecoverable or Recoverable fault, of the MBIST in the range 31:0.

The size of the register depends on the number of BISTed RAMs/ROMs.

The R/W fields in this register are readable at any time. You can write to these fields when online self-test phase is active and CFG[WRP] = 0.

## NOTE

The register reset value is chip-specific. See the chip-specific STCU2 information for reset values.

Self-Test Control Unit (STCU2)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R W    | MBUF M31 | MBUF M30 | MBUF M29 | MBUF M28 | MBUF M27 | MBUF M26 | MBUF M25 | MBUF M24 | MBUF M23 | MBUF M22 | MBUF M21 | MBUF M20 | MBUF M19 | MBUF M18 | MBUF M17 | MBUF M16 |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R W    | MBUF M15 | MBUF M14 | MBUF M13 | MBUF M12 | MBUF M11 | MBUF M10 | MBUF M9  | MBUF M8  | MBUF M7  | MBUF M6  | MBUF M5  | MBUF M4  | MBUF M3  | MBUF M2  | MBUF M1  | MBUF M0  |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field      | Function                                                                                                              |
|------------|-----------------------------------------------------------------------------------------------------------------------|
| 31 MBUFM31 | MBUFMn Online end status of MBISTn (where n = 62:31). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 30 MBUFM30 | MBUFMn Online end status of MBISTn (where n = 61:30). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 29 MBUFM29 | MBUFMn Online end status of MBISTn (where n = 60:29). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 28 MBUFM28 | MBUFMn Online end status of MBISTn (where n = 59:28). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 27 MBUFM27 | MBUFMn Online end status of MBISTn (where n = 58:27). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 26 MBUFM26 | MBUFMn Online end status of MBISTn (where n = 57:26).                                                                 |

Table continues on the next page...

Self-Test Control Unit (STCU2)

## Table continued from the previous page...

| Field      | Function                                                                                                              |
|------------|-----------------------------------------------------------------------------------------------------------------------|
| 25 MBUFM25 | MBUFMn Online end status of MBISTn (where n = 56:25). 0b - Recoverable fault mapping                                  |
| 24 MBUFM24 | MBUFMn Online end status of MBISTn (where n = 55:24). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 23 MBUFM23 | MBUFMn Online end status of MBISTn (where n = 54:23). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 22 MBUFM22 | MBUFMn Online end status of MBISTn (where n = 53:22). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 21 MBUFM21 | MBUFMn Online end status of MBISTn (where n = 52:21). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 20 MBUFM20 | MBUFMn Online end status of MBISTn (where n = 51:20). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 19 MBUFM19 | MBUFMn Online end status of MBISTn (where n = 50:19). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 18         | MBUFMn                                                                                                                |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                              |
|------------|-----------------------------------------------------------------------------------------------------------------------|
| MBUFM18    | Online end status of MBISTn (where n = 49:18). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping        |
| 17 MBUFM17 | MBUFMn Online end status of MBISTn (where n = 48:17). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 16 MBUFM16 | MBUFMn Online end status of MBISTn (where n = 47:16). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 15 MBUFM15 | MBUFMn Online end status of MBISTn (where n = 46:15). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 14 MBUFM14 | MBUFMn Online end status of MBISTn (where n = 45:14). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 13 MBUFM13 | MBUFMn Online end status of MBISTn (where n = 44:13). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 12 MBUFM12 | MBUFMn Online end status of MBISTn (where n = 43:12). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 11 MBUFM11 | MBUFMn Online end status of MBISTn (where n = 42:11). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                              |
|------------|-----------------------------------------------------------------------------------------------------------------------|
| 10 MBUFM10 | MBUFMn Online end status of MBISTn (where n = 41:10). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 9 MBUFM9   | MBUFMn Online end status of MBISTn (where n = 40:9). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping  |
| 8 MBUFM8   | MBUFMn Online end status of MBISTn (where n = 39:8). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping  |
| 7 MBUFM7   | MBUFMn Online end status of MBISTn (where n = 38:7). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping  |
| 6 MBUFM6   | MBUFMn Online end status of MBISTn (where n = 37:6). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping  |
| 5 MBUFM5   | MBUFMn Online end status of MBISTn (where n = 36:5). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping  |
| 4 MBUFM4   | MBUFMn Online end status of MBISTn (where n = 35:4). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping  |
| 3 MBUFM3   | MBUFMn Online end status of MBISTn (where n = 34:3). 0b - Recoverable fault mapping                                   |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                             |
|----------|----------------------------------------------------------------------------------------------------------------------|
|          | 1b - Unrecoverable fault mapping                                                                                     |
| 2 MBUFM2 | MBUFMn Online end status of MBISTn (where n = 33:2). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 1 MBUFM1 | MBUFMn Online end status of MBISTn (where n = 32:1). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 0 MBUFM0 | MBUFMn Online end status of MBISTn (where n = 31:0). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |

## 72.8.24 STCU2 MBIST Unrecoverable FM (MBUFM1)

## Offset

| Register   | Offset   |
|------------|----------|
| MBUFM1     | 190h     |

## Function

This register defines the fault mapping, in terms of Unrecoverable or Recoverable fault, of the MBIST in the range 63:32.

The size of the register depends on the number of BISTed RAMs/ROMs.

The R/W fields in this register are readable at any time. You can write to these fields when online self-test phase is active and CFG[WRP] = 0.

## NOTE

The register reset value is chip-specific. See the chip-specific STCU2 information for reset values.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R W    | MBUF M63 | MBUF M62 | MBUF M61 | MBUF M60 | MBUF M59 | MBUF M58 | MBUF M57 | MBUF M56 | MBUF M55 | MBUF M54 | MBUF M53 | MBUF M52 | MBUF M51 | MBUF M50 | MBUF M49 | MBUF M48 |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R W    | MBUF M47 | MBUF M46 | MBUF M45 | MBUF M44 | MBUF M43 | MBUF M42 | MBUF M41 | MBUF M40 | MBUF M39 | MBUF M38 | MBUF M37 | MBUF M36 | MBUF M35 | MBUF M34 | MBUF M33 | MBUF M32 |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field      | Function                                                                                                              |
|------------|-----------------------------------------------------------------------------------------------------------------------|
| 31 MBUFM63 | MBUFMn Online end status of MBISTn (where n = 94:63). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 30 MBUFM62 | MBUFMn Online end status of MBISTn (where n = 93:62). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 29 MBUFM61 | MBUFMn Online end status of MBISTn (where n = 92:61). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 28 MBUFM60 | MBUFMn Online end status of MBISTn (where n = 91:60). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 27 MBUFM59 | MBUFMn Online end status of MBISTn (where n = 90:59). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 26 MBUFM58 | MBUFMn Online end status of MBISTn (where n = 89:58).                                                                 |

Table continues on the next page...

Self-Test Control Unit (STCU2)

## Table continued from the previous page...

| Field      | Function                                                                                                              |
|------------|-----------------------------------------------------------------------------------------------------------------------|
| 25 MBUFM57 | MBUFMn Online end status of MBISTn (where n = 88:57). 0b - Recoverable fault mapping                                  |
| 24 MBUFM56 | MBUFMn Online end status of MBISTn (where n = 87:56). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 23 MBUFM55 | MBUFMn Online end status of MBISTn (where n = 86:55). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 22 MBUFM54 | MBUFMn Online end status of MBISTn (where n = 85:54). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 21 MBUFM53 | MBUFMn Online end status of MBISTn (where n = 84:53). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 20 MBUFM52 | MBUFMn Online end status of MBISTn (where n = 83:52). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 19 MBUFM51 | MBUFMn Online end status of MBISTn (where n = 82:51). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 18         | MBUFMn                                                                                                                |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                              |
|------------|-----------------------------------------------------------------------------------------------------------------------|
| MBUFM50    | Online end status of MBISTn (where n = 81:50). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping        |
| 17 MBUFM49 | MBUFMn Online end status of MBISTn (where n = 80:49). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 16 MBUFM48 | MBUFMn Online end status of MBISTn (where n = 79:48). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 15 MBUFM47 | MBUFMn Online end status of MBISTn (where n = 78:47). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 14 MBUFM46 | MBUFMn Online end status of MBISTn (where n = 77:46). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 13 MBUFM45 | MBUFMn Online end status of MBISTn (where n = 76:45). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 12 MBUFM44 | MBUFMn Online end status of MBISTn (where n = 75:44). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 11 MBUFM43 | MBUFMn Online end status of MBISTn (where n = 74:43). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                              |
|------------|-----------------------------------------------------------------------------------------------------------------------|
| 10 MBUFM42 | MBUFMn Online end status of MBISTn (where n = 73:42). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 9 MBUFM41  | MBUFMn Online end status of MBISTn (where n = 72:41). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 8 MBUFM40  | MBUFMn Online end status of MBISTn (where n = 71:40). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 7 MBUFM39  | MBUFMn Online end status of MBISTn (where n = 70:39). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 6 MBUFM38  | MBUFMn Online end status of MBISTn (where n = 69:38). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 5 MBUFM37  | MBUFMn Online end status of MBISTn (where n = 68:37). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 4 MBUFM36  | MBUFMn Online end status of MBISTn (where n = 67:36). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 3 MBUFM35  | MBUFMn Online end status of MBISTn (where n = 66:35). 0b - Recoverable fault mapping                                  |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                              |
|-----------|-----------------------------------------------------------------------------------------------------------------------|
|           | 1b - Unrecoverable fault mapping                                                                                      |
| 2 MBUFM34 | MBUFMn Online end status of MBISTn (where n = 65:34). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 1 MBUFM33 | MBUFMn Online end status of MBISTn (where n = 64:33). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 0 MBUFM32 | MBUFMn Online end status of MBISTn (where n = 63:32). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |

## 72.8.25 STCU2 MBIST Unrecoverable FM (MBUFM2)

## Offset

| Register   | Offset   |
|------------|----------|
| MBUFM2     | 194h     |

## Function

This register defines the fault mapping, in terms of Unrecoverable or Recoverable fault, of the MBIST in the range 95:64.

The size of the register depends on the number of BISTed RAMs/ROMs.

The R/W fields in this register are readable at any time. You can write to these fields when online self-test phase is active and CFG[WRP] = 0.

## NOTE

The register reset value is chip-specific. See the chip-specific STCU2 information for reset values.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R W    | MBUF M95 | MBUF M94 | MBUF M93 | MBUF M92 | MBUF M91 | MBUF M90 | MBUF M89 | MBUF M88 | MBUF M87 | MBUF M86 | MBUF M85 | MBUF M84 | MBUF M83 | MBUF M82 | MBUF M81 | MBUF M80 |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R W    | MBUF M79 | MBUF M78 | MBUF M77 | MBUF M76 | MBUF M75 | MBUF M74 | MBUF M73 | MBUF M72 | MBUF M71 | MBUF M70 | MBUF M69 | MBUF M68 | MBUF M67 | MBUF M66 | MBUF M65 | MBUF M64 |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field      | Function                                                                                                               |
|------------|------------------------------------------------------------------------------------------------------------------------|
| 31 MBUFM95 | MBUFMn Online end status of MBISTn (where n = 126:95). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 30 MBUFM94 | MBUFMn Online end status of MBISTn (where n = 125:94). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 29 MBUFM93 | MBUFMn Online end status of MBISTn (where n = 124:93). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 28 MBUFM92 | MBUFMn Online end status of MBISTn (where n = 123:92). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 27 MBUFM91 | MBUFMn Online end status of MBISTn (where n = 122:91). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 26 MBUFM90 | MBUFMn Online end status of MBISTn (where n = 121:90).                                                                 |

Table continues on the next page...

Self-Test Control Unit (STCU2)

## Table continued from the previous page...

| Field      | Function                                                                                                               |
|------------|------------------------------------------------------------------------------------------------------------------------|
| 25 MBUFM89 | MBUFMn Online end status of MBISTn (where n = 120:89). 0b - Recoverable fault mapping                                  |
| 24 MBUFM88 | MBUFMn Online end status of MBISTn (where n = 119:88). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 23 MBUFM87 | MBUFMn Online end status of MBISTn (where n = 118:87). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 22 MBUFM86 | MBUFMn Online end status of MBISTn (where n = 117:86). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 21 MBUFM85 | MBUFMn Online end status of MBISTn (where n = 116:85). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 20 MBUFM84 | MBUFMn Online end status of MBISTn (where n = 115:84). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 19 MBUFM83 | MBUFMn Online end status of MBISTn (where n = 114:83). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 18         | MBUFMn                                                                                                                 |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                               |
|------------|------------------------------------------------------------------------------------------------------------------------|
| MBUFM82    | Online end status of MBISTn (where n = 113:82). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping        |
| 17 MBUFM81 | MBUFMn Online end status of MBISTn (where n = 112:81). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 16 MBUFM80 | MBUFMn Online end status of MBISTn (where n = 111:80). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 15 MBUFM79 | MBUFMn Online end status of MBISTn (where n = 110:79). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 14 MBUFM78 | MBUFMn Online end status of MBISTn (where n = 109:78). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 13 MBUFM77 | MBUFMn Online end status of MBISTn (where n = 108:77). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 12 MBUFM76 | MBUFMn Online end status of MBISTn (where n = 107:76). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 11 MBUFM75 | MBUFMn Online end status of MBISTn (where n = 106:75). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                               |
|------------|------------------------------------------------------------------------------------------------------------------------|
| 10 MBUFM74 | MBUFMn Online end status of MBISTn (where n = 105:74). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 9 MBUFM73  | MBUFMn Online end status of MBISTn (where n = 104:73). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 8 MBUFM72  | MBUFMn Online end status of MBISTn (where n = 103:72). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 7 MBUFM71  | MBUFMn Online end status of MBISTn (where n = 102:71). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 6 MBUFM70  | MBUFMn Online end status of MBISTn (where n = 101:70). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 5 MBUFM69  | MBUFMn Online end status of MBISTn (where n = 100:69). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 4 MBUFM68  | MBUFMn Online end status of MBISTn (where n = 99:68). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping  |
| 3 MBUFM67  | MBUFMn Online end status of MBISTn (where n = 98:67). 0b - Recoverable fault mapping                                   |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                              |
|-----------|-----------------------------------------------------------------------------------------------------------------------|
|           | 1b - Unrecoverable fault mapping                                                                                      |
| 2 MBUFM66 | MBUFMn Online end status of MBISTn (where n = 97:66). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 1 MBUFM65 | MBUFMn Online end status of MBISTn (where n = 96:65). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |
| 0 MBUFM64 | MBUFMn Online end status of MBISTn (where n = 95:64). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |

## 72.8.26 STCU2 MBIST Unrecoverable FM (MBUFM3)

## Offset

| Register   | Offset   |
|------------|----------|
| MBUFM3     | 198h     |

## Function

This register defines the fault mapping, in terms of UF or RF, of the MBIST in the range 96:109

The size of the register depends on the number of BISTed RAMs/ROMs.

The R/W fields in this register are readable at any time. You can write to these fields when online self-test phase is active and CFG[WRP] = 0.

## Diagram

<!-- image -->

## Fields

| Field       | Function                                                                                                              |
|-------------|-----------------------------------------------------------------------------------------------------------------------|
| 31-14 -     | Reserved                                                                                                              |
| 13-0 MBUFMn | MBESW Online end status of MBISTn (where n = 109:96). 0b - Recoverable fault mapping 1b - Unrecoverable fault mapping |

## 72.8.27 STCU2 LBIST Control (LB\_CTRL0 - LB\_CTRL59)

## Offset

For a = 0 to 59:

| Register   | Offset           |
|------------|------------------|
| LB_CTRLa   | 200h + (a  40h) |

## Function

This register defines the control setting of each LBIST controller.

The R/W fields in this register are readable at any time. You can write to these fields when online self-test phase is active and CFG[WRP] = 0.

Self-Test Control Unit (STCU2)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28    | 27      | 26      | 25      | 24      | 23        | 22        | 21    | 20        | 19        | 18   | 17   | 16   |
|--------|----------|----------|----------|-------|---------|---------|---------|---------|-----------|-----------|-------|-----------|-----------|------|------|------|
| R      | CSM      | PTR W    | PTR W    | PTR W | PTR W   | PTR W   | PTR W   | PTR W   | PTR W     | PTR W     | PTR W | Reserv ed | Reserv ed | SHS  | SHS  | SHS  |
| Reset  | 0        | 0        | 0        | 0     | 0       | 0       | 0       | 0       | 0         | 0         | 0     | 0         | 0         | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12    | 11      | 10      | 9       | 8       | 7         | 6         | 5     | 4         | 3         | 2    | 1    | 0    |
| R W    | SCEN_OFF | SCEN_OFF | SCEN_OFF |       | SCEN_ON | SCEN_ON | SCEN_ON | SCEN_ON | Reserv ed | Reserv ed | CWS   | CWS       | CWS       | CWS  | CWS  | CWS  |
| Reset  | 0        | 0        | 0        | 0     | 0       | 0       | 0       | 0       | 0         | 0         | 0     | 0         | 0         | 0    | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 CSM    | Concurrent/sequential mode The next LBIST is scheduled concurrently to the current one if the CSM bit is set to 1; otherwise, it is scheduled sequentially to the completion of the current LBIST execution. 0b - Sequential mode 1b - Concurrent mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 30-21 PTR | Next LBIST or MBIST pointer PTR defines the logical pointer to the next LBIST or MBIST to be scheduled. The next LBIST or MBIST is scheduled concurrently to the current one if the CSMbit is set to 1, otherwise it is scheduled sequentially to the completion of the current LBIST execution. In case of NIL pointer, the CSMbit has to be set Sequential (0) to define this is the end of the list. The self-testing procedure stops after the last BIST in the configuration chain is complete. See BIST scheduling for details. 0h to (3Ch - 1): pointer to NLBIST-1 00000080h to (00000080h + 06Eh - 1): pointer to MBIST 3FFh: pointer to NIL. No BIST execution. others: invalid pointer => an error is set into the STCU2 Error (ERR_STAT). |
| 20 -      | Reserved This reserved field is writable but do not write any value to it other than its reset value NOTE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 19 -      | Reserved This reserved field is writable but do not write any value to it other than its reset value NOTE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 18-16 SHS | Shift speed SHS defines the shift speed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |

Table continues on the next page...

Self-Test Control Unit (STCU2)

Table continued from the previous page...

| Field          | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                | 000b - Shift at full rate (BIST clock). 001b - Shift at 1/2 rate (BIST clock). 010b - Shift at 1/3 rate (BIST clock). 011b - Shift at 1/4 rate (BIST clock). 100b - Shift at 1/5 rate (BIST clock). 101b - Shift at 1/6 rate (BIST clock). 110b - Shift at 1/7 rate (BIST clock). 111b - Shift at 1/8 rate (BIST clock).                                                                                                                                                                                                                                                          |
| 15-12 SCEN_OFF | Scan enable OFF SCEN_OFF information is used to configure the lbist controller hardware to generate off_cycles, delay cycles during the scan enable off transition. SCEN_OFF must be programmed to a value >=1. NOTE 0000b - 0 delay cycles 0001b - 1 delay cycle 0010b - 2 delay cycles 0011b - 3 delay cycles 0100b - 4 delay cycles 0101b - 5 delay cycles 0110b - 6 delay cycles 0111b - 7 delay cycles 1000b - 8 delay cycles 1001b - 9 delay cycles 1010b - 10 delay cycles 1011b - 11 delay cycles 1100b - 12 delay cycles 1101b - 13 delay cycles 1110b - 14 delay cycles |
| 11-8 SCEN_ON   | Scan enable ON SCEN_ONinformation is used to configure the lbist controller hardware to generate on_cycles, delay cycles during the scan enable on transition,                                                                                                                                                                                                                                                                                                                                                                                                                    |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | SCEN_ON delay register value must be programmed to a value >=1 NOTE 0000b - 0 delay cycles 0001b - 1 delay cycle 0010b - 2 delay cycles 0011b - 3 delay cycles 0100b - 4 delay cycles 0101b - 5 delay cycles 0110b - 6 delay cycles 0111b - 7 delay cycles 1000b - 8 delay cycles 1001b - 9 delay cycles 1010b - 10 delay cycles 1011b - 11 delay cycles 1100b - 12 delay cycles 1101b - 13 delay cycles 1110b - 14 delay cycles                                                                                                                         |
| 7 -     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| 6 -     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| 5-0 CWS | Capture window size CWS defines the capture window size. 00_0000b - Illegal 00_0001b - Controller waits 1 shift cycle for capture to finish. 00_0010b - Controller waits 2 shift cycles for capture to finish. 00_0011b - Controller waits 3 shift cycles for capture to finish. 00_0100b - Controller waits 4 shift cycles for capture to finish. 00_0101b - Controller waits 5 shift cycles for capture to finish. 00_0110b - Controller waits 6 shift cycles for capture to finish. 00_0111b - Controller waits 7 shift cycles for capture to finish. |

## 72.8.28 STCU2 LBIST PC Stop (LB\_PCS0 - LB\_PCS59)

## Offset

For a = 0 to 59:

| Register   | Offset           |
|------------|------------------|
| LB_PCSa    | 204h + (a  40h) |

## Function

This register defines the pattern counter stop of each LBIST controller.

The R/W fields in this register are readable at any time. You can write to these fields when online self-test phase is active and CFG[WRP] = 0.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      | PCS  | PCS  | PCS  | PCS  | PCS  | PCS  | PCS  | PCS  | PCS  | PCS  |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      | PCS  | PCS  | PCS  | PCS  | PCS  | PCS  | PCS  | PCS  | PCS  | PCS  | PCS  | PCS  | PCS  | PCS  | PCS  | PCS  |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                         |
|---------|------------------------------------------------------------------|
| 31-26   | Reserved                                                         |
| 25-0    | PCS                                                              |
| PCS     | Pattern counter stop PCS defines the pattern counter stop value. |

## 72.8.29 STCU2 Online LBIST MISR Expected Low (LB\_MISRELSW0 - LB\_MISRELSW59)

## Offset

For a = 0 to 59:

| Register     | Offset           |
|--------------|------------------|
| LB_MISRELSWa | 220h + (a  40h) |

## Function

This register defines bits 32 of the expected MISR of the online LBIST controller.

The size of the register depends on the number of MISR bits of the related LBIST. .

The R/W fields in this register are readable at any time. You can write to these fields when online self-test phase is active and CFG[WRP] = 0.

## Diagram

<!-- image -->

## Fields

| Field    | Function                                         |
|----------|--------------------------------------------------|
| 31-0     | Online MISR expected low bits                    |
| MISRESWx | This field defines 32 bits of the expected MISR. |

## 72.8.30 STCU2 Online LBIST MISR Expected High (LB\_MISREHSW0 - LB\_MISREHSW59)

## Offset

For a = 0 to 59:

| Register     | Offset           |
|--------------|------------------|
| LB_MISREHSWa | 224h + (a  40h) |

## Function

The size of the register depends on the number of MISR bits of the related LBIST. .

The R/W fields in this register are readable at any time. You can write to these fields when online self-test phase is active and CFG[WRP] = 0.

Self-Test Control Unit (STCU2)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|----------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | MISRESWx |      |      |      |      |      |      |      |      |
| Reset   | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1        | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | MISRESWx |      |      |      |      |      |      |      |      |
| W Reset | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1        | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1    |

## Fields

| Field    | Function                                             |
|----------|------------------------------------------------------|
| 31-0     | Online MISR Expected High Bits                       |
| MISRESWx | This field defines the 32 bits of the expected MISR. |

## 72.8.31 STCU2 Online LBIST MISR Read Low (LB\_MISRRLSW0 - LB\_MISRRLSW59)

## Offset

For a = 0 to 59:

| Register     | Offset           |
|--------------|------------------|
| LB_MISRRLSWa | 228h + (a  40h) |

## Function

This register reports 32 bits of the MISR obtained at the end of the online LBIST controller execution.

The size of the register depends on the number of MISR bits of the related LBIST. .

The content of this register is initialized to its reset value reset value when RUNSW[RUNSW] is set to 1.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

Self-Test Control Unit (STCU2)

## Fields

| Field    | Function                 |
|----------|--------------------------|
| 31-0     | MISRRSWx                 |
| MISRRSWx | Online MISR Read Low Bin |

## 72.8.32 STCU2 Online LBIST MISR Read High (LB\_MISRRHSW0 - LB\_MISRRHSW59)

## Offset

For a = 0 to 59:

| Register     | Offset           |
|--------------|------------------|
| LB_MISRRHSWa | 22Ch + (a  40h) |

## Function

The size of the register depends on the number of MISR bits of the related LBIST. .

The content of this register is initialized to its reset value reset value when RUNSW[RUNSW] is set to 1.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx | MISRRSWx |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field    | Function                   |
|----------|----------------------------|
| 31-0     | MISRRSWx                   |
| MISRRSWx | Online MISR Read High Bits |

Self-Test Control Unit (STCU2)

## 72.8.33 STCU2 Algorithm Select (ALGOSEL)

## Offset

| Register   | Offset   |
|------------|----------|
| ALGOSEL    | 2200h    |

## Function

This is a 32-bit register intended to be programmed by the user to select algorithms to be run on BIST. See the chip-specific STCU2 information for details of this register.

## Diagram

<!-- image -->

## Fields

| Field    | Function         |
|----------|------------------|
| 31-0     | Algorithm Select |
| ALGOSELn |                  |

## 72.8.34 STCU2 MBIST Stagger (STGGR)

## Offset

| Register   | Offset   |
|------------|----------|
| STGGR      | 220Ch    |

## Function

This register allows one to program number of clock cycles between execution of one BIST and the next one.

Self-Test Control Unit (STCU2)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                        |
|---------|---------------------------------------------------------------------------------|
| 31-0    | STAG                                                                            |
| STAG    | Number of STCU2 CORE_CLK cycles between execution of one BIST and the next one. |

## 72.8.35 STCU2 BIST Start (BSTART)

## Offset

| Register   | Offset   |
|------------|----------|
| BSTART     | 2210h    |

## Function

This is a 32-bit register intended to be programmed by the user to run BISTs with different configuration.

## Diagram

<!-- image -->

Self-Test Control Unit (STCU2)

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                        |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 CLKEN   | Clock enable If set, it enables the clocks for the BISTs otherwise clock will remain disabled.                                                                                                                                                                                                                                                                                                  |
| 30-5 -     | Reserved                                                                                                                                                                                                                                                                                                                                                                                        |
| 4 BSR      | BIST Status Reset Setting this bit causes result and status information captured from MBIST run to be reset.                                                                                                                                                                                                                                                                                    |
| 3 -        | Reserved                                                                                                                                                                                                                                                                                                                                                                                        |
| 2-0 BSTART | 000b - NOP (reset value) 001b - Run the selected BISTs without programming them first. 010b - Reserved 011b - Reserved 100b - Program BISTs only, but do not start them. This enables different BISTs to be programmed with different algorithms before all the selected BISTs are started by setting BSTART value to 001. 101b - Program BISTs and start them. 110b - Reserved 111b - Reserved |

## 72.8.36 STCU2 MBIST Control (MB\_CTRL0 - MB\_CTRL109)

## Offset

For a = 0 to 109:

| Register   | Offset           |
|------------|------------------|
| MB_CTRLa   | 2214h + (a  4h) |

## Function

The MB\_CTRL register defines the control setting of MBIST controller.

The R/W fields in this register are readable at any time. You can write to these fields when online self-test phase is active and CFG[WRP] = 0.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | CSM  | PTR  | PTR  | PTR  | PTR  | PTR  | PTR  | PTR  | PTR  | PTR  | PTR  |      |      | 0    | 0    | 0    |
| W      | CSM  |      |      |      |      |      |      |      |      |      |      | BSEL |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 CSM    | CSM Concurrent/sequential mode 0b - Sequential mode 1b - Concurrent mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 30-21 PTR | PTR Next LBIST or MBIST pointer PTR defines the logical pointer to the next LBIST or MBIST to be scheduled. The next LBIST or MBIST is scheduled concurrently to the current one if the CSMbit is set to 1; otherwise it is scheduled sequentially to the completion of the current MBIST execution. In case of NIL pointer the CSM bit must be set Sequential (0) to define this is the end of the list. The self-testing procedure stops after the last BIST in the configuration chain is complete. See BIST scheduling for details. If the pointer is invalid and MBIST is scheduled to run concurrently than this invalid scenario is handled by watchdog timeout feature and corresponding watchdog timeout status bit will be updated in ERR_STAT[WDTOSW]. In this particular case ERR_STAT[INVPSW] will not be set. NOTE 0h to (3Ch - 1): pointer to LBIST 00000080h to (00000080h + 06Eh - 1): pointer to MBIST 3FFh: pointer to NIL. No next BIST execution. others: invalid pointer => an error is set into the STCU2 Error (ERR_STAT). |
| 20 BSEL   | BSEL BIST Select 0b - Selected BIST is not selected for execution. 1b - Selected BIST is selected for execution.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |

Table continues on the next page...

Self-Test Control Unit (STCU2)

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 19-0    | Reserved   |

## 72.9 Functional description

## 72.9.1 FSM description

The module has three state machines that work together: Master State Machine, Loader/Shifter State Machine, and the Watchdog State Machine. Basically the Master State Machine is the core unit of the STCU2 module. It coordinates all the self-test operations and the other state machines. The Loader/Shifter State Machine is used to program the MBIST and the LBIST parameters and to retrieve the related results depending on the parameters stored into the STCU2 registers and under the control of the Master State Machine. The Watchdog State Machine evaluates all the schedule time for MBIST and LBIST and the time-out in case of wrong STCU2 programming.

## 72.9.2 BIST scheduling

STCU2 is designed to program the parallel/serial execution of the MBIST or LBIST depending on the power, timing, and coverage constraints.

The mechanism used to provide this flexibility is a linked list of BIST descriptors where the starting pointer is defined in CFG[PTR]. The first LBIST is mapped on 0, the second on 1, and so on. A BIST descriptor identifies a LBIST or MBIST via an index that is associated with its control register (STCU2 LBIST Control (LB\_CTRL0 - LB\_CTRL59) or STCU2 MBIST Control (MB\_CTRL0 - MB\_CTRL109)). The first MBIST is mapped on (00000080h + 0), the second on (00000080h + 1), and so on. The additional pointers of the linked list are in LB\_CTRLn[PTR] for LBIST n (where n is the selected LBIST) and MB\_CTRLm[PTR] for MBIST m (where m is the selected MBIST) and must be populated depending on the selected run sequence. The additional fields LB\_CTRL[CSM] and MB\_CTRL[CSM] provide the flexibility to run concurrently or sequentially the chosen set of the LBIST or MBIST or to close the linked list by setting the NIL pointer.

## 72.9.3 ABORT management

The STCU2 module provides online self test execution abort. When the abort is detected, the online self test operation stops running and the status of the currently running MBIST or LBIST is saved into the related registers to provide intermediate results that might be useful in case of debug or in case of concurrent run.

## 72.9.3.1 Hardware ABORT management

The STCU2 enters the hardware abort condition as a consequence of a functional reset which causes self test execution to abort.

When hardware abort is detected the bit ABORTHW of the ERR\_STAT register is set. This flag allows the software to diagnose what has happened during the online self test execution run.

## 72.9.4 FCCU interface

The FCCU interface is the hardware flag mechanism towards the system, to indicate the occurrence of an Unrecoverable fault and/or a Recoverable fault failure during the Self Test sequence. Two independent signals have been used to mitigate the common cause faults.

To diagnose physical defects on the two fault signals, a fault injection mechanism is also provided. In this case, the FCCU interface allows the user application to check the integrity of the UF and RF connection lines between the STCU2 and the FCCU. Refer to the description of FCCU fault injection mechanism to understand how the UF/RF set/clear mechanism works.

## 72.9.5 Watchdogs

The STCU2 implements different watchdogs to ensure that operations are finished in time.

## 72.9.5.1 BIST watchdog timer

The LBIST and MBIST execution time has to be configured as described in STCU2 Watchdog Granularity (WDG), to account for the overall execution time of the self test sequence. In case the selected LBISTs or MBISTs are not yet completed during assigned time, the current LBISTs or MBISTs execution is interrupted and a failure is flagged into ERR\_STAT[WDTOSW] and MBESWx or LBESW.

In case of multiple sequential run in the same online session and the time-out happens in the middle of a sequential run, the next sequential run will be skipped and the execution ends with the current updated status of the registers reported above.

## 72.9.5.2 Register write-access watchdog timer

As explained in the STCU2 SK Code (SKC):

- A key mechanism protects STCU2 registers during the self-test configuration phase by preventing any unwanted access.
- A hardware watchdog timer locks register-write access after a number of STCU2 clock cycles. To refresh the hardware watchdog timer before it times out, write Key1 and Key2 sequences.

AUTOLOCK\_VALUE is the number of STCU2 clock cycles after which the hardware watchdog timer locks register-write access. See the chip-specific STCU2 information for the value of AUTOLOCK\_VALUE.

The hardware watchdog timer is particularly useful in case CFG[WRP] is 0 during the software self-test configuration. In this case, the software application might enable write access to the STCU2 registers.

## 72.10 Use cases and limitations

For details on use cases and limitations, contact NXP sales representative.

## 72.11 Glossary

| BIST       | Built-in self-test                                                  |
|------------|---------------------------------------------------------------------|
| BIST Clock | BIST controller clock corresponding to the specific BIST            |
| CORE_CLK   | Clock specified by the CFG register                                 |
| FSM        | Finite state machine                                                |
| IPS        | Internal peripheral system                                          |
| LBIST      | Logic BIST                                                          |
| MBIST      | Memory BIST                                                         |
| NLBIST     | Number of logic built-in self-test controller                       |
| NMCUT      | Number of memory checked using memory built-in self-test controller |
| RF         | Recoverable faults                                                  |
| UF         | Unrecoverable faults                                                |
| WDG FSM    | Watchdog finite state machine                                       |

Self-Test Control Unit (STCU2)

## Chapter 73 Safety by Software (SBSW)

## 73.1 Overview

The Safety By Software (SBSW) is a module that supports the "safety by software" approach in automotive safety applications.

## 73.1.1 Block diagram

The following figure shows the top-level block diagram of SBSW:

<!-- image -->

The following figure shows the overall structure of the SBSW.

Safety by Software (SBSW)

<!-- image -->

The thin lines represent a single bit or signal, and the thick lines denote multiple-bit entities with names followed by colons and number of bits.

## 73.1.2 Features

SBSW provides a fault detection mechanism to be used by safety-related applications via two distinct safety mechanisms. SBSW monitors the health of an application by performing the following functions:

- It checks application software results by comparing the outcome of redundant computations in a configured manner with respect to both the values and their temporal relationship.
- It monitors the execution process of an application by comparing the application's real-time progress state with the configured expected progress program flow.

## 73.2 Functional description

SBSW has three main functional blocks (or sub-modules):

- SBSW controller
- Array of TMCs
- TMWDPI

## 73.2.1 Submodule sections

## 73.2.1.1 SBSW controller

The SBSW controller includes auxiliary parts of this module, and controls the operation of SBSW sub-modules (Time-monitored comparator (TMC) and TMWDP interface (TMWDPI)), as shown in Figure 594. Some of the functions of the SBSW controller are as follows:

- Provides a locking/unlocking mechanism protecting configuration of the sub-modules.
- Provides the clock signals to the sub-modules.
- Provides aggregated fault outputs from the sub-modules.
- Generates Noncritical fault (NCF) signals for FCCU to react.

SBSW controller protects sensitive configuration data by handling a locking/unlocking protocol. The unlocking mechanism is independent for each SBSW sub-module, using a dedicated register and a separate Finite-state machine (FSM) implementing the protocol. You must unlock the individual sub-module's configuration before modifying it.

## 73.2.1.2 TMC

TMC is an SBSW sub-module that:

- Compares results of two independent application software (SW) instances, SW1 and SW2
- Monitors the comparison timings
- Signals a fault if comparison does not succeed or timing violation occurs

This chip has 32 instances of TMC. Each instance is dedicated to a particular computation comparison. You can enable or disable a TMC instance by using the corresponding TMC\_a\_CONTROL register. The functionality of TMC is illustrated in the following figure:

Safety by Software (SBSW)

Safety by Software (SBSW)

<!-- image -->

There are two essential parts of a TMC:

- Digital comparator
- Timer

## 73.2.1.2.1 Digital comparator

The digital comparator performs a simple digital comparison (greater than, less than, or equal to) or a complex comparison (with distance value) of the values stored in R0 and R1 registers. The digital comparator signals a fault after any of the following cases:

- If the comparison does not succeed. You configure the comparison modes in the respective TMC configuration register by using TMC\_a\_CONFIG[COMPARE\_MODE].
- If you overwrite either of the values programmed in R0 or R1 before the comparison.

You write the SW1 result in R0 by using TMC\_a\_R0[R0], and the SW2 result in R1 by using TMC\_a\_R1[R1].

## NOTE

The core on which SW1 or SW2 executes is irrelevant.

The comparison occurs immediately after both R0 and R1 are written a value to compare. The comparison modes are:

- R0 == R1
- R0 &gt; R1
- R0 &lt; R1
- |R1 - R0|  D, Distance

You program the value for Distance in TMC\_a\_DISTANCE[DISTANCE].

Often, you want to know whether a value (for example, from SW1) is within a certain range with respect to the other value. You can achieve this by comparing a calculation of |R1-R0| with a predefined distance value (D), |R1-R0|  D.

## 73.2.1.2.2 Timer

The TMC monitors the comparisons (discussed in Digital comparator) by using a 32-bit count-down timer. Each TMC instance has its own dedicated timer. The TMC signals a fault if the timer expires without a comparison.

You configure a TMC instance by using TMC\_a\_CONFIG[TIMING\_MODE] to run the corresponding timer in either of the following modes:

##  Watchdog mode:

The timer ensures that comparison occurs periodically within a specified time limit. If it does not, then TMC signals a fault. You specify the time limit in TMC\_a\_TIMEOUT[TIMEOUT].

In this mode, the timer starts decrementing immediately after either of the following events:

- TMC is enabled.
- The comparison is complete (that is, when both R0 and R1 registers are written).

The next comparison shall happen before the timer expires. After the comparison occurs, the timer is loaded again with the timeout value and it starts decrementing again.

##  Window mode:

The timer ensures that R0 and R1 registers are written within a specified time limit. If they are not, then TMC signals a fault. You specify the time limit in TMC\_a\_TIMEOUT[TIMEOUT].

In this mode, the timer starts decrementing when either of the R0 or R1 register is written. The other register must be written before the timer expires.

The following figures illustrate both the modes. The DISABLED state is reachable from any other state (except from COMPARING); these transitions have been omitted for the sake of readability.

<!-- image -->

Safety by Software (SBSW)

Safety by Software (SBSW)

<!-- image -->

See TMC Configuration (TMC\_0\_CONFIG - TMC\_31\_CONFIG) for the configuration registers, which you use to:

- Set the TMC behavior
- Set the TMC timeout value
- Enable a TMC instance

You may read the current value of the timer from TMC Timer (TMC\_0\_TIMER - TMC\_31\_TIMER), and the status of the respective TMC from TMC Fault Status (TMC\_FAULT\_STATUS).

## NOTE

Successive writes in (R0 or R1) registers must be minimum four SAFETY\_IP\_CLK clock cycles apart for proper state transition in design.

## 73.2.1.2.3 Block diagram

The following figure is the top-level block diagram of the TMC array. Individual TMC\_FAULTn signals merge to form the TMC\_FAULT bus. All TMC instances share the TMC\_CLOCK and TMC\_CONFIG\_ENABLE signals.

<!-- image -->

## 73.2.1.2.4 TMC states

You check the state of each TMC by using the corresponding TMC\_a\_STATUS register. Following are the possible states of a TMC:

- Timing: Indicates that the timer is currently running
- Idle: Indicates that the TMC is in an intermediate state-between enabling a TMC, and writing into R0 and R1
- R0 Written: Indicates that R0 is written
- R1 Written: Indicates that R1 is written
- Comparing: Indicates that both R0 and R1 were written and TMC is currently performing a comparison
- Fault: Indicates that TMC has detected a fault

There are four register fields determining the state of running of a TMC (see TMC Status (TMC\_0\_STATUS - TMC\_31\_STATUS)):

- R0\_WRITTEN
- R1\_WRITTEN
- FAULT
- OVERWRITTEN

The mapping between the TMC states and the flags are shown in the table below:

Table 609. TMC state mapping

| Flags      | Flags      | Flags   | States           | States         |
|------------|------------|---------|------------------|----------------|
| R0_Written | R1_Written | Fault   | In Watchdog mode | In Window mode |
| 0          | 0          | 00      | Timing           | Idle           |
| 1          | 0          | 00      | R0 Written       | R0 Written     |
| 0          | 1          | 00      | R1 Written       | R1 Written     |
| 1          | 1          | 00      | Comparing        | Comparing      |
| 0          | 0          | 01      | Fault            | Fault          |

## 73.2.1.2.5 TMC events

The TMC reports a fault on the following events:

- A false comparison fault is detected if the comparison result is not as configured.
- A timeout fault occurs if:
- Both R0 and R1 are not written within the pre-configured time interval.
- One of either R0 or R1 is rewritten before the other one is written.

A TMC reports a fault by asserting the TMC\_FAULTn signal. These fault signals are aggregated by the module into a common status vector and presented to the SBSW controller. The controller is responsible for asserting the NCF signal to FCCU (via the TMC\_FAULT signal). The TMC\_FAULTn signal asserts the appropriate field in TMC\_FAULT\_STATUS[STATUSn] and stops the respective TMC timer. To learn whether the fault that a TMC instance reports is a false comparison or a timeout fault, see the respective field in TMC\_a\_STATUS[FAULT].

If  the  timer value is not configured properly (for example, if you specify a too small value because of design constraints), the timeout fault occurs almost immediately.

Use the following registers to analyze the details of a timeout:

- TMC\_a\_TIMEOUT[TIMEOUT] - To know the timeout value specified for the timer.
- TMC\_a\_TIMER[TIMER] - To know the current value of the timer and to calculate the remaining count before the expiration.

To clear the fault output:

- Disable the corresponding TMC instance.
- Clear the TMC\_a\_STATUS[FAULT] field which restarts the corresponding TMC instance. In this case, the comparator behaves exactly as if it were disabled and enabled immediately without any change in its configuration.

Clearing the fault output also eliminates contribution of the comparator to the TMC\_FAULT signal. The TMC\_FAULT NCF ceases when none of the TMCs reports any fault.

## 73.2.1.3 TMWDPI

TMWDPI is a sub-module of SBSW. It includes a set of registers that acts as a communication interface between the application software and the Timed multi-watchdog processor (TMWDP). For details on the register interface, see TMWDPI registers.

The function of TMWDP is to monitor the execution of the application. You program a TMWDPI register to request for an application's execution progress state, and the TMWDP verifies the correctness of the execution progress. TMWDP also monitors that the application is reporting its execution progress in a timely fashion. For details on TMWDP, see TMWDP description.

## 73.2.1.3.1 TMWDP description

The TMWDP monitors the program flow using 32 timed finite state automata-timed state machines, and each state of an automaton is guarded by a specified time interval. The TMWDP ensures that a valid transition must take place within this

Safety by Software (SBSW)

time. A valid transition is a change in execution state of an application that matches the program flow configured in the respective automaton.

This algorithm for the TMWDP operation is implemented in firmware provided by NXP as a part of the SBSW software support package. The firmware runs on a dedicated core within the chip-TMWDP Core-hereafter referred to as the TC. The firmware is either loaded from the system memory to a local code RAM or executed directly from the system memory. In the latter case, the TMWDP firmware eventually ends up in the CPU cache. It completely fits typical code cache sizes.

Memory sizes are as follows:

- 8 KB firmware
- Approximately 4KB - 80KB used for runtime data and a runtime copy of the TMWDP configuration; the size depends on the actual configuration - the number of state machines, the number of states in the state machines, and the number of state machine transitions.

A TMWDP automaton reports the following faults:

- Time violation: TMWDP reports a time violation fault after either of the following two events:
- If a valid transition does not complete within the time specified
- If the application does not report change in its state for more than a specified time

Each state of an automaton is guarded by a specified time interval.

A TMWDP automaton reports this fault by asserting the TMWDP\_FAULTn signal.

- Illegal transition: TMWDP reports an illegal transition fault if the application reports its transition to a state that does not immediately follow the current state. This is because the application program flow must match the flow in each automaton.

A TMWDP reports this fault by asserting the TMWDP\_FAULT signal.

- Internal error: TMWDP reports an internal error if the automaton could not process its algorithm timely.

A TMWDP reports this fault by asserting the TMWDP\_INTERNAL\_FAULT signal.

The following figure is an example of the automaton program flow.

Safety by Software (SBSW)

<!-- image -->

You statically generate the configuration for the TMWDP automata based on a particular application structure, stored in the application memory. You also pass the address of this application structure to the algorithm through the TMWDP\_CONFIG\_ADDR register. To prevent race conditions and common-cause faults during runtime, the TMWDP firmware copies the configuration data from the system memory to the local RAM during initialization.

A TMWDP timer, which is a hardware timer within SBSW, sends an interrupt (TMWDP\_TIMER\_IRQ signal) that executes the TMWDP algorithm periodically on TC. Only a single transition request is allowed per TMWDP timer period between the TMWDP algorithm runs.

## 73.2.1.3.2 Block diagram

The following figure is the top-level block diagram of TMWDP.

Safety by Software (SBSW)

<!-- image -->

## 73.2.1.3.3 TMWDPI registers

The TMWDPI provides status indications concerning both TMWDP as a whole and each individual automaton.

The TMWDPI registers support the TMWDP algorithm to achieve a deterministic process of progress reporting. The register interface provides the following functionality:

- The application writes its state ID to the respective automaton register and the TMWDPI sets the written flag to indicate the automaton to process the request.
- The TMWDPI sets the overwritten flag if an application performs a new progress request while the written flag is set. Also, it does not write the new state ID to the respective automaton register.
- The TC reads the state ID and the flags from the progress request registers, and this also clears both the flags (written and overwritten).
- The TMWDPI performs arbitration when concurrent accesses are made by both the Application core (AC) and TMWDP core (TC). In general, write and read operations from both the cores are atomic.

The TMWDPI consists of the following register sets:

- Configuration registers:

Safety by Software (SBSW)

These registers are used for loading automata configuration and for enabling or disabling the entire TMWDP. These registers have write access privileges by the ACs, and are considered as input registers for the TMWDP. Write access to these registers is protected by the TMWDP\_CONFIG\_ENABLE signal from the SBSW controller. See Unlocking/locking the TMWDP configuration for details.

##  Status registers:

These registers report the status of the TMWDP as a whole.

- Automaton registers:

These are the communication registers for the TMWDP. Each automaton has its own register for reporting progress of its corresponding application. Each write request to an automaton register is recorded by a write/overwrite detection logic. The TMWDP sets the written flag when an application performs a progress request, and it sets the overwritten flag when a new progress state is requested while the written flag is set. A TC read clears both the flags.

The configuration and status registers are common to the entire TMWDP sub-module.

<!-- image -->

All TMWDPI registers have two independent access ports (sides):

- The application side: accessed by the AC
- The internal side: manipulated by the dedicated TC exclusively

The access privileges are maintained by the SBSW controller.

## 73.2.1.3.4 TMWDP/TMWDPI events

The TMWDPI and the TMWDP algorithm report the following events:

- Invalid configuration data (invalid address, failed initialization or runtime consistency check)
- Internal issues (watchdog timeout, excessive runtime)
- Invalid transition request (wrong destination state ID, invalid automaton ID, more than one transition request per automaton in a TMWDP cycle)
- Timeout of an automaton

Safety by Software (SBSW)

According to the status of individual automata, the TMWDPI maintains the corresponding bits of TMWDP\_AUTOMATA\_STATUS, TMWDP\_AUTOMATA\_ILLGL\_TRANS, and TMWDP\_AUTOMATA\_TIME\_VIOLATION as well as the status bits of each automaton application register. It also routes the aggregated fault vector to the SBSW controller.

When an automaton detects a fault or a timeout, it stops (AUT\_a\_STATUS[STATUS]=0). You need to reset the automaton to clear the error bits by requesting a transition to state 0 if the automaton is stopped.

## 73.2.2 Clocking

See the clocking information in External signals.

## 73.2.3 Reset

See the reset information in External signals.

## 73.2.4 Interrupts

All interrupts must be routed to the core running the TMWDP algorithm (TMWDP core).

Table 610. Interrupt List

| Name                       | Description                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|----------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SBSW_TMWDP_ENA_IRQ_CON FIG | After reset, TMWDP module is in locked state. Whenever TMWDP module goes to locked state, from it's unlocking state, a level interrupt is generated on the output port "tmwdp_enable_int". This interrupt generation can be masked by "Interrupt Mask bit[17]" in TMWDP control register (TC_TMWDP_CTRL). And the Interrupt status is captured in bit[1] of the "TC_TMWDP_IRQ" status register, whose access type is W1C (write 1 to clear). |
| TMWDP_TIMER_IRQ            | This level interrupt shall be generated whenever the TMWDPtimer ( "TC_TMWDP_TIMER RELOAD" ) expired. This interrupt signal can be masked by "Interrupt Mask bit [16]" in TMWDPControl Register (TC_TMWDP_CONTROL). This Interrupt status is updated in the bit[0] of the "TC_TMWDP_IRQ" register. This status is cleared by W1Conthis bit and interrupt signal is also de-asserted on clearing the interrupt status.                         |

## 73.3 External signals

The table below describes the signals on the boundary of SBSW.

Table 611. Signal descriptions

| Signal name            | Direction       | Description                                                                                                                               |
|------------------------|-----------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| Clock and reset        | Clock and reset | Clock and reset                                                                                                                           |
| SAFETY_IP_CLK          | Input           | SBSW clock which is synchronous to the MODULE_CLK. The chip handles synchronization requirement of the clocks outside of the SBSW module. |
| IPG_HARD_ASYNC_RESET_B | Input           | IP bus async functional reset                                                                                                             |
| DEBUG                  | Input           | SBSW enters the Debug mode when this signal is asserted high. The DEBUG_MODE[MODE] field configures                                       |

Table continues on the next page...

Table 611. Signal descriptions (continued)

| Signal name            | Direction              | Description                                                                                                                                                                                                                            |
|------------------------|------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                        |                        | the behavior of the SBSW when it is in the Debug mode.                                                                                                                                                                                 |
| DOMAIN_ID[3:0]         | Input                  | These signals are used to distinguish whether the RW accesses are from TC or AC. If the value on this bus matches the value programmed in the TC_ID register, then RW accesses are from the TC, otherwise RW accesses are from the AC. |
| FCCU interface signals | FCCU interface signals | FCCU interface signals                                                                                                                                                                                                                 |
| TMC_FAULT              | Output                 | This signal is high when TMC detects a fault. The fault could be either because of false comparison or time violation.                                                                                                                 |
| TMWDP_FAULT            | Output                 | This signal is high when TMWDP detects a fault. The fault could be either because of illegal transition or time violation in any automaton.                                                                                            |
| TMWDP_INTERNAL_FAULT   | Output                 | This signal is high when TMWDP detects an error in the safety mechanism itself. The error could be either because of invalid configuration or an internal error.                                                                       |
| INTC interface signals | INTC interface signals | INTC interface signals                                                                                                                                                                                                                 |
| TMWDP_CONFIG_IRQ       | Output                 | This level interrupt is generated to theTC running the TMWDP firmware when its configuration registers are locked.                                                                                                                     |
| TMWDP_TIMER_IRQ        | Output                 | This level interrupt is generated whenever the TMWDP timer reload expires.                                                                                                                                                             |

## 73.4 Initialization

## 73.4.1 Unlocking/locking the TMC configuration

The following figure illustrates the unlocking protocol for the TMC.

Safety by Software (SBSW)

<!-- image -->

To unlock the configuration, you must execute the following procedure by using the TMC\_CONFIG\_UNLOCK register:

1. Write a predefined key value (2718\_2818h) to TMC\_CONFIG\_UNLOCK[KEY].
2. Write the inverted key value (D8E7\_D7E7h) to TMC\_CONFIG\_UNLOCK[KEY] within a predefined timeout interval of 62 SAFETY\_IP\_CLK cycles.

On successful completion of the procedure described above, the SBSW controller unlocks the TMC configuration and asserts the TMC\_CONFIG\_ENABLE signal.

If you do not write the inverted key value within the predefined timeout, or if you write a wrong value, the SBSW controller aborts the unlocking operation.

After modifying the configuration, you must lock the TMC configuration by writing any value (except the unlocking key, 2718\_2818h) into TMC\_CONFIG\_UNLOCK[KEY].

## NOTE

Before locking the TMC configuration, you must ensure that it stays in the unlocked state for at least one SAFETY\_IP\_CLK cycle. You can ensure this, for example, by reading the TMC\_CONFIG\_STATUS[STATUS] field to see whether the TMC configuration unlocking procedure has succeeded.

A successful completion of step 1 (writing the predefined key value) reinitializes the counter and it starts decrementing. Successful completion of the step 2 (writing the inverted key value within a specified time) stops the counter. The counter also stops if the SBSW controller aborts the unlocking operation.

## 73.4.2 Unlocking/locking the TMWDP configuration

To unlock the configuration, you must execute the following procedure by using the TMWDP\_CONFIG\_UNLOCK register:

1. Write a predefined key value (3141\_5926h) to TMWDP\_CONFIG\_UNLOCK[KEY].
2. Write the inverted key value (CEBE\_A6D9h) to TMWDP\_CONFIG\_UNLOCK[KEY] within a predefined timeout interval of 62 SAFETY\_IP\_CLK cycles.

On successful completion of the procedure described above, the SBSW controller unlocks the TMWDP configuration and asserts the TMWDP\_CONFIG\_ENABLE signal.

If you do not write the inverted key value within the predefined timeout, or if you write a wrong value, the SBSW controller aborts the unlocking operation.

After modifying the configuration, you must lock the TMWDP configuration by writing any value (except the unlocking key, 3141\_5926h) into TMWDP\_CONFIG\_UNLOCK[KEY].

## NOTE

Before locking the TMWDP configuration, you must ensure that it stays in the unlocked state for at least one SAFETY\_IP\_CLK cycle. You can ensure this, for example, by reading the TMWDP\_CONFIG\_STATUS[STATUS] field to see whether the TMWDP configuration unlocking procedure has succeeded.

A successful completion of step 1 (writing the predefined key value) reinitializes the counter and it starts decrementing. Successful completion of the step 2 (writing the inverted key value within a specified time) stops the counter. The counter also stops if the SBSW controller aborts the unlocking operation.

## 73.5 Application information

The SBSW exposes to the application:

- 32 instances (an array) of TMC with their own interface:
- A configuration register and multiple status registers
- Data registers R0 and R1
- Timeout and timer registers
- Aggregated TMC fault register (32-bit wide)
- 32 state transition registers in the TMWDPI to mitigate a race condition bottleneck among AC and the TC executing the TMWDP firmware
- Aggregated TMWDP status and fault registers (32-bit wide; register width equals number of automata)
- A TMWDP configuration register
- A TMWDP status register
- Configuration locking mechanism

The SBSW module reports the faults detected by it to the FCCU through dedicated NCF lines.

## 73.6 Register descriptions

## 73.6.1 SBSW register descriptions

Only word (32-bit) accesses are allowed on all registers, and these registers can be read at any time.

Access to offset address 1Ch in the SBSW memory space does not result in a transfer error.

## 73.6.1.1 SBSW memory map

SBSW base address: 4031\_0000h

Safety by Software (SBSW)

Safety by Software (SBSW)

| Offset   | Register                                         |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------|-------------------|----------|---------------|
| 0h       | TMC Configuration Unlock (TMC_CONFIG_UNLOCK)     |                32 | W        | 0000_0000h    |
| 4h       | TMWDP Configuration Unlock (TMWDP_CONFIG_UNLOCK) |                32 | W        | 0000_0000h    |
| 8h       | TMC Configuration Status (TMC_CONFIG_STATUS)     |                32 | R        | 0000_0000h    |
| Ch       | TMWDP Configuration Status (TMWDP_CONFIG_STATUS) |                32 | R        | 0000_0000h    |
| 10h      | Debug Mode (DEBUG_MODE)                          |                32 | RW       | 0000_0000h    |
| 14h      | TMC Fault Status (TMC_FAULT_STATUS)              |                32 | R        | 0000_0000h    |
| 18h      | TMWDP Fault Status (TMWDP_FAULT_STATUS)          |                32 | R        | 0000_0000h    |
| 20h      | TMC Configuration (TMC_0_CONFIG)                 |                32 | RW       | 0000_0000h    |
| 24h      | TMC Distance (TMC_0_DISTANCE)                    |                32 | RW       | 0000_0000h    |
| 28h      | TMC Timeout (TMC_0_TIMEOUT)                      |                32 | RW       | 0000_0000h    |
| 2Ch      | TMC Control (TMC_0_CONTROL)                      |                32 | RW       | 0000_0000h    |
| 30h      | TMC R0 Data (TMC_0_R0)                           |                32 | RW       | 0000_0000h    |
| 34h      | TMC R1 Data (TMC_0_R1)                           |                32 | RW       | 0000_0000h    |
| 38h      | TMC Status (TMC_0_STATUS)                        |                32 | RW       | 0000_0000h    |
| 3Ch      | TMC Timer (TMC_0_TIMER)                          |                32 | R        | 0000_0000h    |
| 40h      | TMC Configuration (TMC_1_CONFIG)                 |                32 | RW       | 0000_0000h    |
| 44h      | TMC Distance (TMC_1_DISTANCE)                    |                32 | RW       | 0000_0000h    |
| 48h      | TMC Timeout (TMC_1_TIMEOUT)                      |                32 | RW       | 0000_0000h    |
| 4Ch      | TMC Control (TMC_1_CONTROL)                      |                32 | RW       | 0000_0000h    |
| 50h      | TMC R0 Data (TMC_1_R0)                           |                32 | RW       | 0000_0000h    |
| 54h      | TMC R1 Data (TMC_1_R1)                           |                32 | RW       | 0000_0000h    |
| 58h      | TMC Status (TMC_1_STATUS)                        |                32 | RW       | 0000_0000h    |
| 5Ch      | TMC Timer (TMC_1_TIMER)                          |                32 | R        | 0000_0000h    |
| 60h      | TMC Configuration (TMC_2_CONFIG)                 |                32 | RW       | 0000_0000h    |
| 64h      | TMC Distance (TMC_2_DISTANCE)                    |                32 | RW       | 0000_0000h    |
| 68h      | TMC Timeout (TMC_2_TIMEOUT)                      |                32 | RW       | 0000_0000h    |
| 6Ch      | TMC Control (TMC_2_CONTROL)                      |                32 | RW       | 0000_0000h    |
| 70h      | TMC R0 Data (TMC_2_R0)                           |                32 | RW       | 0000_0000h    |
| 74h      | TMC R1 Data (TMC_2_R1)                           |                32 | RW       | 0000_0000h    |
| 78h      | TMC Status (TMC_2_STATUS)                        |                32 | RW       | 0000_0000h    |
| 7Ch      | TMC Timer (TMC_2_TIMER)                          |                32 | R        | 0000_0000h    |
| 80h      | TMC Configuration (TMC_3_CONFIG)                 |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                         |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------|-------------------|----------|---------------|
| 84h      | TMC Distance (TMC_3_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 88h      | TMC Timeout (TMC_3_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 8Ch      | TMC Control (TMC_3_CONTROL)      |                32 | RW       | 0000_0000h    |
| 90h      | TMC R0 Data (TMC_3_R0)           |                32 | RW       | 0000_0000h    |
| 94h      | TMC R1 Data (TMC_3_R1)           |                32 | RW       | 0000_0000h    |
| 98h      | TMC Status (TMC_3_STATUS)        |                32 | RW       | 0000_0000h    |
| 9Ch      | TMC Timer (TMC_3_TIMER)          |                32 | R        | 0000_0000h    |
| A0h      | TMC Configuration (TMC_4_CONFIG) |                32 | RW       | 0000_0000h    |
| A4h      | TMC Distance (TMC_4_DISTANCE)    |                32 | RW       | 0000_0000h    |
| A8h      | TMC Timeout (TMC_4_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| ACh      | TMC Control (TMC_4_CONTROL)      |                32 | RW       | 0000_0000h    |
| B0h      | TMC R0 Data (TMC_4_R0)           |                32 | RW       | 0000_0000h    |
| B4h      | TMC R1 Data (TMC_4_R1)           |                32 | RW       | 0000_0000h    |
| B8h      | TMC Status (TMC_4_STATUS)        |                32 | RW       | 0000_0000h    |
| BCh      | TMC Timer (TMC_4_TIMER)          |                32 | R        | 0000_0000h    |
| C0h      | TMC Configuration (TMC_5_CONFIG) |                32 | RW       | 0000_0000h    |
| C4h      | TMC Distance (TMC_5_DISTANCE)    |                32 | RW       | 0000_0000h    |
| C8h      | TMC Timeout (TMC_5_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| CCh      | TMC Control (TMC_5_CONTROL)      |                32 | RW       | 0000_0000h    |
| D0h      | TMC R0 Data (TMC_5_R0)           |                32 | RW       | 0000_0000h    |
| D4h      | TMC R1 Data (TMC_5_R1)           |                32 | RW       | 0000_0000h    |
| D8h      | TMC Status (TMC_5_STATUS)        |                32 | RW       | 0000_0000h    |
| DCh      | TMC Timer (TMC_5_TIMER)          |                32 | R        | 0000_0000h    |
| E0h      | TMC Configuration (TMC_6_CONFIG) |                32 | RW       | 0000_0000h    |
| E4h      | TMC Distance (TMC_6_DISTANCE)    |                32 | RW       | 0000_0000h    |
| E8h      | TMC Timeout (TMC_6_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| ECh      | TMC Control (TMC_6_CONTROL)      |                32 | RW       | 0000_0000h    |
| F0h      | TMC R0 Data (TMC_6_R0)           |                32 | RW       | 0000_0000h    |
| F4h      | TMC R1 Data (TMC_6_R1)           |                32 | RW       | 0000_0000h    |
| F8h      | TMC Status (TMC_6_STATUS)        |                32 | RW       | 0000_0000h    |
| FCh      | TMC Timer (TMC_6_TIMER)          |                32 | R        | 0000_0000h    |

Table continues on the next page...

Safety by Software (SBSW)

Table continued from the previous page...

| Offset   | Register                          |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------|-------------------|----------|---------------|
| 100h     | TMC Configuration (TMC_7_CONFIG)  |                32 | RW       | 0000_0000h    |
| 104h     | TMC Distance (TMC_7_DISTANCE)     |                32 | RW       | 0000_0000h    |
| 108h     | TMC Timeout (TMC_7_TIMEOUT)       |                32 | RW       | 0000_0000h    |
| 10Ch     | TMC Control (TMC_7_CONTROL)       |                32 | RW       | 0000_0000h    |
| 110h     | TMC R0 Data (TMC_7_R0)            |                32 | RW       | 0000_0000h    |
| 114h     | TMC R1 Data (TMC_7_R1)            |                32 | RW       | 0000_0000h    |
| 118h     | TMC Status (TMC_7_STATUS)         |                32 | RW       | 0000_0000h    |
| 11Ch     | TMC Timer (TMC_7_TIMER)           |                32 | R        | 0000_0000h    |
| 120h     | TMC Configuration (TMC_8_CONFIG)  |                32 | RW       | 0000_0000h    |
| 124h     | TMC Distance (TMC_8_DISTANCE)     |                32 | RW       | 0000_0000h    |
| 128h     | TMC Timeout (TMC_8_TIMEOUT)       |                32 | RW       | 0000_0000h    |
| 12Ch     | TMC Control (TMC_8_CONTROL)       |                32 | RW       | 0000_0000h    |
| 130h     | TMC R0 Data (TMC_8_R0)            |                32 | RW       | 0000_0000h    |
| 134h     | TMC R1 Data (TMC_8_R1)            |                32 | RW       | 0000_0000h    |
| 138h     | TMC Status (TMC_8_STATUS)         |                32 | RW       | 0000_0000h    |
| 13Ch     | TMC Timer (TMC_8_TIMER)           |                32 | R        | 0000_0000h    |
| 140h     | TMC Configuration (TMC_9_CONFIG)  |                32 | RW       | 0000_0000h    |
| 144h     | TMC Distance (TMC_9_DISTANCE)     |                32 | RW       | 0000_0000h    |
| 148h     | TMC Timeout (TMC_9_TIMEOUT)       |                32 | RW       | 0000_0000h    |
| 14Ch     | TMC Control (TMC_9_CONTROL)       |                32 | RW       | 0000_0000h    |
| 150h     | TMC R0 Data (TMC_9_R0)            |                32 | RW       | 0000_0000h    |
| 154h     | TMC R1 Data (TMC_9_R1)            |                32 | RW       | 0000_0000h    |
| 158h     | TMC Status (TMC_9_STATUS)         |                32 | RW       | 0000_0000h    |
| 15Ch     | TMC Timer (TMC_9_TIMER)           |                32 | R        | 0000_0000h    |
| 160h     | TMC Configuration (TMC_10_CONFIG) |                32 | RW       | 0000_0000h    |
| 164h     | TMC Distance (TMC_10_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 168h     | TMC Timeout (TMC_10_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 16Ch     | TMC Control (TMC_10_CONTROL)      |                32 | RW       | 0000_0000h    |
| 170h     | TMC R0 Data (TMC_10_R0)           |                32 | RW       | 0000_0000h    |
| 174h     | TMC R1 Data (TMC_10_R1)           |                32 | RW       | 0000_0000h    |
| 178h     | TMC Status (TMC_10_STATUS)        |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Safety by Software (SBSW)

Table continued from the previous page...

| Offset   | Register                          |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------|-------------------|----------|---------------|
| 17Ch     | TMC Timer (TMC_10_TIMER)          |                32 | R        | 0000_0000h    |
| 180h     | TMC Configuration (TMC_11_CONFIG) |                32 | RW       | 0000_0000h    |
| 184h     | TMC Distance (TMC_11_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 188h     | TMC Timeout (TMC_11_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 18Ch     | TMC Control (TMC_11_CONTROL)      |                32 | RW       | 0000_0000h    |
| 190h     | TMC R0 Data (TMC_11_R0)           |                32 | RW       | 0000_0000h    |
| 194h     | TMC R1 Data (TMC_11_R1)           |                32 | RW       | 0000_0000h    |
| 198h     | TMC Status (TMC_11_STATUS)        |                32 | RW       | 0000_0000h    |
| 19Ch     | TMC Timer (TMC_11_TIMER)          |                32 | R        | 0000_0000h    |
| 1A0h     | TMC Configuration (TMC_12_CONFIG) |                32 | RW       | 0000_0000h    |
| 1A4h     | TMC Distance (TMC_12_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 1A8h     | TMC Timeout (TMC_12_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 1ACh     | TMC Control (TMC_12_CONTROL)      |                32 | RW       | 0000_0000h    |
| 1B0h     | TMC R0 Data (TMC_12_R0)           |                32 | RW       | 0000_0000h    |
| 1B4h     | TMC R1 Data (TMC_12_R1)           |                32 | RW       | 0000_0000h    |
| 1B8h     | TMC Status (TMC_12_STATUS)        |                32 | RW       | 0000_0000h    |
| 1BCh     | TMC Timer (TMC_12_TIMER)          |                32 | R        | 0000_0000h    |
| 1C0h     | TMC Configuration (TMC_13_CONFIG) |                32 | RW       | 0000_0000h    |
| 1C4h     | TMC Distance (TMC_13_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 1C8h     | TMC Timeout (TMC_13_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 1CCh     | TMC Control (TMC_13_CONTROL)      |                32 | RW       | 0000_0000h    |
| 1D0h     | TMC R0 Data (TMC_13_R0)           |                32 | RW       | 0000_0000h    |
| 1D4h     | TMC R1 Data (TMC_13_R1)           |                32 | RW       | 0000_0000h    |
| 1D8h     | TMC Status (TMC_13_STATUS)        |                32 | RW       | 0000_0000h    |
| 1DCh     | TMC Timer (TMC_13_TIMER)          |                32 | R        | 0000_0000h    |
| 1E0h     | TMC Configuration (TMC_14_CONFIG) |                32 | RW       | 0000_0000h    |
| 1E4h     | TMC Distance (TMC_14_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 1E8h     | TMC Timeout (TMC_14_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 1ECh     | TMC Control (TMC_14_CONTROL)      |                32 | RW       | 0000_0000h    |
| 1F0h     | TMC R0 Data (TMC_14_R0)           |                32 | RW       | 0000_0000h    |
| 1F4h     | TMC R1 Data (TMC_14_R1)           |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                          |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------|-------------------|----------|---------------|
| 1F8h     | TMC Status (TMC_14_STATUS)        |                32 | RW       | 0000_0000h    |
| 1FCh     | TMC Timer (TMC_14_TIMER)          |                32 | R        | 0000_0000h    |
| 200h     | TMC Configuration (TMC_15_CONFIG) |                32 | RW       | 0000_0000h    |
| 204h     | TMC Distance (TMC_15_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 208h     | TMC Timeout (TMC_15_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 20Ch     | TMC Control (TMC_15_CONTROL)      |                32 | RW       | 0000_0000h    |
| 210h     | TMC R0 Data (TMC_15_R0)           |                32 | RW       | 0000_0000h    |
| 214h     | TMC R1 Data (TMC_15_R1)           |                32 | RW       | 0000_0000h    |
| 218h     | TMC Status (TMC_15_STATUS)        |                32 | RW       | 0000_0000h    |
| 21Ch     | TMC Timer (TMC_15_TIMER)          |                32 | R        | 0000_0000h    |
| 220h     | TMC Configuration (TMC_16_CONFIG) |                32 | RW       | 0000_0000h    |
| 224h     | TMC Distance (TMC_16_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 228h     | TMC Timeout (TMC_16_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 22Ch     | TMC Control (TMC_16_CONTROL)      |                32 | RW       | 0000_0000h    |
| 230h     | TMC R0 Data (TMC_16_R0)           |                32 | RW       | 0000_0000h    |
| 234h     | TMC R1 Data (TMC_16_R1)           |                32 | RW       | 0000_0000h    |
| 238h     | TMC Status (TMC_16_STATUS)        |                32 | RW       | 0000_0000h    |
| 23Ch     | TMC Timer (TMC_16_TIMER)          |                32 | R        | 0000_0000h    |
| 240h     | TMC Configuration (TMC_17_CONFIG) |                32 | RW       | 0000_0000h    |
| 244h     | TMC Distance (TMC_17_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 248h     | TMC Timeout (TMC_17_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 24Ch     | TMC Control (TMC_17_CONTROL)      |                32 | RW       | 0000_0000h    |
| 250h     | TMC R0 Data (TMC_17_R0)           |                32 | RW       | 0000_0000h    |
| 254h     | TMC R1 Data (TMC_17_R1)           |                32 | RW       | 0000_0000h    |
| 258h     | TMC Status (TMC_17_STATUS)        |                32 | RW       | 0000_0000h    |
| 25Ch     | TMC Timer (TMC_17_TIMER)          |                32 | R        | 0000_0000h    |
| 260h     | TMC Configuration (TMC_18_CONFIG) |                32 | RW       | 0000_0000h    |
| 264h     | TMC Distance (TMC_18_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 268h     | TMC Timeout (TMC_18_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 26Ch     | TMC Control (TMC_18_CONTROL)      |                32 | RW       | 0000_0000h    |
| 270h     | TMC R0 Data (TMC_18_R0)           |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Safety by Software (SBSW)

Table continued from the previous page...

| Offset   | Register                          |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------|-------------------|----------|---------------|
| 274h     | TMC R1 Data (TMC_18_R1)           |                32 | RW       | 0000_0000h    |
| 278h     | TMC Status (TMC_18_STATUS)        |                32 | RW       | 0000_0000h    |
| 27Ch     | TMC Timer (TMC_18_TIMER)          |                32 | R        | 0000_0000h    |
| 280h     | TMC Configuration (TMC_19_CONFIG) |                32 | RW       | 0000_0000h    |
| 284h     | TMC Distance (TMC_19_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 288h     | TMC Timeout (TMC_19_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 28Ch     | TMC Control (TMC_19_CONTROL)      |                32 | RW       | 0000_0000h    |
| 290h     | TMC R0 Data (TMC_19_R0)           |                32 | RW       | 0000_0000h    |
| 294h     | TMC R1 Data (TMC_19_R1)           |                32 | RW       | 0000_0000h    |
| 298h     | TMC Status (TMC_19_STATUS)        |                32 | RW       | 0000_0000h    |
| 29Ch     | TMC Timer (TMC_19_TIMER)          |                32 | R        | 0000_0000h    |
| 2A0h     | TMC Configuration (TMC_20_CONFIG) |                32 | RW       | 0000_0000h    |
| 2A4h     | TMC Distance (TMC_20_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 2A8h     | TMC Timeout (TMC_20_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 2ACh     | TMC Control (TMC_20_CONTROL)      |                32 | RW       | 0000_0000h    |
| 2B0h     | TMC R0 Data (TMC_20_R0)           |                32 | RW       | 0000_0000h    |
| 2B4h     | TMC R1 Data (TMC_20_R1)           |                32 | RW       | 0000_0000h    |
| 2B8h     | TMC Status (TMC_20_STATUS)        |                32 | RW       | 0000_0000h    |
| 2BCh     | TMC Timer (TMC_20_TIMER)          |                32 | R        | 0000_0000h    |
| 2C0h     | TMC Configuration (TMC_21_CONFIG) |                32 | RW       | 0000_0000h    |
| 2C4h     | TMC Distance (TMC_21_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 2C8h     | TMC Timeout (TMC_21_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 2CCh     | TMC Control (TMC_21_CONTROL)      |                32 | RW       | 0000_0000h    |
| 2D0h     | TMC R0 Data (TMC_21_R0)           |                32 | RW       | 0000_0000h    |
| 2D4h     | TMC R1 Data (TMC_21_R1)           |                32 | RW       | 0000_0000h    |
| 2D8h     | TMC Status (TMC_21_STATUS)        |                32 | RW       | 0000_0000h    |
| 2DCh     | TMC Timer (TMC_21_TIMER)          |                32 | R        | 0000_0000h    |
| 2E0h     | TMC Configuration (TMC_22_CONFIG) |                32 | RW       | 0000_0000h    |
| 2E4h     | TMC Distance (TMC_22_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 2E8h     | TMC Timeout (TMC_22_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 2ECh     | TMC Control (TMC_22_CONTROL)      |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                          |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------|-------------------|----------|---------------|
| 2F0h     | TMC R0 Data (TMC_22_R0)           |                32 | RW       | 0000_0000h    |
| 2F4h     | TMC R1 Data (TMC_22_R1)           |                32 | RW       | 0000_0000h    |
| 2F8h     | TMC Status (TMC_22_STATUS)        |                32 | RW       | 0000_0000h    |
| 2FCh     | TMC Timer (TMC_22_TIMER)          |                32 | R        | 0000_0000h    |
| 300h     | TMC Configuration (TMC_23_CONFIG) |                32 | RW       | 0000_0000h    |
| 304h     | TMC Distance (TMC_23_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 308h     | TMC Timeout (TMC_23_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 30Ch     | TMC Control (TMC_23_CONTROL)      |                32 | RW       | 0000_0000h    |
| 310h     | TMC R0 Data (TMC_23_R0)           |                32 | RW       | 0000_0000h    |
| 314h     | TMC R1 Data (TMC_23_R1)           |                32 | RW       | 0000_0000h    |
| 318h     | TMC Status (TMC_23_STATUS)        |                32 | RW       | 0000_0000h    |
| 31Ch     | TMC Timer (TMC_23_TIMER)          |                32 | R        | 0000_0000h    |
| 320h     | TMC Configuration (TMC_24_CONFIG) |                32 | RW       | 0000_0000h    |
| 324h     | TMC Distance (TMC_24_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 328h     | TMC Timeout (TMC_24_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 32Ch     | TMC Control (TMC_24_CONTROL)      |                32 | RW       | 0000_0000h    |
| 330h     | TMC R0 Data (TMC_24_R0)           |                32 | RW       | 0000_0000h    |
| 334h     | TMC R1 Data (TMC_24_R1)           |                32 | RW       | 0000_0000h    |
| 338h     | TMC Status (TMC_24_STATUS)        |                32 | RW       | 0000_0000h    |
| 33Ch     | TMC Timer (TMC_24_TIMER)          |                32 | R        | 0000_0000h    |
| 340h     | TMC Configuration (TMC_25_CONFIG) |                32 | RW       | 0000_0000h    |
| 344h     | TMC Distance (TMC_25_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 348h     | TMC Timeout (TMC_25_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 34Ch     | TMC Control (TMC_25_CONTROL)      |                32 | RW       | 0000_0000h    |
| 350h     | TMC R0 Data (TMC_25_R0)           |                32 | RW       | 0000_0000h    |
| 354h     | TMC R1 Data (TMC_25_R1)           |                32 | RW       | 0000_0000h    |
| 358h     | TMC Status (TMC_25_STATUS)        |                32 | RW       | 0000_0000h    |
| 35Ch     | TMC Timer (TMC_25_TIMER)          |                32 | R        | 0000_0000h    |
| 360h     | TMC Configuration (TMC_26_CONFIG) |                32 | RW       | 0000_0000h    |
| 364h     | TMC Distance (TMC_26_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 368h     | TMC Timeout (TMC_26_TIMEOUT)      |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                          |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------|-------------------|----------|---------------|
| 36Ch     | TMC Control (TMC_26_CONTROL)      |                32 | RW       | 0000_0000h    |
| 370h     | TMC R0 Data (TMC_26_R0)           |                32 | RW       | 0000_0000h    |
| 374h     | TMC R1 Data (TMC_26_R1)           |                32 | RW       | 0000_0000h    |
| 378h     | TMC Status (TMC_26_STATUS)        |                32 | RW       | 0000_0000h    |
| 37Ch     | TMC Timer (TMC_26_TIMER)          |                32 | R        | 0000_0000h    |
| 380h     | TMC Configuration (TMC_27_CONFIG) |                32 | RW       | 0000_0000h    |
| 384h     | TMC Distance (TMC_27_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 388h     | TMC Timeout (TMC_27_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 38Ch     | TMC Control (TMC_27_CONTROL)      |                32 | RW       | 0000_0000h    |
| 390h     | TMC R0 Data (TMC_27_R0)           |                32 | RW       | 0000_0000h    |
| 394h     | TMC R1 Data (TMC_27_R1)           |                32 | RW       | 0000_0000h    |
| 398h     | TMC Status (TMC_27_STATUS)        |                32 | RW       | 0000_0000h    |
| 39Ch     | TMC Timer (TMC_27_TIMER)          |                32 | R        | 0000_0000h    |
| 3A0h     | TMC Configuration (TMC_28_CONFIG) |                32 | RW       | 0000_0000h    |
| 3A4h     | TMC Distance (TMC_28_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 3A8h     | TMC Timeout (TMC_28_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 3ACh     | TMC Control (TMC_28_CONTROL)      |                32 | RW       | 0000_0000h    |
| 3B0h     | TMC R0 Data (TMC_28_R0)           |                32 | RW       | 0000_0000h    |
| 3B4h     | TMC R1 Data (TMC_28_R1)           |                32 | RW       | 0000_0000h    |
| 3B8h     | TMC Status (TMC_28_STATUS)        |                32 | RW       | 0000_0000h    |
| 3BCh     | TMC Timer (TMC_28_TIMER)          |                32 | R        | 0000_0000h    |
| 3C0h     | TMC Configuration (TMC_29_CONFIG) |                32 | RW       | 0000_0000h    |
| 3C4h     | TMC Distance (TMC_29_DISTANCE)    |                32 | RW       | 0000_0000h    |
| 3C8h     | TMC Timeout (TMC_29_TIMEOUT)      |                32 | RW       | 0000_0000h    |
| 3CCh     | TMC Control (TMC_29_CONTROL)      |                32 | RW       | 0000_0000h    |
| 3D0h     | TMC R0 Data (TMC_29_R0)           |                32 | RW       | 0000_0000h    |
| 3D4h     | TMC R1 Data (TMC_29_R1)           |                32 | RW       | 0000_0000h    |
| 3D8h     | TMC Status (TMC_29_STATUS)        |                32 | RW       | 0000_0000h    |
| 3DCh     | TMC Timer (TMC_29_TIMER)          |                32 | R        | 0000_0000h    |
| 3E0h     | TMC Configuration (TMC_30_CONFIG) |                32 | RW       | 0000_0000h    |
| 3E4h     | TMC Distance (TMC_30_DISTANCE)    |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                                       |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------------------------|-------------------|----------|---------------|
| 3E8h     | TMC Timeout (TMC_30_TIMEOUT)                                   |                32 | RW       | 0000_0000h    |
| 3ECh     | TMC Control (TMC_30_CONTROL)                                   |                32 | RW       | 0000_0000h    |
| 3F0h     | TMC R0 Data (TMC_30_R0)                                        |                32 | RW       | 0000_0000h    |
| 3F4h     | TMC R1 Data (TMC_30_R1)                                        |                32 | RW       | 0000_0000h    |
| 3F8h     | TMC Status (TMC_30_STATUS)                                     |                32 | RW       | 0000_0000h    |
| 3FCh     | TMC Timer (TMC_30_TIMER)                                       |                32 | R        | 0000_0000h    |
| 400h     | TMC Configuration (TMC_31_CONFIG)                              |                32 | RW       | 0000_0000h    |
| 404h     | TMC Distance (TMC_31_DISTANCE)                                 |                32 | RW       | 0000_0000h    |
| 408h     | TMC Timeout (TMC_31_TIMEOUT)                                   |                32 | RW       | 0000_0000h    |
| 40Ch     | TMC Control (TMC_31_CONTROL)                                   |                32 | RW       | 0000_0000h    |
| 410h     | TMC R0 Data (TMC_31_R0)                                        |                32 | RW       | 0000_0000h    |
| 414h     | TMC R1 Data (TMC_31_R1)                                        |                32 | RW       | 0000_0000h    |
| 418h     | TMC Status (TMC_31_STATUS)                                     |                32 | RW       | 0000_0000h    |
| 41Ch     | TMC Timer (TMC_31_TIMER)                                       |                32 | R        | 0000_0000h    |
| 420h     | TMWDP Configuration Address (TMWDP_CONFIG_ADDR)                |                32 | RW       | 0000_0000h    |
| 424h     | TMWDP Control (TMWDP_CONTROL)                                  |                32 | RW       | 0000_0000h    |
| 428h     | TMWDP Status (TMWDP_STATUS)                                    |                32 | R        | 0000_0000h    |
| 42Ch     | TMWDP Automata Status (TMWDP_AUTOMATA_STATUS)                  |                32 | R        | 0000_0000h    |
| 430h     | TMWDP Automata Illegal Transition (TMWDP_AUTOMATA_ILLGL_TRANS) |                32 | R        | 0000_0000h    |
| 434h     | TMWDP Automata Time Violation (TMWDP_AUTOMATA_TIME_VIOLATION)  |                32 | R        | 0000_0000h    |
| 450h     | TMWDP Automaton Status (AUT_0_STATUS)                          |                32 | R        | 0000_0000h    |
| 454h     | TMWDP Automaton Progress Request (AUT_0_PRGS_REQ)              |                32 | RW       | 0000_0000h    |
| 458h     | TMWDP Automaton Status (AUT_1_STATUS)                          |                32 | R        | 0000_0000h    |
| 45Ch     | TMWDP Automaton Progress Request (AUT_1_PRGS_REQ)              |                32 | RW       | 0000_0000h    |
| 460h     | TMWDP Automaton Status (AUT_2_STATUS)                          |                32 | R        | 0000_0000h    |
| 464h     | TMWDP Automaton Progress Request (AUT_2_PRGS_REQ)              |                32 | RW       | 0000_0000h    |
| 468h     | TMWDP Automaton Status (AUT_3_STATUS)                          |                32 | R        | 0000_0000h    |
| 46Ch     | TMWDP Automaton Progress Request (AUT_3_PRGS_REQ)              |                32 | RW       | 0000_0000h    |
| 470h     | TMWDP Automaton Status (AUT_4_STATUS)                          |                32 | R        | 0000_0000h    |

Table continues on the next page...

## Table continued from the previous page...

| Offset   | Register                                           |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------------|-------------------|----------|---------------|
| 474h     | TMWDP Automaton Progress Request (AUT_4_PRGS_REQ)  |                32 | RW       | 0000_0000h    |
| 478h     | TMWDP Automaton Status (AUT_5_STATUS)              |                32 | R        | 0000_0000h    |
| 47Ch     | TMWDP Automaton Progress Request (AUT_5_PRGS_REQ)  |                32 | RW       | 0000_0000h    |
| 480h     | TMWDP Automaton Status (AUT_6_STATUS)              |                32 | R        | 0000_0000h    |
| 484h     | TMWDP Automaton Progress Request (AUT_6_PRGS_REQ)  |                32 | RW       | 0000_0000h    |
| 488h     | TMWDP Automaton Status (AUT_7_STATUS)              |                32 | R        | 0000_0000h    |
| 48Ch     | TMWDP Automaton Progress Request (AUT_7_PRGS_REQ)  |                32 | RW       | 0000_0000h    |
| 490h     | TMWDP Automaton Status (AUT_8_STATUS)              |                32 | R        | 0000_0000h    |
| 494h     | TMWDP Automaton Progress Request (AUT_8_PRGS_REQ)  |                32 | RW       | 0000_0000h    |
| 498h     | TMWDP Automaton Status (AUT_9_STATUS)              |                32 | R        | 0000_0000h    |
| 49Ch     | TMWDP Automaton Progress Request (AUT_9_PRGS_REQ)  |                32 | RW       | 0000_0000h    |
| 4A0h     | TMWDP Automaton Status (AUT_10_STATUS)             |                32 | R        | 0000_0000h    |
| 4A4h     | TMWDP Automaton Progress Request (AUT_10_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 4A8h     | TMWDP Automaton Status (AUT_11_STATUS)             |                32 | R        | 0000_0000h    |
| 4ACh     | TMWDP Automaton Progress Request (AUT_11_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 4B0h     | TMWDP Automaton Status (AUT_12_STATUS)             |                32 | R        | 0000_0000h    |
| 4B4h     | TMWDP Automaton Progress Request (AUT_12_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 4B8h     | TMWDP Automaton Status (AUT_13_STATUS)             |                32 | R        | 0000_0000h    |
| 4BCh     | TMWDP Automaton Progress Request (AUT_13_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 4C0h     | TMWDP Automaton Status (AUT_14_STATUS)             |                32 | R        | 0000_0000h    |
| 4C4h     | TMWDP Automaton Progress Request (AUT_14_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 4C8h     | TMWDP Automaton Status (AUT_15_STATUS)             |                32 | R        | 0000_0000h    |
| 4CCh     | TMWDP Automaton Progress Request (AUT_15_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 4D0h     | TMWDP Automaton Status (AUT_16_STATUS)             |                32 | R        | 0000_0000h    |
| 4D4h     | TMWDP Automaton Progress Request (AUT_16_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 4D8h     | TMWDP Automaton Status (AUT_17_STATUS)             |                32 | R        | 0000_0000h    |
| 4DCh     | TMWDP Automaton Progress Request (AUT_17_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 4E0h     | TMWDP Automaton Status (AUT_18_STATUS)             |                32 | R        | 0000_0000h    |
| 4E4h     | TMWDP Automaton Progress Request (AUT_18_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 4E8h     | TMWDP Automaton Status (AUT_19_STATUS)             |                32 | R        | 0000_0000h    |
| 4ECh     | TMWDP Automaton Progress Request (AUT_19_PRGS_REQ) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

## Table continued from the previous page...

| Offset   | Register                                           |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------------|-------------------|----------|---------------|
| 4F0h     | TMWDP Automaton Status (AUT_20_STATUS)             |                32 | R        | 0000_0000h    |
| 4F4h     | TMWDP Automaton Progress Request (AUT_20_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 4F8h     | TMWDP Automaton Status (AUT_21_STATUS)             |                32 | R        | 0000_0000h    |
| 4FCh     | TMWDP Automaton Progress Request (AUT_21_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 500h     | TMWDP Automaton Status (AUT_22_STATUS)             |                32 | R        | 0000_0000h    |
| 504h     | TMWDP Automaton Progress Request (AUT_22_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 508h     | TMWDP Automaton Status (AUT_23_STATUS)             |                32 | R        | 0000_0000h    |
| 50Ch     | TMWDP Automaton Progress Request (AUT_23_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 510h     | TMWDP Automaton Status (AUT_24_STATUS)             |                32 | R        | 0000_0000h    |
| 514h     | TMWDP Automaton Progress Request (AUT_24_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 518h     | TMWDP Automaton Status (AUT_25_STATUS)             |                32 | R        | 0000_0000h    |
| 51Ch     | TMWDP Automaton Progress Request (AUT_25_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 520h     | TMWDP Automaton Status (AUT_26_STATUS)             |                32 | R        | 0000_0000h    |
| 524h     | TMWDP Automaton Progress Request (AUT_26_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 528h     | TMWDP Automaton Status (AUT_27_STATUS)             |                32 | R        | 0000_0000h    |
| 52Ch     | TMWDP Automaton Progress Request (AUT_27_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 530h     | TMWDP Automaton Status (AUT_28_STATUS)             |                32 | R        | 0000_0000h    |
| 534h     | TMWDP Automaton Progress Request (AUT_28_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 538h     | TMWDP Automaton Status (AUT_29_STATUS)             |                32 | R        | 0000_0000h    |
| 53Ch     | TMWDP Automaton Progress Request (AUT_29_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 540h     | TMWDP Automaton Status (AUT_30_STATUS)             |                32 | R        | 0000_0000h    |
| 544h     | TMWDP Automaton Progress Request (AUT_30_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| 548h     | TMWDP Automaton Status (AUT_31_STATUS)             |                32 | R        | 0000_0000h    |
| 54Ch     | TMWDP Automaton Progress Request (AUT_31_PRGS_REQ) |                32 | RW       | 0000_0000h    |
| FFCh     | TMWDP Core Domain ID (TC_ID)                       |                32 | RW       | 0000_0000h    |

## 73.6.1.2 TMC Configuration Unlock (TMC\_CONFIG\_UNLOCK)

## Offset

| Register Offset      |
|----------------------|
| TMC_CONFIG_UNLOCK 0h |

## Function

This register is used for locking and unlocking the TMC configuration. See Unlocking/locking the TMC configuration for the unlocking and locking procedures.

TMC configuration registers stay locked (that is, any write access is not permitted) by default or after functional reset (assertion of IPG\_HARD\_ASYNC\_RESET\_B signal).

<!-- image -->

| Diagram   | Diagram   | Diagram   | Diagram   | Diagram   | Diagram   | Diagram   | Diagram   | Diagram   | Diagram   | Diagram   | Diagram   | Diagram   | Diagram   | Diagram   | Diagram   | Diagram   |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| Bits      | 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        |
| R         |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
|           | W KEY     | W KEY     | W KEY     | W KEY     | W KEY     | W KEY     | W KEY     | W KEY     | W KEY     | W KEY     | W KEY     | W KEY     | W KEY     | W KEY     | W KEY     | W KEY     |
| Reset     | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| Bits      | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| R         |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
| W         |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
| Reset     | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                                  |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0    | Key                                                                                                                                                                                                                                                                                                                                       |
| KEY     | Write the key value (2718_2818h) and its inverted value (D8E7_D7E7h) in sequence within the pre-defined time interval (62 SAFETY_IP_CLK cycles) to unlock the TMC configuration. Writing any other value or a timeout (that is, writing the second value after 62 SAFETY_IP_CLK cycles) aborts the TMC configuration unlocking procedure. |

## 73.6.1.3 TMWDP Configuration Unlock (TMWDP\_CONFIG\_UNLOCK)

## Offset

| Register             | Offset   |
|----------------------|----------|
| TMWDP_CONFIG_UNL OCK | 4h       |

## Function

This register is used for locking and unlocking the TMWDP configuration. See Unlocking/locking the TMWDP configuration for the unlocking and locking procedures.

TMWDP configuration registers stay locked (that is, any write access is not permitted) by default or after functional reset (assertion of IPG\_HARD\_ASYNC\_RESET\_B signal).

Safety by Software (SBSW)

Safety by Software (SBSW)

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  | KEY  |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                                   |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0    | Key                                                                                                                                                                                                                                                                                                                                        |
| KEY     | Write the key value (3141_5926h) and its inverted value (CEBE_A6D9h) in sequence within the pre-defined time interval (62 SAFETY_IP_CLK cycles) to unlock the TMWDPconfiguration. Writing any other value or a timeout (that is, writing the second value after 62 SAFETY_IP_CLKcycles) aborts the TMWDPconfiguration unlocking procedure. |

## 73.6.1.4 TMC Configuration Status (TMC\_CONFIG\_STATUS)

## Offset

| Register          | Offset   |
|-------------------|----------|
| TMC_CONFIG_STATUS | 8h       |

## Function

This register indicates the current status (locked or unlocked) of TMC configuration. You can configure the TMC only if the configuration is in the unlocked state. See Unlocking/locking the TMC configuration for the unlocking procedure.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16      |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|---------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |         |
| Reset  | 0    | 0    | 0    | 0 0  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0       |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | STATU S |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |         |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       |

## Fields

| Field    | Function                                                |
|----------|---------------------------------------------------------|
| 31-1 -   | Reserved                                                |
| 0 STATUS | Status This bit indicates the 0b - Locked 1b - Unlocked |

## 73.6.1.5 TMWDP Configuration Status (TMWDP\_CONFIG\_STATUS)

## Offset

| Register             | Offset   |
|----------------------|----------|
| TMWDP_CONFIG_STAT US | Ch       |

## Function

This register indicates the current status (locked or unlocked) of TMWDP configuration. You can configure the TMWDP only if the configuration is in the unlocked state. See Unlocking/locking the TMWDP configuration for the unlocking procedure.

Safety by Software (SBSW)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16      |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|---------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |         |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0       |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | STATU S |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |         |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       |

## Fields

| Field   | Function                                                    |
|---------|-------------------------------------------------------------|
| 31-1 -  | Reserved                                                    |
| 0       | Status bit indicates 0b -                                   |
| STATUS  | This the state of TMWDP configuration. Locked 1b - Unlocked |

## 73.6.1.6 Debug Mode (DEBUG\_MODE)

## Offset

| Register   | Offset   |
|------------|----------|
| DEBUG_MODE | 10h      |

## Function

This register is used for configuring the behavior of the SBSW when the chip is in the Debug mode.

Safety by Software (SBSW)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R W    | MODE | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Reset  | 0    | 0    | 0    | 0 0  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                              |
|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 MODE | Mode 0b - Debug mode does not affect the SBSW behavior. 1b - All counters/timers within the SBSW stop in the Debug mode. The list of counters comprises of two unlocking timers in the controller, one timer in each TMC instance, and the other timer in the TMWDPI. |
| 30-0 -  | Reserved                                                                                                                                                                                                                                                              |

## 73.6.1.7 TMC Fault Status (TMC\_FAULT\_STATUS)

## Offset

| Register         | Offset   |
|------------------|----------|
| TMC_FAULT_STATUS | 14h      |

## Function

See TMC\_FAULT\_STATUS[STATUSn].

Safety by Software (SBSW)

## Diagram

<!-- image -->

| Bits   | 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        |
|--------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| R      | STAT US31 | STAT US30 | STAT US29 | STAT US28 | STAT US27 | STAT US26 | STAT US25 | STAT US24 | STAT US23 | STAT US22 | STAT US21 | STAT US20 | STAT US19 | STAT US18 | STAT US17 | STAT US16 |
| W      |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| Bits   | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| R      | STAT US15 | STAT US14 | STAT US13 | STAT US12 | STAT US11 | STAT US10 | STAT US9  | STAT US8  | STAT US7  | STAT US6  | STAT US5  | STAT US4  | STAT US3  | STAT US2  | STAT US1  | STAT US0  |
| W      |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |

## Fields

| Field   | Function                                                                                                                                                                                           |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0    | Status n                                                                                                                                                                                           |
| STATUSn | This field indicates whether the corresponding TMCinstance (n) has detected a fault. A TMCreports a fault by asserting the TMC_FAULT n signal. 0b - Fault is not detected. 1b - Fault is detected. |

## 73.6.1.8 TMWDP Fault Status (TMWDP\_FAULT\_STATUS)

## Offset

| Register            | Offset   |
|---------------------|----------|
| TMWDP_FAULT_STATU S | 18h      |

## Function

See TMWDP\_FAULT\_STATUS[STATUSn].

Safety by Software (SBSW)

## Diagram

<!-- image -->

| Bits   | 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        |
|--------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| R      | STAT US31 | STAT US30 | STAT US29 | STAT US28 | STAT US27 | STAT US26 | STAT US25 | STAT US24 | STAT US23 | STAT US22 | STAT US21 | STAT US20 | STAT US19 | STAT US18 | STAT US17 | STAT US16 |
| W      |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| Bits   | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| R      | STAT US15 | STAT US14 | STAT US13 | STAT US12 | STAT US11 | STAT US10 | STAT US9  | STAT US8  | STAT US7  | STAT US6  | STAT US5  | STAT US4  | STAT US3  | STAT US2  | STAT US1  | STAT US0  |
| W      |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |

## Fields

| Field   | Function                                                                                                                                                                                                                       |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0    | Status n                                                                                                                                                                                                                       |
| STATUSn | This field indicates whether the corresponding TMWDP automaton instance (n) has detected a fault. A TMWDP automaton reports a fault by asserting the TMWDP_FAULT n signal. 0b - Fault is not detected. 1b - Fault is detected. |

## 73.6.1.9 TMC Configuration (TMC\_0\_CONFIG - TMC\_31\_CONFIG)

## Offset

For a = 0 to 31:

| Register     | Offset          |
|--------------|-----------------|
| TMC_a_CONFIG | 20h + (a  20h) |

## Function

This register is used for configuring the TMC timing and the comparison modes.

Safety by Software (SBSW)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18         | 17         | 16    |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------------|------------|-------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0          | 0          | 0     |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |            |            |       |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0          | 0          | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2          | 1          | 0     |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | COMPARE_MO | COMPARE_MO | TIMIN |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      | DE         | DE         | G_... |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0          | 0          | 0     |

## Fields

| Field             | Function                                                                                                                                                                                                  |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-3 -            | Reserved                                                                                                                                                                                                  |
| 2-1 COMPARE_MO DE | Compare mode Select one of the following modes. You program the value for Distance (D) in TMC_a_DISTANCE[DISTANCE]. NOTE 00b - (R0 == R1) 01b - (R0 < R1) 10b - (R0 > R1) 11b - (&#124;R1 - R0&#124;  D) |
| 0 TIMING_MODE     | Timing mode Select one of the following modes. 0b - Watchdog Mode 1b - Window Mode                                                                                                                        |

## 73.6.1.10 TMC Distance (TMC\_0\_DISTANCE - TMC\_31\_DISTANCE)

## Offset

For a = 0 to 31:

| Register       | Offset          |
|----------------|-----------------|
| TMC_a_DISTANCE | 24h + (a  20h) |

Safety by Software (SBSW)

## Function

See TMC\_a\_DISTANCE[DISTANCE].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|----------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | DISTANCE |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | DISTANCE |      |      |      |      |      |      |      |      |
| W Reset | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field    | Function                                                                                                                  |
|----------|---------------------------------------------------------------------------------------------------------------------------|
| 31-0     | Distance value                                                                                                            |
| DISTANCE | You configure the maximum distance between the R0 and R1 values for comparison. Distance is a 32-bit unsigned value. NOTE |

## 73.6.1.11 TMC Timeout (TMC\_0\_TIMEOUT - TMC\_31\_TIMEOUT)

## Offset

For a = 0 to 31:

| Register      | Offset          |
|---------------|-----------------|
| TMC_a_TIMEOUT | 28h + (a  20h) |

## Function

See TMC\_a\_TIMEOUT[TIMEOUT].

Safety by Software (SBSW)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24      | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | TIMEOUT |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8       | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | TIMEOUT |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field        | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 TIMEOUT | Timeout interval Functioning of this field varies with the timer modes. You select the timer mode using the TMC_a_CONFIG[TIMING_MODE] field. In Watchdog mode, you use this field to configure the timeout interval in which the timer periodically compares the values written to the R0 and R1 registers . In Window mode, you use this field to configure the timeout interval within which the R0 and R1 registers must be written. Each unit represents one tick of SAFETY_IP_CLK cycle (15 ns). NOTE See Timer for more information about the timer modes. |

## 73.6.1.12 TMC Control (TMC\_0\_CONTROL - TMC\_31\_CONTROL)

## Offset

For a = 0 to 31:

| Register      | Offset          |
|---------------|-----------------|
| TMC_a_CONTROL | 2Ch + (a  20h) |

## Function

This register is used for enabling and disabling the corresponding TMC instance. For proper functioning of the TMC, enable the TMC\_a\_CONTROL[ENABLE] field only after configuring the corresponding TMC (by using TMC\_a\_CONFIG, TMC\_a\_DISTANCE and TMC\_a\_TIMEOUT).

## NOTE

Clear the corresponding TMC\_a\_STATUS[FAULT] field (by writing 11b to it) before enabling the TMC instance.

Safety by Software (SBSW)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16    |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0     |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | ENABL |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | E     |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |

## Fields

| Field    | Function                                          |
|----------|---------------------------------------------------|
| 31-1     | Reserved                                          |
| 0 ENABLE | Enable 0b - TMC is disabled. 1b - TMC is enabled. |

## 73.6.1.13 TMC R0 Data (TMC\_0\_R0 - TMC\_31\_R0)

## Offset

For a = 0 to 31:

| Register   | Offset          |
|------------|-----------------|
| TMC_a_R0   | 30h + (a  20h) |

## Function

See TMC\_a\_R0[R0].

## NOTE

This is a 32-bit signed register (2's complement).

Safety by Software (SBSW)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R W    | R0   | R0   | R0   | R0   | R0   | R0   | R0   | R0   | R0   | R0   | R0   | R0   | R0   | R0   | R0   | R0   |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                      |
|---------|-----------------------------------------------|
| 31-0    | R0 data value                                 |
| R0      | Write the TMC's R0 data value for comparison. |

## 73.6.1.14 TMC R1 Data (TMC\_0\_R1 - TMC\_31\_R1)

## Offset

For a = 0 to 31:

| Register   | Offset          |
|------------|-----------------|
| TMC_a_R1   | 34h + (a  20h) |

## Function

See TMC\_a\_R1[R1].

<!-- image -->

Safety by Software (SBSW)

## Fields

| Field   | Function                                      |
|---------|-----------------------------------------------|
| 31-0    | R1 data value                                 |
| R1      | Write the TMC's R1 data value for comparison. |

## 73.6.1.15 TMC Status (TMC\_0\_STATUS - TMC\_31\_STATUS)

## Offset

For a = 0 to 31:

| Register     | Offset          |
|--------------|-----------------|
| TMC_a_STATUS | 38h + (a  20h) |

## Function

This register indicates the current state of the corresponding TMC.

When the second register is written and the comparison succeeds, the TMC immediately enters its initial state ("Timing" or "Idle"). Otherwise, it first transitions to "Comparing" state and then to "Fault" state with successive clock pulses. Thus, the TMC\_a\_STATUS[FAULT] field is updated one clock cycle after the last data write is complete.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20          | 19    | 18    | 17          | 16          |
|--------|------|------|------|------|------|------|------|------|------|------|------|-------------|-------|-------|-------------|-------------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0     | 0     | 0           | 0           |
| W      |      |      |      |      |      |      |      |      |      |      |      |             |       |       |             |             |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0     | 0     | 0           | 0           |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4           | 3     | 2     | 1           | 0           |
| R      |      |      |      |      |      | 0    |      |      |      |      |      | OVER WRI... | FAULT | FAULT | R1_W RIT... | R0_W RIT... |
| W      |      |      |      |      |      |      |      |      |      |      |      |             | W1C   | W1C   |             |             |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0     | 0     | 0           | 0           |

## Fields

| Field        | Function                                                                                                         |
|--------------|------------------------------------------------------------------------------------------------------------------|
| 31-5         | Reserved                                                                                                         |
| - 4          | Overwritten                                                                                                      |
| OVERWRITTE N | Indicates whether timeout has occurred because R0 or R1 was written more than one time during a single TMC cycle |

Table continues on the next page...

## Table continued from the previous page...

| Field        | Function                                                                                                                                                                                                                                                                                                         |
|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|              | You can also learn whether the timeout that has occurred is real (because of timer elapse) or not (because of R0/R1 overwritten) from the value of TMC_a_TIMER[TIMER]. You clear this field by clearing the TMC_a_STATUS[FAULT] field. NOTE 0b - Neither R0 nor R1 is overwritten. 1b - R0 or R1 is overwritten. |
| 3-2 FAULT    | Fault indicator Indicates the cause if the corresponding TMC has detected a fault. When you clear this field (by writing 11b), the other three fields in this register are also cleared (OVERWRITTEN, R0_WRITTEN, and R1_WRITTEN). NOTE 00b - No fault 01b - False comparison 10b - Timeout or overwritten R0/R1 |
| 1 R1_WRITTEN | R1 written Indicates whether R1 data value has been written to TMC_a_R1[R1] A successful comparison clears this field automatically. In case of a fault, you must clear TMC_a_STATUS[FAULT] to clear this field. NOTE 0b - R1 has not been written in the current cycle. 1b - TMC is in the Timing state.        |
| 0 R0_WRITTEN | R0 written Indicates whether R0 data value has been written to TMC_a_R0[R0] A successful comparison clears this field automatically. In case of a fault, you must clear TMC_a_STATUS[FAULT] to clear this field. NOTE 0b - R0 has not been written in the current cycle. 1b - TMC is in the Timing state.        |

## 73.6.1.16 TMC Timer (TMC\_0\_TIMER - TMC\_31\_TIMER)

## Offset

For a = 0 to 31:

| Register    | Offset          |
|-------------|-----------------|
| TMC_a_TIMER | 3Ch + (a  20h) |

## Function

See TMC\_a\_TIMER[TIMER].

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29    | 28    | 27    | 26    | 25    | 24    | 23    | 22    | 21    | 20    | 19    | 18    | 17    | 16    |
|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| R      | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER |
| W      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| Reset  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15    | 14    | 13    | 12    | 11    | 10    | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| R      | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER | TIMER |
| W      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| Reset  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field   | Function                                                   |
|---------|------------------------------------------------------------|
| 31-0    | Timer value                                                |
| TIMER   | Indicates the current timer value of the corresponding TMC |

## 73.6.1.17 TMWDP Configuration Address (TMWDP\_CONFIG\_ADDR)

## Offset

| Register           | Offset   |
|--------------------|----------|
| TMWDP_CONFIG_ADD R | 420h     |

## Function

See TMWDP\_CONFIG\_ADDR[ADDRESS].

## NOTE

This register is RW for the AC and RO for the TC.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24      | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|---------|------|------|------|------|------|------|------|------|
| R W    |      |      |      |      |      |      |      | ADDRESS |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8       | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      | ADDRESS |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                                                                                               |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0    | Configuration address                                                                                                                                                                                  |
| ADDRESS | This field contains the address of the TMWDP configuration. You must unlock the configuration before writing to this field. See Unlocking/locking the TMWDP configuration for the unlocking procedure. |

## 73.6.1.18 TMWDP Control (TMWDP\_CONTROL)

## Offset

| Register      | Offset   |
|---------------|----------|
| TMWDP_CONTROL | 424h     |

## Function

This register is for the applications to enable or disable the TMWDP. It is configured by the AC and read by the TC after the TMWDP configuration is complete (locked). You must unlock the TMWDP configuration before this register can be modified.

<!-- image -->

Safety by Software (SBSW)

## Fields

| Field    | Function                                              |
|----------|-------------------------------------------------------|
| 31-1     | Reserved                                              |
| 0 ENABLE | Enable 0b - TMWDP is disabled. 1b - TMWDP is enabled. |

## 73.6.1.19 TMWDP Status (TMWDP\_STATUS)

## Offset

| Register     | Offset   |
|--------------|----------|
| TMWDP_STATUS | 428h     |

## Function

This register indicates whether TMWDP is running or if a fault is detected.

<!-- image -->

## Fields

| Field   | Function   |
|---------|------------|
| 31-3    | Reserved   |

Table continues on the next page...

## Table continued from the previous page...

| Field             | Function                                                                                                                                                                                                                                            |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2 RUNNING         | TMWDP running Indicates whether the TMWDP is running and ready to accept application requests 0b - TMWDP is stopped, or has encountered an error, or is processing a new configuration. 1b - TMWDP is running.                                      |
| 1 CONFIG_ERR OR   | Configuration error Indicates whether TMWDPhasdetected a configuration error, and triggers the TMWDPinternal fault signal (NCF signal to FCCU: TMWDP_INTERNAL_FAULT) 0b - No TMWDP configuration error. 1b - TMWDP configuration error is detected. |
| 0 INTERNAL_ER ROR | TMWDP internal error Indicates whether TMWDP has detected an internal error, and triggers the TMWDP internal fault signal (NCF signal to FCCU: TMWDP_INTERNAL_FAULT) 0b - No TMWDP internal error. 1b - TMWDP internal error is detected.           |

## 73.6.1.20 TMWDP Automata Status (TMWDP\_AUTOMATA\_STATUS)

## Offset

| Register               | Offset   |
|------------------------|----------|
| TMWDP_AUTOMATA_S TATUS | 42Ch     |

## Function

See TMWDP\_AUTOMATA\_STATUS[STATUSn].

The TC cannot access this register.

NOTE

## Diagram

<!-- image -->

| Bits   | 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        |
|--------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| R      | STAT US31 | STAT US30 | STAT US29 | STAT US28 | STAT US27 | STAT US26 | STAT US25 | STAT US24 | STAT US23 | STAT US22 | STAT US21 | STAT US20 | STAT US19 | STAT US18 | STAT US17 | STAT US16 |
| W      |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| Bits   | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| R      | STAT US15 | STAT US14 | STAT US13 | STAT US12 | STAT US11 | STAT US10 | STAT US9  | STAT US8  | STAT US7  | STAT US6  | STAT US5  | STAT US4  | STAT US3  | STAT US2  | STAT US1  | STAT US0  |
| W      |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |

## Fields

| Field   | Function                                                                                                                                                                   |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0    | Status n                                                                                                                                                                   |
| STATUSn | Indicates whether the corresponding TMWDP automaton instance (n) is running or has stopped 0b - Automaton has stopped (initial or fault state). 1b - Automaton is running. |

## 73.6.1.21 TMWDP Automata Illegal Transition (TMWDP\_AUTOMATA\_ILLGL\_TRANS)

## Offset

| Register                    | Offset   |
|-----------------------------|----------|
| TMWDP_AUTOMATA_IL LGL_TRANS | 430h     |

## Function

See TMWDP\_AUTOMATA\_ILLGL\_TRANS[STATUSn].

The TC cannot access this register.

NOTE

Safety by Software (SBSW)

## Diagram

<!-- image -->

| Bits   | 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        |
|--------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| R      | STAT US31 | STAT US30 | STAT US29 | STAT US28 | STAT US27 | STAT US26 | STAT US25 | STAT US24 | STAT US23 | STAT US22 | STAT US21 | STAT US20 | STAT US19 | STAT US18 | STAT US17 | STAT US16 |
| W      |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| Bits   | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| R      | STAT US15 | STAT US14 | STAT US13 | STAT US12 | STAT US11 | STAT US10 | STAT US9  | STAT US8  | STAT US7  | STAT US6  | STAT US5  | STAT US4  | STAT US3  | STAT US2  | STAT US1  | STAT US0  |
| W      |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |

## Fields

| Field   | Function                                                                                                                                                                                                |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0    | Status n                                                                                                                                                                                                |
| STATUSn | Indicates whether the corresponding TMWDP automaton instance (n) has detected a faulty transition 0b - Automaton has not detected a faulty transition. 1b - Automaton has detected a faulty transition. |

## 73.6.1.22 TMWDP Automata Time Violation (TMWDP\_AUTOMATA\_TIME\_VIOLATION)

## Offset

| Register                       | Offset   |
|--------------------------------|----------|
| TMWDP_AUTOMATA_TI ME_VIOLATION | 434h     |

## Function

See TMWDP\_AUTOMATA\_TIME\_VIOLATION[STATUSn].

The TC cannot access this register.

NOTE

Safety by Software (SBSW)

## Diagram

<!-- image -->

| Bits   | 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        |
|--------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| R      | STAT US31 | STAT US30 | STAT US29 | STAT US28 | STAT US27 | STAT US26 | STAT US25 | STAT US24 | STAT US23 | STAT US22 | STAT US21 | STAT US20 | STAT US19 | STAT US18 | STAT US17 | STAT US16 |
| W      |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| Bits   | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| R      | STAT US15 | STAT US14 | STAT US13 | STAT US12 | STAT US11 | STAT US10 | STAT US9  | STAT US8  | STAT US7  | STAT US6  | STAT US5  | STAT US4  | STAT US3  | STAT US2  | STAT US1  | STAT US0  |
| W      |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |           |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |

## Fields

| Field   | Function                                                                                                                                                                                       |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0    | Status n                                                                                                                                                                                       |
| STATUSn | Indicates whether the corresponding TMWDP automaton instance (n) has detected a time violation 0b - Automaton has not detected a time violation. 1b - Automaton has detected a time violation. |

## 73.6.1.23 TMWDP Automaton Status (AUT\_0\_STATUS - AUT\_31\_STATUS)

## Offset

For a = 0 to 31:

| Register     | Offset          |
|--------------|-----------------|
| AUT_a_STATUS | 450h + (a  8h) |

## Function

This register indicates the status of the corresponding TMWDP automaton.

Following are the four types of status that it captures:

- Current state
- Running or stopped status
- Illegal transition fault status
- Time violation fault status

## NOTE

This register is RO for the AC and RW for the TC.

Safety by Software (SBSW)

## Diagram

<!-- image -->

## Fields

| Field                  | Function                                                                                                                                                                          |
|------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-19 -                | Reserved                                                                                                                                                                          |
| 18 TIME_VIOLATI ON     | Time violation Indicates whether the corresponding automaton has detected a time violation 0b - Time violation is not detected. 1b - Time violation is detected.                  |
| 17 ILLEGAL_TRA NSITION | Illegal transition Indicates whether the corresponding automaton has detected an illegal transition 0b - Illegal transition is not detected. 1b - Illegal transition is detected. |
| 16 STATUS              | Automaton status Indicates whether the corresponding automaton is running or has stopped (initial or fault) 0b - Stopped (initial or fault state) 1b - Running state              |
| 15-0 CURRENT_ST ATE    | Automaton current state Indicates the state ID of the corresponding automaton (any integer value from 0 to 65535).                                                                |

73.6.1.24 TMWDP Automaton Progress Request (AUT\_0\_PRGS\_REQ - AUT\_31\_PRGS\_REQ)

## Offset

For a = 0 to 31:

Safety by Software (SBSW)

| Register       | Offset          |
|----------------|-----------------|
| AUT_a_PRGS_REQ | 454h + (a  8h) |

## Function

This register is used as a communication channel between the application, which reports its progress by successively writing its state IDs, and the SBSW firmware running on TC, which reads and processes these requests.

NOTE

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23           | 22   | 21   | 20   | 19   | 18   | 17          | 16       |
|--------|------|------|------|------|------|------|------|------|--------------|------|------|------|------|------|-------------|----------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0            | 0    | 0    | 0    | 0    | 0    | OVER WRI... | WRITT EN |
| W      |      |      |      |      |      |      |      |      |              |      |      |      |      |      |             |          |
| Reset  | 0    | 0    | 0    | 0 0  |      | 0    | 0    | 0    | 0            | 0    | 0    | 0    | 0    | 0    | 0           | 0        |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7            | 6    | 5    | 4    | 3    | 2    | 1           | 0        |
| R W    |      |      |      |      |      |      |      |      | PROGRESS_REQ |      |      |      |      |      |             |          |
| Reset  | 0 0  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0            | 0    | 0    | 0    | 0    | 0    | 0           | 0        |

<!-- image -->

## Fields

| Field           | Function                                                                                                                                                                                                                                                                           |
|-----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-18 -         | Reserved                                                                                                                                                                                                                                                                           |
| 17 OVERWRITTE N | Overwritten Indicates whether PROGRESS_REQ has been written more than one time after the TMWDP last serviced the given automaton. When the TC reads AUT_a_PRGS_REQ, the TMWDPI sets OVERWRITTEN to 0. NOTE 0b - PROGRESS_REQ is not overwritten. 1b - PROGRESS_REQ is overwritten. |
| 16 WRITTEN      | Written Indicates whether PROGRESS_REQhasbeenwrittenafter the TMWDPlastserviced the given automaton.                                                                                                                                                                               |

Table continues on the next page...

Table continued from the previous page...

| Field              | Function                                                                                                                             |
|--------------------|--------------------------------------------------------------------------------------------------------------------------------------|
|                    | When the TC reads AUT_a_PRGS_REQ, the TMWDPI sets WRITTEN to 0. NOTE 0b - PROGRESS_REQ is not written. 1b - PROGRESS_REQ is written. |
| 15-0 PROGRESS_R EQ | Application progress request You use PROGRESS_REQ for an application to report its progress state.                                   |

## 73.6.1.25 TMWDP Core Domain ID (TC\_ID)

## Offset

| Register   | Offset   |
|------------|----------|
| TC_ID      | FFCh     |

## Function

This register is used to set the TC domain ID. You can write to this register only one time after reset.

This register is initialized during the system boot process. You can read this register at any time. SBSW controller compares the domain ID value with the value on the sideband signal of the IPS interface, and the comparison result determines the core that performs the read or write operation. If the values match, the TC initiates the operation, otherwise the AC initiates the operation.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|----------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |          |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | WRITT EN | 0    | 0    | 0    | 0    |      |      |      |      |
| W      |      |      |      |      |      |      |      |          |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function   |
|---------|------------|
| 31-9    | Reserved   |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                        |
|-----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -         |                                                                                                                                                                 |
| 8 WRITTEN | TC ID status Indicates whether you have written the TC domain ID to the TC_ID[ID] field 0b - Domain ID is not written. 1b - Domain ID is written.               |
| 7-4 -     | Reserved                                                                                                                                                        |
| 3-0 ID    | TC domain ID value You set the value of the TC domain ID in this field. You must write to this field, even if the TC domain ID that you want to set is 0h. NOTE |

Safety by Software (SBSW)

## Chapter 74 Error Injection Module (EIM)

## 74.1 Chip-specific EIM information

## 74.1.1 Instances, memory channels, and targets

Each EIM channel targets a memory or memory type to inject errors. Each EIM instance, which consists of multiple channels, can inject errors when you attempt accessing:

- Memory arrays-EIM injects errors into accesses to memory data bits and check bits
- Comparison signals-RCCU uses these signals to perform lockstep operations

NXP recommends that you enable error injection when the target is in a quiescent state.

Table 612. Instances, memory channels, and targets

| Instance   |   Number of memory channels included | Target                                                                                                                                                                                    |
|------------|--------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| ACP_EIM    |                                   31 | Memory arrays for:  SRAM controllers  eDMA controllers  Cortex-M7 cores Comparison signals related to the following:  eDMA controllers  Cortex-M7 cores  Cortex-A53 cores  GIC-500 |
| EIM_0      |                                    1 | Memory arrays for:  Cortex-A53 cores  GIC-500                                                                                                                                           |
| EIM_1      |                                    2 | Memory arrays for QuadSPI                                                                                                                                                                 |
| EIM_2      |                                    6 | Memory arrays for SerDes_0                                                                                                                                                                |
| EIM_3      |                                    4 | Memory arrays for the DDR subsystem                                                                                                                                                       |

## 74.1.2 ACP\_EIM channel assignments

Each EIM channel corresponds to a specific target. The ACP\_EIM instance can inject errors on access for two types of targets:

- Memory arrays: errors on accesses to the memory data bits and checkbits
- Comparison signals used by the RCCU: errors on data bits

It is recommended that the error injection configuration is enabled when the target is in quiescent state.

The following table shows details about the channel assignments and corresponding targets.

- In the EIM programming model, each channel has a set of EICHDn\_WORD registers for injecting errors. This table correlates the WORD register bits with target bits.

Error Injection Module (EIM)

- EIM channels 0-27 inject errors into memory arrays. Writing 1 to a WORD register bit causes the controller of the corresponding memory array to generate an error event.
- EIM channels 28-30 inject errors into comparison signals that RCCU uses. Writing 1 to any combination of these WORD bits triggers RCCU alarms, and each RCCU alarm corresponds to an FCCU fault. For an RCCU alarm to EIM channel bit mapping, see RCCU alarms corresponding to channels 28-30.

Because of the interleaving scheme for the implementation of SRAM controllers, if EIM enables error injection in SRAM by writing to a WORD register in the corresponding EIM, the error count in the corresponding ERM register can attain a maximum limit of four errors, depending on which SRAM addresses you access after the error injection is enabled. For example, if the error injection is enabled for controller 0 bank 0 word 0, all these address locations display ECC errors when accessed:

- 3400\_0000h
- 3400\_0010h
- 3400\_0020h
- 3400\_0030h

## Table 613. Targets for EIM EICHDn\_WORD registers

| Channel   | Target                     | Data bits                                                         | Check bits                    | Error injection path   |
|-----------|----------------------------|-------------------------------------------------------------------|-------------------------------|------------------------|
| 0         | SRAM controller 1 bank 1-0 |  Bank 1 bits 63- 32: WORD1[31:0]  Bank 1 bits 31-0: WORD2[31:0] | Bank 1 bits 7-0: WORD0[31:24] | Read                   |
|           |                            |  Bank 0 bits 63- 32: WORD3[31:0]  Bank 0 bits 31-0: WORD4[31:0] | Bank 0 bits 7-0: WORD0[23:16] | Read                   |
|           | SRAM controller 0 bank 1-0 |  Bank 1 bits 63- 32: WORD5[31:0]  Bank 1 bits 31-0: WORD6[31:0] | Bank 1 bits 7-0: WORD0[15:8]  | Read                   |
|           |                            |  Bank 0 bits 63- 32: WORD7[31:0]  Bank 0 bits 31-0: WORD8[31:0] | Bank 0 bits 7-0: WORD0[7:0]   | Read                   |
| 1         | SRAM controller 3 bank 1-0 |  Bank 1 bits 63- 32: WORD1[31:0]  Bank 1 bits 31-0: WORD2[31:0] | Bank 1 bits 7-0: WORD0[31:24] | Read                   |
|           |                            |  Bank 0 bits 63- 32: WORD3[31:0]  Bank 0 bits 31-0: WORD4[31:0] | Bank 0 bits 7-0: WORD0[23:16] | Read                   |
|           | SRAM controller 2 bank 1-0 |  Bank 1 bits 63- 32: WORD5[31:0]  Bank 1 bits 31-0: WORD6[31:0] | Bank 1 bits 7-0: WORD0[15:8]  | Read                   |

Table continues on the next page...

Table 613. Targets for EIM EICHDn\_WORD registers (continued)

| Channel   | Target                     | Data bits                                                         | Check bits                    | Error injection path   |
|-----------|----------------------------|-------------------------------------------------------------------|-------------------------------|------------------------|
|           |                            |  Bank 0 bits 63- 32: WORD7[31:0]  Bank 0 bits 31-0: WORD8[31:0] | Bank 0 bits 7-0: WORD0[7:0]   | Read                   |
| 2         | SRAM controller 5 bank 1-0 |  Bank 1 bits 63- 32: WORD1[31:0]  Bank 1 bits 31-0: WORD2[31:0] | Bank 1 bits 7-0: WORD0[31:24] | Read                   |
| 2         | SRAM controller 5 bank 1-0 |  Bank 0 bits 63- 32: WORD3[31:0]  Bank 0 bits 31-0: WORD4[31:0] | Bank 0 bits 7-0: WORD0[23:16] | Read                   |
| 2         | SRAM controller 4 bank 1-0 |  Bank 1 bits 63- 32: WORD5[31:0]  Bank 1 bits 31-0: WORD6[31:0] | Bank 1 bits 7-0: WORD0[15:8]  | Read                   |
| 2         | SRAM controller 4 bank 1-0 |  Bank 0 bits 63- 32: WORD7[31:0]  Bank 0 bits 31-0: WORD8[31:0] | Bank 0 bits 7-0: WORD0[7:0]   | Read                   |
| 3         | SRAM controller 7 bank 1-0 |  Bank 1 bits 63- 32: WORD1[31:0]  Bank 1 bits 31-0: WORD2[31:0] | Bank 1 bits 7-0: WORD0[31:24] | Read                   |
| 3         | SRAM controller 7 bank 1-0 |  Bank 0 bits 63- 32: WORD3[31:0]  Bank 0 bits 31-0: WORD4[31:0] | Bank 0 bits 7-0: WORD0[23:16] | Read                   |
| 3         | SRAM controller 6 bank 1-0 |  Bank 1 bits 63- 32: WORD5[31:0]  Bank 1 bits 31-0: WORD6[31:0] | Bank 1 bits 7-0: WORD0[15:8]  | Read                   |
| 3         | SRAM controller 6 bank 1-0 |  Bank 0 bits 63- 32: WORD7[31:0]  Bank 0 bits 31-0: WORD8[31:0] | Bank 0 bits 7-0: WORD0[7:0]   | Read                   |
| 4         | SRAM controller 9 bank 1-0 |  Bank 1 bits 63- 32: WORD1[31:0]  Bank 1 bits 31-0: WORD2[31:0] | Bank 1 bits 7-0: WORD0[31:24] | Read                   |
| 4         | SRAM controller 9 bank 1-0 |  Bank 0 bits 63- 32: WORD3[31:0]  Bank 0 bits 31-0: WORD4[31:0] | Bank 0 bits 7-0: WORD0[23:16] | Read                   |

Table continues on the next page...

Error Injection Module (EIM)

Table 613. Targets for EIM EICHDn\_WORD registers (continued)

| Channel   | Target                      | Data bits                                                         | Check bits                    | Error injection path   |
|-----------|-----------------------------|-------------------------------------------------------------------|-------------------------------|------------------------|
|           | SRAM controller 8 bank 1-0  |  Bank 1 bits 63- 32: WORD5[31:0]  Bank 1 bits 31-0: WORD6[31:0] | Bank 1 bits 7-0: WORD0[15:8]  | Read                   |
|           |                             |  Bank 0 bits 63- 32: WORD7[31:0]  Bank 0 bits 31-0: WORD8[31:0] | Bank 0 bits 7-0: WORD0[7:0]   | Read                   |
| 5         | SRAM controller 11 bank 1-0 |  Bank 1 bits 63- 32: WORD1[31:0]  Bank 1 bits 31-0: WORD2[31:0] | Bank 1 bits 7-0: WORD0[31:24] | Read                   |
|           |                             |  Bank 0 bits 63- 32: WORD3[31:0]  Bank 0 bits 31-0: WORD4[31:0] | Bank 0 bits 7-0: WORD0[23:16] | Read                   |
|           | SRAM controller 10 bank 1-0 |  Bank 1 bits 63- 32: WORD5[31:0]  Bank 1 bits 31-0: WORD6[31:0] | Bank 1 bits 7-0: WORD0[15:8]  | Read                   |
|           |                             |  Bank 0 bits 63- 32: WORD7[31:0]  Bank 0 bits 31-0: WORD8[31:0] | Bank0 bits 7-0: WORD 0[7:0]   | Read                   |
| 6         | SRAM controller 13 bank 1-0 |  Bank 1 bits 63- 32: WORD1[31:0]  Bank 1 bits 31-0: WORD2[31:0] | Bank 1 bits 7-0: WORD0[31:24] | Read                   |
|           |                             |  Bank 0 bits 63- 32: WORD3[31:0]  Bank 0 bits 31-0: WORD4[31:0] | Bank 0 bits 7-0: WORD0[23:16] | Read                   |
|           | SRAM controller 12 bank 1-0 |  Bank 1 bits 63- 32: WORD5[31:0]  Bank 1 bits 31-0: WORD6[31:0] | Bank 1 bits 7-0: WORD0[15:8]  | Read                   |
|           |                             |  Bank 0 bits 63- 32: WORD7[31:0]  Bank 0 bits 31-0: WORD8[31:0] | Bank 0 bits 7-0: WORD0[7:0]   | Read                   |
| 7         | SRAM controller 15 bank 1-0 |  Bank 1 bits 63- 32: WORD1[31:0]  Bank 1 bits 31-0: WORD2[31:0] | Bank 1 bits 7-0: WORD0[31:24] | Read                   |

Table continues on the next page...

Error Injection Module (EIM)

Table 613. Targets for EIM EICHDn\_WORD registers (continued)

| Channel   | Target                            | Data bits                                                         | Check bits                    | Error injection path   |
|-----------|-----------------------------------|-------------------------------------------------------------------|-------------------------------|------------------------|
|           |                                   |  Bank0 bits 63-32: WORD3[31:0]  Bank0 bits 31-0: WORD4[31:0]    | Bank 0 bits 7-0: WORD0[23:16] | Read                   |
|           | SRAM controller 14 bank 1-0       |  Bank1 bits 63-32: WORD5[31:0]  Bank1 bits 31-0: WORD6[31:0]    | Bank 1 bits 7-0: WORD0[15:8]  | Read                   |
|           | SRAM controller 14 bank 1-0       |  Bank 0 bits 63- 32: WORD7[31:0]  Bank 0 bits 31-0: WORD8[31:0] | Bank 0 bits 7-0: WORD0[7:0]   | Read                   |
| 8         | eDMA_0 TCD                        |  TCD bits 63-32: WORD1[31:0]  TCD bits 31-0: WORD2[31:0]        | TCD bits 7-0: WORD0[31:24]    | Read                   |
| 9         | eDMA_1 TCD                        |  TCD bits 63-32: WORD1[31:0]  TCD bits 31-0: WORD2[31:0]        | TCD bits 7-0: WORD0[31:24]    | Read                   |
| 10        | Cortex-M7 core 0 DTCM             | D1TCM bits 31-0: WORD1[31:0]                                      | D1TCM bits 7-0: WORD0[31:24]  | Read                   |
| 10        | Cortex-M7 core 0 DTCM             | D0TCM bits 31-0: WORD2[31:0]                                      | D0TCM bits 7-0: WORD0[23:16]  | Read                   |
| 11        | Cortex-M7 core 0 I-cache tag 1-0  | Tag 1 bits 21-0:  WORD1[11:0]  WORD2[31:22]                     | Tag 1 bits 6-0: WORD0[31:25]  | Read                   |
| 11        | Cortex-M7 core 0 I-cache tag 1-0  | Tag 0 bits 21-0: WORD2[21:0]                                      | Tag 0 bits 6-0: WORD0[24:18]  | Read                   |
| 12        | Cortex-M7 core 0 I-cache data 1-0 |  Data 1 bits 63-32: WORD1[31:0]  Data 1 bits 31-0: WORD2[31:0]  | Data 1 bits 7-0: WORD0[31:24] | Read                   |
| 12        | Cortex-M7 core 0 I-cache data 1-0 |  Data 0 bits 63-32: WORD3[31:0]  Data 0 bits 31-0: WORD4[31:0]  | Data 0 bits 7-0: WORD0[23:16] | Read                   |
| 13        | Cortex-M7 core 0 D-cache tag 3-0  | Tag 3 bits 25-0:  WORD1[7:0]  WORD2[31:14]                      | Tag 3 bits 6-0: WORD0[31:25]  | Read                   |
| 13        | Cortex-M7 core 0 D-cache tag 3-0  | Tag 2 bits 25-0:  WORD2[13:0]  WORD3[31:20]                     | Tag 2 bits 6-0: WORD0[24:18]  | Read                   |

Table continues on the next page...

Error Injection Module (EIM)

Table 613. Targets for EIM EICHDn\_WORD registers (continued)

| Channel   | Target                                   | Data bits                                                        | Check bits                    | Error injection path   |
|-----------|------------------------------------------|------------------------------------------------------------------|-------------------------------|------------------------|
|           |                                          | Tag 1 bits 25-0:  WORD3[19:0]  WORD4[31:26]                    | Tag 1 bits 6-0: WORD0[17:11]  | Read                   |
|           |                                          | Tag 0 bits 25-0: WORD4[25:0]                                     | Tag 0 bits 6-0: WORD0[10:4]   | Read                   |
| 14        | Cortex-M7 core 0 D-cache data 0 bank 3-0 | Bank 3 bits 31-0: WORD1[31:0]                                    | Bank 3 bits 6-0: WORD0[31:25] | Read                   |
| 14        | Cortex-M7 core 0 D-cache data 0 bank 3-0 | Bank 2 bits 31-0: WORD2[31:0]                                    | Bank2 bits 6-0: WORD0[24:18]  | Read                   |
| 14        | Cortex-M7 core 0 D-cache data 0 bank 3-0 | Bank 1 bits 31-0: WORD3[31:0]                                    | Bank 1 bits 6-0: WORD0[17:11] | Read                   |
| 14        | Cortex-M7 core 0 D-cache data 0 bank 3-0 | Bank 0 bits 31-0: WORD4[31:0]                                    | Bank 0 bits 6-0: WORD0[10:4]  | Read                   |
| 15        | Cortex-M7 core 0 D-cache data 1 bank 3-0 | Bank 3 bits 31-0: WORD1[31:0]                                    | Bank 3 bits 6-0: WORD0[31:25] | Read                   |
| 15        | Cortex-M7 core 0 D-cache data 1 bank 3-0 | Bank 2 bits 31-0: WORD2[31:0]                                    | Bank2 bits 6-0: WORD0[24:18]  | Read                   |
| 15        | Cortex-M7 core 0 D-cache data 1 bank 3-0 | Bank 1 bits 31-0: WORD3[31:0]                                    | Bank1 bits 6-0: WORD0[17:11]  | Read                   |
| 15        | Cortex-M7 core 0 D-cache data 1 bank 3-0 | Bank 0 bits 31-0: WORD4[31:0]                                    | Bank 0 bits 6-0: WORD0[10:4]  | Read                   |
| 16        | Cortex-M7 core 1 DTCM                    | D1TCM bits 31-0: WORD1[31:0]                                     | D1TCM bits 7-0: WORD0[31:24]  | Read                   |
| 16        | Cortex-M7 core 1 DTCM                    | D0TCM bits 31-0: WORD2[31:0]                                     | D0TCM bits 7-0: WORD0[23:16]  | Read                   |
| 17        | Cortex-M7 core 1 I-cache tag 1-0         | Tag 1 bits 21-0:  WORD1[11:0]  WORD2[31:22]                    | Tag 1 bits 6-0: WORD0[31:25]  | Read                   |
| 17        | Cortex-M7 core 1 I-cache tag 1-0         | Tag 0 bits 21-0: WORD2[21:0]                                     | Tag 0 bits 6-0: WORD0[24:18]  | Read                   |
| 18        | Cortex-M7 core 1 I-cache data 1-0        |  Data 1 bits 63-32: WORD1[31:0]  Data 1 bits 31-0: WORD2[31:0] | Data 1 bits 7-0: WORD0[31:24] | Read                   |
| 18        | Cortex-M7 core 1 I-cache data 1-0        |  Data 0 bits 63-32: WORD3[31:0]  Data 0 bits 31-0: WORD4[31:0] | Data 0 bits 7-0: WORD0[23:16] | Read                   |

Table continues on the next page...

Error Injection Module (EIM)

Table 613. Targets for EIM EICHDn\_WORD registers (continued)

|   Channel | Target                                   | Data bits                                     | Check bits                    | Error injection path   |
|-----------|------------------------------------------|-----------------------------------------------|-------------------------------|------------------------|
|        19 | Cortex-M7 core 1 D-cache tag 3-0         | Tag 3 bits 25-0:  WORD1[7:0]  WORD2[31:14]  | Tag 3 bits 6-0: WORD0[31:25]  | Read                   |
|        19 | Cortex-M7 core 1 D-cache tag 3-0         | Tag 2 bits 25-0:  WORD2[13:0]  WORD3[31:20] | Tag 2 bits 6-0: WORD0[24:18]  | Read                   |
|        19 | Cortex-M7 core 1 D-cache tag 3-0         | Tag 1 bits 25-0:  WORD3[19:0]  WORD4[31:26] | Tag 1 bits 6-0: WORD0[17:11]  | Read                   |
|        19 | Cortex-M7 core 1 D-cache tag 3-0         | Tag 0 bits 25-0: WORD4[25:0]                  | Tag 0 bits 6-0: WORD0[10:4]   | Read                   |
|        20 | Cortex-M7 core 1 D-cache data 0 bank 3-0 | Bank 3 bits 31-0: WORD1[31:0]                 | Bank 3 bits 6-0: WORD0[31:25] | Read                   |
|        20 | Cortex-M7 core 1 D-cache data 0 bank 3-0 | Bank 2 bits 31-0: WORD2[31:0]                 | Bank 2 bits 6-0: WORD0[24:18] | Read                   |
|        20 | Cortex-M7 core 1 D-cache data 0 bank 3-0 | Bank 1 bits 31-0: WORD3[31:0]                 | Bank 1 bits 6-0: WORD0[17:11] | Read                   |
|        20 | Cortex-M7 core 1 D-cache data 0 bank 3-0 | Bank 0 bits 31-0: WORD4[31:0]                 | Bank 0 bits 6-0: WORD0[10:4]  | Read                   |
|        21 | Cortex-M7 core 1 D-cache data 1 bank 3-0 | Bank 3 bits 31-0: WORD1[31:0]                 | Bank 3 bits 6-0: WORD0[31:25] | Read                   |
|        21 | Cortex-M7 core 1 D-cache data 1 bank 3-0 | Bank 2 bits 31-0: WORD2[31:0]                 | Bank 2 bits 6-0: WORD0[24:18] | Read                   |
|        21 | Cortex-M7 core 1 D-cache data 1 bank 3-0 | Bank 1 bits 31-0: WORD3[31:0]                 | Bank 1 bits 6-0: WORD0[17:11] | Read                   |
|        21 | Cortex-M7 core 1 D-cache data 1 bank 3-0 | Bank 0 bits 31-0: WORD4[31:0]                 | Bank 0 bits 6-0: WORD0[10:4]  | Read                   |
|        22 | Cortex-M7 core 2 DTCM                    | D1TCM bits 31-0: WORD1[31:0]                  | D1TCM bits 7-0: WORD0[31:24]  | Read                   |
|        22 | Cortex-M7 core 2 DTCM                    | D0TCM bits 31-0: WORD2[31:0]                  | D0TCM bits 7-0: WORD0[23:16]  | Read                   |
|        23 | Cortex-M7 core 2 I-cache tag 1-0         | Tag 1 bits 21-0:  WORD1[11:0]  WORD2[31:22] | Tag 1 bits 6-0: WORD0[31:25]  | Read                   |

Table continues on the next page...

Error Injection Module (EIM)

Table 613. Targets for EIM EICHDn\_WORD registers (continued)

| Channel   | Target                                   | Data bits                                                        | Check bits                    | Error injection path   |
|-----------|------------------------------------------|------------------------------------------------------------------|-------------------------------|------------------------|
|           |                                          | Tag 0 bits 21-0: WORD2[21:0]                                     | Tag 0 bits 6-0: WORD0[24:18]  | Read                   |
| 24        | Cortex-M7 core 2 I-cache data 1-0        |  Data 1 bits 63-32: WORD1[31:0]  Data 1 bits 31-0: WORD2[31:0] | Data 1 bits 7-0: WORD0[31:24] | Read                   |
| 24        | Cortex-M7 core 2 I-cache data 1-0        |  Data 0 bits 63-32: WORD3[31:0]  Data 0 bits 31-0: WORD4[31:0] | Data 0 bits 7-0: WORD0[23:16] | Read                   |
| 25        | Cortex-M7 core 2 D-cache tag 3-0         | Tag3 bits 25-0:  WORD1[7:0]  WORD2[31:14]                      | Tag 3 bits 6-0: WORD0[31:25]  | Read                   |
| 25        | Cortex-M7 core 2 D-cache tag 3-0         | Tag 2 bits 25-0:  WORD2[13:0]  WORD3[31:20]                    | Tag2 bits 6-0: WORD0[24:18]   | Read                   |
| 25        | Cortex-M7 core 2 D-cache tag 3-0         | Tag 1 bits 25-0:  WORD3[19:0]  WORD4[31:26]                    | Tag 1 bits 6-0: WORD0[17:11]  | Read                   |
| 25        | Cortex-M7 core 2 D-cache tag 3-0         | Tag 0 bits 25-0: WORD4[25:0]                                     | Tag 0 bits 6-0: WORD0[10:4]   | Read                   |
| 26        | Cortex-M7 core 2 D-cache data 0 bank 3-0 | Bank 3 bits 31-0: WORD1[31:0]                                    | Bank 3 bits 6-0: WORD0[31:25] | Read                   |
| 26        | Cortex-M7 core 2 D-cache data 0 bank 3-0 | Bank 2 bits 31-0: WORD2[31:0]                                    | Bank 2 bits 6-0: WORD0[24:18] | Read                   |
| 26        | Cortex-M7 core 2 D-cache data 0 bank 3-0 | Bank 1 bits 31-0: WORD3[31:0]                                    | Bank 1 bits 6-0: WORD0[17:11] | Read                   |
| 26        | Cortex-M7 core 2 D-cache data 0 bank 3-0 | Bank 0 bits 31-0: WORD4[31:0]                                    | Bank 0 bits 6-0: WORD0[10:4]  | Read                   |
| 27        | Cortex-M7 core 2 D-cache data 1 bank 3-0 | Bank 3 bits 31-0: WORD1[31:0]                                    | Bank 3 bits 6-0: WORD0[31:25] | Read                   |
| 27        | Cortex-M7 core 2 D-cache data 1 bank 3-0 | Bank 2 bits 31-0: WORD2[31:0]                                    | Bank 2 bits 6-0: WORD0[24:18] | Read                   |
| 27        | Cortex-M7 core 2 D-cache data 1 bank 3-0 | Bank 1 bits 31-0: WORD3[31:0]                                    | Bank 1 bits 6-0: WORD0[17:11] | Read                   |
| 27        | Cortex-M7 core 2 D-cache data 1 bank 3-0 | Bank 0 bits 31-0: WORD4[31:0]                                    | Bank 0 bits 6-0: WORD0[10:4]  | Read                   |
| 28        | Cortex-M7 core 2 lockstep                | Bits 29-0:                                                       | -                             | Read                   |

Table continues on the next page...

Error Injection Module (EIM)

Table 613. Targets for EIM EICHDn\_WORD registers (continued)

| Channel   | Target                    | Data bits                    | Check bits   | Error injection path   |
|-----------|---------------------------|------------------------------|--------------|------------------------|
|           |                           |  WORD1[25:0]  WORD2[31:28] |              |                        |
|           | Cortex-M7 core 0 lockstep | Bits 29-0: WORD3[29:0]       |              | Read                   |
| 29        | eDMA_1 lockstep           | Bits 9-0: WORD1[19:10]       |              | Read                   |
| 29        | eDMA_0 lockstep           | Bits 9-0: WORD1[9:0]         |              | Read                   |
| 30        | GIC-500 lockstep          | Bits 5-0: WORD1[17:12]       |              | Read                   |
| 30        | Cortex-A53 core lockstep  | Bits 11-0: WORD1[11:0]       |              | Read                   |

## 74.1.2.1 RCCU alarms corresponding to channels 28-30

## Table 614. RCCU alarms corresponding to channels 28-30

|   Channel | Target bit                                  | RCCU alarm                                                                           | Error injection path   |
|-----------|---------------------------------------------|--------------------------------------------------------------------------------------|------------------------|
|        28 | Cortex-M7 cores 0, 1, and 2 lockstep bit 0  | RCCU1 and RCCU2 alarms for:  Cortex-M7 core 0  Cortex-M7 core 1  Cortex-M7 core 2 | Read                   |
|        28 | Cortex-M7 cores 0, 1, and 2 lockstep bit 1  | RCCU1 and RCCU2 alarms for:  Cortex-M7 core 0  Cortex-M7 core 1  Cortex-M7 core 2 | Read                   |
|        28 | Cortex-M7 cores 0, 1, and 2 lockstep bit 2  | RCCU1 and RCCU2 alarms for:  Cortex-M7 core 0  Cortex-M7 core 1  Cortex-M7 core 2 | Read                   |
|        28 | Cortex-M7 cores 0, 1, and 2 lockstep bit 3  | RCCU1 and RCCU2 alarms for:  Cortex-M7 core 0  Cortex-M7 core 1  Cortex-M7 core 2 | Read                   |
|        28 | Cortex-M7 cores 0, 1, and 2 lockstep bit 4  | RCCU1 and RCCU2 alarms for:  Cortex-M7 core 0  Cortex-M7 core 1  Cortex-M7 core 2 | Read                   |
|        28 | Cortex-M7 cores 0, 1, and 2 lockstep bit 5  | RCCU1 and RCCU2 alarms for:  Cortex-M7 core 0  Cortex-M7 core 1  Cortex-M7 core 2 | Read                   |
|        28 | Cortex-M7 cores 0, 1, and 2 lockstep bit 6  | RCCU1 and RCCU2 alarms for:  Cortex-M7 core 0  Cortex-M7 core 1  Cortex-M7 core 2 | Read                   |
|        28 | Cortex-M7 cores 0, 1, and 2 lockstep bit 7  | RCCU1 and RCCU2 alarms for:  Cortex-M7 core 0  Cortex-M7 core 1  Cortex-M7 core 2 | Read                   |
|        28 | Cortex-M7 cores 0, 1, and 2 lockstep bit 8  | RCCU1 and RCCU2 alarms for:  Cortex-M7 core 0  Cortex-M7 core 1  Cortex-M7 core 2 | Read                   |
|        28 | Cortex-M7 cores 0, 1, and 2 lockstep bit 9  | RCCU1 and RCCU2 alarms for:  Cortex-M7 core 0  Cortex-M7 core 1  Cortex-M7 core 2 | Read                   |
|        28 | Cortex-M7 cores 0, 1, and 2 lockstep bit 10 | RCCU1 and RCCU2 alarms for:  Cortex-M7 core 0  Cortex-M7 core 1  Cortex-M7 core 2 | Read                   |
|        28 | Cortex-M7 cores 0, 1, and 2 lockstep bit 11 | RCCU1 and RCCU2 alarms for:  Cortex-M7 core 0  Cortex-M7 core 1  Cortex-M7 core 2 | Read                   |
|        28 | Cortex-M7 cores 0, 1, and 2 lockstep bit 12 | RCCU1 and RCCU2 alarms for:  Cortex-M7 core 0  Cortex-M7 core 1  Cortex-M7 core 2 | Read                   |
|        28 | Cortex-M7 cores 0, 1, and 2 lockstep bit 13 | RCCU1 and RCCU2 alarms for:  Cortex-M7 core 0  Cortex-M7 core 1  Cortex-M7 core 2 | Read                   |

Table continues on the next page...

Error Injection Module (EIM)

Table 614. RCCU alarms corresponding to channels 28-30 (continued)

| Channel   | Target bit                                  | RCCU alarm                                      | Error injection path   |
|-----------|---------------------------------------------|-------------------------------------------------|------------------------|
|           | Cortex-M7 cores 0, 1, and 2 lockstep bit 14 |                                                 | Read                   |
|           | Cortex-M7 cores 0, 1, and 2 lockstep bit 15 |                                                 | Read                   |
|           | Cortex-M7 cores 0, 1, and 2 lockstep bit 16 |                                                 | Read                   |
|           | Cortex-M7 cores 0, 1, and 2 lockstep bit 17 |                                                 | Read                   |
|           | Cortex-M7 cores 0, 1, and 2 lockstep bit 18 |                                                 | Read                   |
|           | Cortex-M7 cores 0, 1, and 2 lockstep bit 19 |                                                 | Read                   |
|           | Cortex-M7 cores 0, 1, and 2 lockstep bit 20 |                                                 | Read                   |
|           | Cortex-M7 cores 0, 1, and 2 lockstep bit 21 |                                                 | Read                   |
|           | Cortex-M7 cores 0, 1, and 2 lockstep bit 22 |                                                 | Read                   |
|           | Cortex-M7 cores 0, 1, and 2 lockstep bit 23 |                                                 | Read                   |
|           | Cortex-M7 cores 0, 1, and 2 lockstep bit 24 |                                                 | Read                   |
|           | Cortex-M7 cores 0, 1, and 2 lockstep bit 25 |                                                 | Read                   |
|           | Cortex-M7 cores 0, 1, and 2 lockstep bit 26 |                                                 | Read                   |
|           | Cortex-M7 cores 0, 1, and 2 lockstep bit 27 |                                                 | Read                   |
|           | Cortex-M7 cores 0, 1, and 2 lockstep bit 28 |                                                 | Read                   |
|           | Cortex-M7 cores 0, 1, and 2 lockstep bit 29 |                                                 | Read                   |
| 29        | eDMA_0 and eDMA_1 lockstep bit 0            | RCCU1a and RCCU1b alarms for:  eDMA_0  eDMA_1 | Read                   |
| 29        | eDMA_0 and eDMA_1 lockstep bit 1            |                                                 | Read                   |
| 29        | eDMA_0 and eDMA_1 lockstep bit 2            |                                                 | Read                   |
| 29        | eDMA_0 and eDMA_1 lockstep bit 3            |                                                 | Read                   |
| 29        | eDMA_0 and eDMA_1 lockstep bit 4            |                                                 | Read                   |
| 29        | eDMA_0 and eDMA_1 lockstep bit 5            |                                                 | Read                   |

Table continues on the next page...

Error Injection Module (EIM)

Table 614. RCCU alarms corresponding to channels 28-30 (continued)

| Channel   | Target bit                       | RCCU alarm                                       | Error injection path   |
|-----------|----------------------------------|--------------------------------------------------|------------------------|
|           | eDMA_0 and eDMA_1 lockstep bit 6 |                                                  | Read                   |
|           | eDMA_0 and eDMA_1 lockstep bit 7 |                                                  | Read                   |
|           | eDMA_0 and eDMA_1 lockstep bit 8 | RCCU2a and RCCU2b alarms for:  eDMA_0  eDMA_1  | Read                   |
|           | eDMA_0 and eDMA_1 lockstep bit 9 | RCCU2a and RCCU2b alarms for:  eDMA_0  eDMA_1  | Read                   |
| 30        | Cortex-A53 core lockstep bit 0   | RCCU0a and RCCU0b alarms for the Cortex-A53 core | Read                   |
| 30        | Cortex-A53 core lockstep bit 1   | RCCU0a and RCCU0b alarms for the Cortex-A53 core | Read                   |
| 30        | Cortex-A53 core lockstep bit 2   | RCCU0a and RCCU0b alarms for the Cortex-A53 core | Read                   |
| 30        | Cortex-A53 core lockstep bit 3   | RCCU0a and RCCU0b alarms for the Cortex-A53 core | Read                   |
| 30        | Cortex-A53 core lockstep bit 4   | RCCU1a and RCCU1b alarms for the Cortex-A53 core | Read                   |
| 30        | Cortex-A53 core lockstep bit 5   | RCCU1a and RCCU1b alarms for the Cortex-A53 core | Read                   |
| 30        | Cortex-A53 core lockstep bit 6   | RCCU2a and RCCU2b alarms for the Cortex-A53 core | Read                   |
| 30        | Cortex-A53 core lockstep bit 7   | RCCU2a and RCCU2b alarms for the Cortex-A53 core | Read                   |
| 30        | Cortex-A53 core lockstep bit 8   | RCCU2a and RCCU2b alarms for the Cortex-A53 core | Read                   |
| 30        | Cortex-A53 core lockstep bit 9   | RCCU2a and RCCU2b alarms for the Cortex-A53 core | Read                   |
| 30        | Cortex-A53 core lockstep bit 10  | RCCU4a and RCCU4b alarms for the Cortex-A53 core | Read                   |
| 30        | Cortex-A53 core lockstep bit 11  | RCCU4a and RCCU4b alarms for the Cortex-A53 core | Read                   |
| 30        | GIC-500 lockstep bit 0           | RCCU0 and RCCU1 alarms for GIC-500               | Read                   |
| 30        | GIC-500 lockstep bit 1           | RCCU0 and RCCU1 alarms for GIC-500               | Read                   |
| 30        | GIC-500 lockstep bit 2           | RCCU0 and RCCU1 alarms for GIC-500               | Read                   |
| 30        | GIC-500 lockstep bit 3           | RCCU0 and RCCU1 alarms for GIC-500               | Read                   |
| 30        | GIC-500 lockstep bit 4           | RCCU0 and RCCU1 alarms for GIC-500               | Read                   |
| 30        | GIC-500 lockstep bit 5           | RCCU0 and RCCU1 alarms for GIC-500               | Read                   |

## 74.1.3 EIM\_0 channel assignments

The single channel of the EIM\_0 instance can inject errors on accesses to the two LSBs of target memory arrays.

The following table shows the assigned targets for channel 0.

- In the EIM programming model, channel 0 has a set of EICHD0\_WORD registers for injecting errors.
- The table maps the two LSBs of each target to a pair of EICHD0\_WORD register bits.

To inject a single-bit error on a target, write 1 to one of the two corresponding EICHD0\_WORD bits. To inject a multi-bit error on a target, write 11b to the pair of EICHD0\_WORD data bits.

Error Injection Module (EIM)

Table 615. Targets for the EIM\_0 EICHD0\_WORD registers

| Target: two LSBs only                                              | EICHD0_WORD data bits   | Error injection path   |
|--------------------------------------------------------------------|-------------------------|------------------------|
| Cortex-A53 cluster 0 core 0 data "dirty" RAM                       | WORD8[1:0]              | Write                  |
| Cortex-A53 cluster 0 core 0 data cache tag bank0                   | WORD8[3:2]              | Write                  |
| Cortex-A53 cluster 0 core 0 data cache tag bank1                   | WORD8[5:4]              | Write                  |
| Cortex-A53 cluster 0 core 0 data cache tag bank2                   | WORD8[7:6]              | Write                  |
| Cortex-A53 cluster 0 core 0 data cache tag bank3                   | WORD8[9:8]              | Write                  |
| Cortex-A53 cluster 0 core 0 instruction cache data bank0 high bits | WORD8[11:10]            | Write                  |
| Cortex-A53 cluster 0 core 0 instruction cache data bank0 low bits  | WORD8[13:12]            | Write                  |
| Cortex-A53 cluster 0 core 0 instruction cache data bank1 high bits | WORD8[15:14]            | Write                  |
| Cortex-A53 cluster 0 core 0 instruction cache data bank1 low bits  | WORD8[17:16]            | Write                  |
| Cortex-A53 cluster 0 core 0 instruction cache tag RAM0             | WORD8[19:18]            | Write                  |
| Cortex-A53 cluster 0 core 0 instruction cache tag RAM1             | WORD8[21:20]            | Write                  |
| Cortex-A53 cluster 0 core 0 TLB bank0                              | WORD8[23:22]            | Write                  |
| Cortex-A53 cluster 0 core 0 TLB bank1                              | WORD8[25:24]            | Write                  |
| Cortex-A53 cluster 0 core 0 TLB bank2                              | WORD8[27:26]            | Write                  |
| Cortex-A53 cluster 0 core 0 TLB bank3                              | WORD8[29:28]            | Write                  |
| Cortex-A53 cluster 0 core 1 data "dirty" RAM                       | WORD8[31:30]            | Write                  |
| Cortex-A53 cluster 0 core 1 data cache tag bank0                   | WORD7[1:0]              | Write                  |
| Cortex-A53 cluster 0 core 1 data cache tag bank1                   | WORD7[3:2]              | Write                  |
| Cortex-A53 cluster 0 core 1 data cache tag bank2                   | WORD7[5:4]              | Write                  |
| Cortex-A53 cluster 0 core 1 data cache tag bank3                   | WORD7[7:6]              | Write                  |
| Cortex-A53 cluster 0 core 1 instruction cache data bank0 high bits | WORD7[9:8]              | Write                  |
| Cortex-A53 cluster 0 core 1 instruction cache data bank0 low bits  | WORD7[11:10]            | Write                  |
| Cortex-A53 cluster 0 core 1 instruction cache data bank1 high bits | WORD7[13:12]            | Write                  |
| Cortex-A53 cluster 0 core 1 instruction cache data bank1 low bits  | WORD7[15:14]            | Write                  |
| Cortex-A53 cluster 0 core 1 instruction cache tag RAM0             | WORD7[17:16]            | Write                  |
| Cortex-A53 cluster 0 core 1 instruction cache tag RAM1             | WORD7[19:18]            | Write                  |
| Cortex-A53 cluster 0 core 1 TLB bank0                              | WORD7[21:20]            | Write                  |
| Cortex-A53 cluster 0 core 1 TLB bank1                              | WORD7[23:22]            | Write                  |
| Cortex-A53 cluster 0 core 1 TLB bank2                              | WORD7[25:24]            | Write                  |
| Cortex-A53 cluster 0 core 1 TLB bank3                              | WORD7[27:26]            | Write                  |
| Cortex-A53 cluster 0 core 0 level 1 data cache tag RAM way0        | WORD7[29:28]            | Write                  |
| Cortex-A53 cluster 0 core 0 level 1 data cache tag RAM way1        | WORD7[31:30]            | Write                  |

Table continues on the next page...

Error Injection Module (EIM)

Table 615. Targets for the EIM\_0 EICHD0\_WORD registers (continued)

| Target: two LSBs only                                              | EICHD0_WORD data bits   | Error injection path   |
|--------------------------------------------------------------------|-------------------------|------------------------|
| Cortex-A53 cluster 0 core 0 level 1 data cache tag RAM way2        | WORD6[1:0]              | Write                  |
| Cortex-A53 cluster 0 core 0 level 1 data cache tag RAM way3        | WORD6[3:2]              | Write                  |
| Cortex-A53 cluster 0 core 1 level 1 data cache tag RAM way0        | WORD6[5:4]              | Write                  |
| Cortex-A53 cluster 0 core 1 level 1 data cache tag RAM way1        | WORD6[7:6]              | Write                  |
| Cortex-A53 cluster 0 core 1 level 1 data cache tag RAM way2        | WORD6[9:8]              | Write                  |
| Cortex-A53 cluster 0 core 1 level 1 data cache tag RAM way3        | WORD6[11:10]            | Write                  |
| Cortex-A53 cluster 1 core 0 data "dirty" RAM                       | WORD6[13:12]            | Write                  |
| Cortex-A53 cluster 1 core 0 data cache tag bank0                   | WORD6[15:14]            | Write                  |
| Cortex-A53 cluster 1 core 0 data cache tag bank1                   | WORD6[17:16]            | Write                  |
| Cortex-A53 cluster 1 core 0 data cache tag bank2                   | WORD6[19:18]            | Write                  |
| Cortex-A53 cluster 1 core 0 data cache tag bank3                   | WORD6[21:20]            | Write                  |
| Cortex-A53 cluster 1 core 0 instruction cache data bank0 high bits | WORD6[23:22]            | Write                  |
| Cortex-A53 cluster 1 core 0 instruction cache data bank0 low bits  | WORD6[25:24]            | Write                  |
| Cortex-A53 cluster 1 core 0 instruction cache data bank1 high bits | WORD6[27:26]            | Write                  |
| Cortex-A53 cluster 1 core 0 instruction cache data bank1 low bits  | WORD6[29:28]            | Write                  |
| Cortex-A53 cluster 1 core 0 instruction cache tag RAM0             | WORD6[31:30]            | Write                  |
| Cortex-A53 cluster 1 core 0 instruction cache tag RAM1             | WORD5[1:0]              | Write                  |
| Cortex-A53 cluster 1 core 0 TLB bank0                              | WORD5[3:2]              | Write                  |
| Cortex-A53 cluster 1 core 0 TLB bank1                              | WORD5[5:4]              | Write                  |
| Cortex-A53 cluster 1 core 0 TLB bank2                              | WORD5[7:6]              | Write                  |
| Cortex-A53 cluster 1 core 0 TLB bank3                              | WORD5[9:8]              | Write                  |
| Cortex-A53 cluster 1 core 1 data "dirty" RAM                       | WORD5[11:10]            | Write                  |
| Cortex-A53 cluster 1 core 1 data cache tag bank0                   | WORD5[13:12]            | Write                  |
| Cortex-A53 cluster 1 core 1 data cache tag bank1                   | WORD5[15:14]            | Write                  |
| Cortex-A53 cluster 1 core 1 data cache tag bank2                   | WORD5[17:16]            | Write                  |
| Cortex-A53 cluster 1 core 1 data cache tag bank3                   | WORD5[19:18]            | Write                  |
| Cortex-A53 cluster 1 core 1 instruction cache data bank0 high bits | WORD5[21:20]            | Write                  |
| Cortex-A53 cluster 1 core 1 instruction cache data bank0 low bits  | WORD5[23:22]            | Write                  |
| Cortex-A53 cluster 1 core 1 instruction cache data bank1 high bits | WORD5[25:24]            | Write                  |
| Cortex-A53 cluster 1 core 1 instruction cache data bank1 low bits  | WORD5[27:26]            | Write                  |
| Cortex-A53 cluster 1 core 1 instruction cache tag RAM0             | WORD5[29:28]            | Write                  |
| Cortex-A53 cluster 1 core 1 instruction cache tag RAM1             | WORD5[31:30]            | Write                  |

Table continues on the next page...

Error Injection Module (EIM)

Table 615. Targets for the EIM\_0 EICHD0\_WORD registers (continued)

| Target: two LSBs only                                       | EICHD0_WORD data bits   | Error injection path   |
|-------------------------------------------------------------|-------------------------|------------------------|
| Cortex-A53 cluster 1 core 1 TLB bank0                       | WORD4[1:0]              | Write                  |
| Cortex-A53 cluster 1 core 1 TLB bank1                       | WORD4[3:2]              | Write                  |
| Cortex-A53 cluster 1 core 1 TLB bank2                       | WORD4[5:4]              | Write                  |
| Cortex-A53 cluster 1 core 1 TLB bank3                       | WORD4[7:6]              | Write                  |
| Cortex-A53 cluster 1 core 0 level 1 data cache tag RAM way0 | WORD4[9:8]              | Write                  |
| Cortex-A53 cluster 1 core 0 level 1 data cache tag RAM way1 | WORD4[11:10]            | Write                  |
| Cortex-A53 cluster 1 core 0 level 1 data cache tag RAM way2 | WORD4[13:12]            | Write                  |
| Cortex-A53 cluster 1 core 0 level 1 data cache tag RAM way3 | WORD4[15:14]            | Write                  |
| Cortex-A53 cluster 1 core 1 level 1 data cache tag RAM way0 | WORD4[17:16]            | Write                  |
| Cortex-A53 cluster 1 core 1 level 1 data cache tag RAM way1 | WORD4[19:18]            | Write                  |
| Cortex-A53 cluster 1 core 1 level 1 data cache tag RAM way2 | WORD4[21:20]            | Write                  |
| Cortex-A53 cluster 1 core 1 level 1 data cache tag RAM way3 | WORD4[23:22]            | Write                  |
| GIC-500_0 ICB cache                                         | WORD4[25:24]            | Write                  |
| Reserved                                                    | WORD4[27:26]            | Write                  |
| GIC-500_0 LPI cache                                         | WORD4[29:28]            | Write                  |
| GIC-500_1 ICB cache                                         | WORD4[31:30]            | Write                  |
| Reserved                                                    | WORD3[1:0]              | Write                  |
| GIC-500_1 LPI cache                                         | WORD3[3:2]              | Write                  |
| Reserved                                                    | WORD3[31:4]             | Write                  |

## 74.1.4 EIM\_1 channel assignments

The EIM\_1 instance channels can inject errors on accesses to data bits of its target memory arrays.

The following table shows the channel assignments and corresponding targets.

- In the EIM programming model, each channel has a set of EICHDn\_WORD registers for injecting errors.
- The table maps the targets to their corresponding WORD register bits.

To cause a memory array controller to generate an error event, write 1 to the designated WORD register bit.

Table 616. Targets for EIM\_1 EICHDn\_WORD registers

| Channel   | Target   | WORD data bits   | Error injection path   |
|-----------|----------|------------------|------------------------|
| 0         | Reserved | WORD8[31:0]      | -                      |
|           | Reserved | WORD7[31:0]      | -                      |
|           | Reserved | WORD6[31:0]      | -                      |
|           | Reserved | WORD5[31:0]      | -                      |

Table continues on the next page...

Table 616. Targets for EIM\_1 EICHDn\_WORD registers (continued)

| Channel   | Target   | WORD data bits   | Error injection path   |
|-----------|----------|------------------|------------------------|
|           | Reserved | WORD4[31:0]      | -                      |
|           | Reserved | WORD3[31:0]      | -                      |
|           | Reserved | WORD2[31:0]      | -                      |
|           | Reserved | WORD1[31:0]      | -                      |
| 1         | Reserved | WORD8[31:0]      | -                      |
|           | Reserved | WORD7[31:0]      | -                      |
|           | Reserved | WORD6[31:0]      | -                      |
|           | Reserved | WORD5[31:0]      | -                      |
|           | Reserved | WORD4[31:0]      | -                      |
|           | Reserved | WORD3[31:0]      | -                      |
|           | Reserved | WORD2[31:0]      | -                      |
|           | Reserved | WORD1[31:0]      | -                      |
| 2         | Reserved | WORD8[31:0]      | -                      |
|           | Reserved | WORD7[31:0]      | -                      |
|           | Reserved | WORD6[31:0]      | -                      |
|           | Reserved | WORD5[31:0]      | -                      |
|           | Reserved | WORD4[31:0]      | -                      |
|           | Reserved | WORD3[31:0]      | -                      |
|           | Reserved | WORD2[31:0]      | -                      |
|           | Reserved | WORD1[31:0]      | -                      |
| 3         | Reserved | WORD8[31:0]      | -                      |
|           | Reserved | WORD7[31:0]      | -                      |
|           | Reserved | WORD6[31:0]      | -                      |
|           | Reserved | WORD5[31:0]      | -                      |
|           | Reserved | WORD4[31:0]      | -                      |
|           | Reserved | WORD3[31:0]      | -                      |
|           | Reserved | WORD2[31:0]      | -                      |
|           | Reserved | WORD1[31:0]      | -                      |
| 4         | Reserved | WORD8[31:0]      | -                      |
|           | Reserved | WORD7[31:0]      | -                      |
|           | Reserved | WORD6[31:0]      | -                      |
|           | Reserved | WORD5[31:0]      | -                      |

Table continues on the next page...

Error Injection Module (EIM)

Table 616. Targets for EIM\_1 EICHDn\_WORD registers (continued)

| Channel   | Target                                           | WORD data bits   | Error injection path   |
|-----------|--------------------------------------------------|------------------|------------------------|
|           | Reserved                                         | WORD4[31:0]      | -                      |
|           | Reserved                                         | WORD3[31:0]      | -                      |
|           | Reserved                                         | WORD2[31:0]      | -                      |
|           | Reserved                                         | WORD1[31:0]      | -                      |
| 5         | QuadSPI transmit buffer memory                   | WORD8[31:0]      | Read                   |
|           | QuadSPI transmit buffer inject error on ECC bits | WORD7[7:0]       |                        |
|           | Reserved                                         | WORD7[31:8]      | -                      |
|           | Reserved                                         | WORD6[31:0]      | -                      |
|           | Reserved                                         | WORD5[31:0]      | -                      |
|           | Reserved                                         | WORD4[31:0]      | -                      |
|           | Reserved                                         | WORD3[31:0]      | -                      |
|           | Reserved                                         | WORD2[31:0]      | -                      |
|           | Reserved                                         | WORD1[31:0]      | -                      |
| 6         | Reserved                                         | WORD8[31:0]      | -                      |
|           | Reserved                                         | WORD7[31:0]      | -                      |
|           | Reserved                                         | WORD6[31:0]      | -                      |
|           | Reserved                                         | WORD5[31:0]      | -                      |
|           | Reserved                                         | WORD4[31:0]      | -                      |
|           | Reserved                                         | WORD3[31:0]      | -                      |
|           | Reserved                                         | WORD2[31:0]      | -                      |
|           | Reserved                                         | WORD1[31:0]      | -                      |
| 7         | Reserved                                         | WORD8[31:0]      | -                      |
|           | Reserved                                         | WORD7[31:0]      | -                      |
|           | Reserved                                         | WORD6[31:0]      | -                      |
|           | Reserved                                         | WORD5[31:0]      | -                      |
|           | Reserved                                         | WORD4[31:0]      | -                      |
|           | Reserved                                         | WORD3[31:0]      | -                      |
|           | Reserved                                         | WORD2[31:0]      | -                      |
|           | Reserved                                         | WORD1[31:0]      | -                      |
| 8         | Reserved                                         | WORD8[31:0]      | -                      |
|           | Reserved                                         | WORD7[31:0]      | -                      |
|           | Reserved                                         | WORD6[31:0]      | -                      |

Table continues on the next page...

Error Injection Module (EIM)

Table 616. Targets for EIM\_1 EICHDn\_WORD registers (continued)

| Channel   | Target   | WORD data bits   | Error injection path   |
|-----------|----------|------------------|------------------------|
|           | Reserved | WORD5[31:0]      | -                      |
|           | Reserved | WORD4[31:0]      | -                      |
|           | Reserved | WORD3[31:0]      | -                      |
|           | Reserved | WORD2[31:0]      | -                      |
|           | Reserved | WORD1[31:0]      | -                      |
| 9         | Reserved | WORD8[31:0]      | -                      |
|           | Reserved | WORD7[31:0]      | -                      |
|           | Reserved | WORD6[31:0]      | -                      |
|           | Reserved | WORD5[31:0]      | -                      |
|           | Reserved | WORD4[31:0]      | -                      |
|           | Reserved | WORD3[31:0]      | -                      |
|           | Reserved | WORD2[31:0]      | -                      |
|           | Reserved | WORD1[31:0]      | -                      |
| 10        | Reserved | WORD8[31:0]      | -                      |
|           | Reserved | WORD7[31:0]      | -                      |
|           | Reserved | WORD6[31:0]      | -                      |
|           | Reserved | WORD5[31:0]      | -                      |
|           | Reserved | WORD4[31:0]      | -                      |
|           | Reserved | WORD3[31:0]      | -                      |
|           | Reserved | WORD2[31:0]      | -                      |
|           | Reserved | WORD1[31:0]      | -                      |
| 11        | Reserved | WORD8[31:0]      | -                      |
|           | Reserved | WORD7[31:0]      | -                      |
|           | Reserved | WORD6[31:0]      | -                      |
|           | Reserved | WORD5[31:0]      | -                      |
|           | Reserved | WORD4[31:0]      | -                      |
|           | Reserved | WORD3[31:0]      | -                      |
|           | Reserved | WORD2[31:0]      | -                      |
|           | Reserved | WORD1[31:0]      | -                      |
| 12        | Reserved | WORD8[31:0]      | -                      |
|           | Reserved | WORD7[31:0]      | -                      |
|           | Reserved | WORD6[31:0]      | -                      |

Table continues on the next page...

Error Injection Module (EIM)

Table 616. Targets for EIM\_1 EICHDn\_WORD registers (continued)

| Channel   | Target                                           | WORD data bits   | Error injection path   |
|-----------|--------------------------------------------------|------------------|------------------------|
|           |                                                  | WORD5[31:0]      | -                      |
|           |                                                  | WORD4[7:0]       | -                      |
|           | Reserved                                         | WORD4[31:8]      | -                      |
|           | QuadSPI AHB read buffer memory                   | WORD3[31:0]      | Read                   |
|           |                                                  | WORD2[31:0]      |                        |
|           | QuadSPI AHB read buffer inject error on ECC bits | WORD1[7:0]       |                        |
|           | Reserved                                         | WORD1[31:8]      | -                      |
| 13        | Reserved                                         | WORD8[31:0]      | -                      |
| 13        | Reserved                                         | WORD7[31:0]      | -                      |
| 13        | Reserved                                         | WORD6[31:0]      | -                      |
| 13        | Reserved                                         | WORD5[31:0]      | -                      |
| 13        | Reserved                                         | WORD4[31:0]      | -                      |
| 13        | Reserved                                         | WORD3[31:0]      | -                      |
| 13        | Reserved                                         | WORD2[31:0]      | -                      |
| 13        | Reserved                                         | WORD1[31:0]      | -                      |
| 14        | Reserved                                         | WORD8[31:0]      | -                      |
| 14        | Reserved                                         | WORD7[31:0]      | -                      |
| 14        | Reserved                                         | WORD6[31:0]      | -                      |
| 14        | Reserved                                         | WORD5[31:0]      | -                      |
| 14        | Reserved                                         | WORD4[31:0]      | -                      |
| 14        | Reserved                                         | WORD3[31:0]      | -                      |
| 14        | Reserved                                         | WORD2[31:0]      | -                      |
| 14        | Reserved                                         | WORD1[31:0]      | -                      |

## 74.1.5 EIM\_2 channel assignments

The EIM\_2 instance channels can inject errors on accesses to data bits of its target memory arrays.

The following table shows the channel assignments and corresponding targets.

- In the EIM programming model, each channel has a set of EICHDn\_WORD registers for injecting errors.
- The table maps the target bits to the WORD register bits.

To cause a memory array controller to generate an error event, write 1 to the designated WORD register bit.

Error Injection Module (EIM)

Table 617. Targets for EIM\_2 EICHDn\_WORD registers

| Channel   | Target                                              | Data bits                    | Error injection path   |
|-----------|-----------------------------------------------------|------------------------------|------------------------|
| 0         | SerDes_0 master read request buffer 0               | Buffer0[31:0]: WORD8[31:0]   | Write                  |
| 0         | SerDes_0 master read request buffer 0               | Buffer0[63:32]: WORD7[31:0]  | Write                  |
| 0         | SerDes_0 master read request buffer 0               | Buffer0[95:64]: WORD6[31:0]  | Write                  |
| 0         | SerDes_0 master read request buffer 1               | Buffer1[31:0]: WORD5[31:0]   | Write                  |
| 0         | SerDes_0 master read request buffer 1               | Buffer1[63:32]: WORD4[31:0]  | Write                  |
| 0         | SerDes_0 master read request buffer 1               | Buffer1[95:64]: WORD3[31:0]  | Write                  |
| 0         | SerDes_0 transmit retry buffer                      | Buffer[31:0]: WORD2[31:0]    | Write                  |
| 0         | SerDes_0 transmit retry buffer                      | Buffer[46:32]: WORD1[14:0]   | Write                  |
| 0         | Reserved                                            | WORD1[31:15]                 |                        |
| 1         | SerDes_0 slave TLP completion data segment composer | Composer[31:0]: WORD8[31:0]  | Write                  |
| 1         | SerDes_0 slave TLP completion data segment composer | Composer[63:32]: WORD7[31:0] | Write                  |
| 1         | SerDes_0 slave TLP completion data segment composer | Composer[87:64]: WORD6[23:0] | Write                  |
| 1         | Reserved                                            | WORD6[31:24]                 |                        |
| 1         | SerDes_0 DMA channel context RAM0                   | RAM0[31:0]: WORD5[31:0]      | Write                  |
| 1         | SerDes_0 DMA channel context RAM0                   | RAM0[63:32]: WORD4[31:0]     | Write                  |
| 1         | SerDes_0 DMA channel context RAM0                   | RAM0[95:64]: WORD3[31:0]     | Write                  |
| 1         | SerDes_0 DMA channel context RAM0                   | RAM0[103:96]: WORD2[7:0]     | Write                  |
| 1         | Reserved                                            | WORD2[31:8]                  |                        |
| 1         | SerDes_0 transmit SOT buffer                        | Buffer[15:0]: WORD1[15:0]    | Write                  |
| 1         | Reserved                                            | WORD1[31:16]                 |                        |
| 2         | SerDes_0 DMA channel context RAM1                   | RAM1[31:0]: WORD8[31:0]      | Write                  |
|           | SerDes_0 DMA channel context RAM1                   | RAM1[63:32]: WORD7[31:0]     | Write                  |
|           | SerDes_0 DMA channel context RAM1                   | RAM1[95:64]: WORD6[31:0]     | Write                  |
|           | SerDes_0 DMA channel context RAM1                   | RAM1[103:96]: WORD5[7:0]     | Write                  |
|           | Reserved                                            | WORD5[31:8]                  |                        |
|           | SerDes_0 DMA channel context RAM2                   | RAM2[31:0]: WORD4[31:0]      | Write                  |
|           | SerDes_0 DMA channel context RAM2                   | RAM2[63:32]: WORD3[31:0]     | Write                  |
|           | SerDes_0 DMA channel context RAM2                   | RAM2[95:64]: WORD2[31:0]     | Write                  |
|           | SerDes_0 DMA channel context RAM2                   | RAM2[103:96]: WORD1[7:0]     | Write                  |
|           | Reserved                                            | WORD1[31:8]                  |                        |
| 3         | SerDes_0 slave write set-aside buffer 0             | Buffer0[31:0]: WORD8[31:0]   | Write                  |
| 3         | SerDes_0 slave write set-aside buffer 0             | Buffer0[63:32]: WORD7[31:0]  | Write                  |

Table continues on the next page...

Error Injection Module (EIM)

Table 617. Targets for EIM\_2 EICHDn\_WORD registers (continued)

| Channel   | Target                                  | Data bits                   | Error injection path   |
|-----------|-----------------------------------------|-----------------------------|------------------------|
|           |                                         | Buffer0[85:64]: WORD6[21:0] | Write                  |
|           | Reserved                                | WORD6[31:22]                |                        |
|           | SerDes_0 slave write set-aside buffer 1 | Buffer1[31:0]: WORD5[31:0]  | Write                  |
|           |                                         | Buffer1[63:32]: WORD4[31:0] | Write                  |
|           |                                         | Buffer1[85:64]: WORD3[21:0] | Write                  |
|           | Reserved                                | WORD3[31:22]                |                        |
|           | SerDes_0 receive queue data             | Data[31:0]: WORD2[31:0]     | Write                  |
|           |                                         | Data[45:32]: WORD1[13:0]    | Write                  |
|           | Reserved                                | WORD1[31:14]                |                        |
| 4         | SerDes_0 receive queue header 0         | Header0[31:0]: WORD8[31:0]  | Write                  |
|           |                                         | Header0[63:32]: WORD7[31:0] | Write                  |
|           |                                         | Header0[85:64]: WORD6[21:0] | Write                  |
|           | Reserved                                | WORD6[31:22]                |                        |
|           | SerDes_0 receive queue header 1         | Header1[31:0]: WORD5[31:0]  | Write                  |
|           |                                         | Header1[63:32]: WORD4[31:0] | Write                  |
|           |                                         | Header1[85:64]: WORD3[21:0] | Write                  |
|           | Reserved                                | WORD3[31:22]                |                        |
|           | SerDes_0 DMA read buffer RAM            | RAM[31:0]: WORD2[31:0]      | Write                  |
|           |                                         | RAM[38:32]: WORD1[6:0]      | Write                  |
|           | Reserved                                | WORD1[31:7]                 |                        |
| 5         | SerDes_0 master completion buffer       | Buffer[31:0]: WORD8[31:0]   | Write                  |
|           |                                         | Buffer[63:32]: WORD7[31:0]  | Write                  |
|           |                                         | Buffer[86:64]: WORD6[22:0]  | Write                  |
|           | Reserved                                | WORD6[31:23]                |                        |

## 74.1.6 EIM\_3 channel assignments

The EIM\_3 instance channels can inject errors on accesses to data bits of its target memory arrays.

The following table shows the channel assignments and corresponding targets.

- In the EIM programming model, each channel has a set of EICHDn\_WORD registers for injecting errors.
- The table maps the target bits to the WORD register bits.

To cause a memory array controller to generate an error event, write 1 to the designated WORD register bit.

Error Injection Module (EIM)

Table 618. Targets for EIM\_3 EICHDn\_WORD registers

|   Channel | Target                                   | Data bits    | Error injection path   |
|-----------|------------------------------------------|--------------|------------------------|
|         0 | DDR subsystem read reorder data buffer 1 | WORD8[31:0]  | Write                  |
|         0 | DDR subsystem read reorder data buffer 1 | WORD7[31:0]  | Write                  |
|         0 | DDR subsystem read reorder data buffer 1 | WORD6[31:0]  | Write                  |
|         0 | DDR subsystem read reorder data buffer 1 | WORD5[31:0]  | Write                  |
|         0 | DDR subsystem read reorder data buffer 1 | WORD4[17:0]  | Write                  |
|         0 | Reserved                                 | WORD4[31:18] |                        |
|         1 | DDR subsystem read reorder data buffer 2 | WORD8[31:0]  | Write                  |
|         1 | DDR subsystem read reorder data buffer 2 | WORD7[31:0]  | Write                  |
|         1 | DDR subsystem read reorder data buffer 2 | WORD6[31:0]  | Write                  |
|         1 | DDR subsystem read reorder data buffer 2 | WORD5[31:0]  | Write                  |
|         1 | DDR subsystem read reorder data buffer 2 | WORD4[17:0]  | Write                  |
|         1 | Reserved                                 | WORD4[31:18] |                        |
|         2 | DDR subsystem read reorder data buffer 0 | WORD8[31:0]  | Write                  |
|         2 | DDR subsystem read reorder data buffer 0 | WORD7[31:0]  | Write                  |
|         2 | DDR subsystem read reorder data buffer 0 | WORD6[31:0]  | Write                  |
|         2 | DDR subsystem read reorder data buffer 0 | WORD5[31:0]  | Write                  |
|         2 | DDR subsystem read reorder data buffer 0 | WORD4[17:0]  | Write                  |
|         2 | Reserved                                 | WORD4[31:18] |                        |
|         3 | DDR subsystem write data buffer          | WORD8[31:0]  | Write                  |
|         3 | DDR subsystem write data buffer          | WORD7[31:0]  | Write                  |
|         3 | DDR subsystem write data buffer          | WORD6[31:0]  | Write                  |
|         3 | DDR subsystem write data buffer          | WORD5[31:0]  | Write                  |
|         3 | DDR subsystem write data buffer          | WORD4[15:0]  | Write                  |
|         3 | Reserved                                 | WORD4[31:16] |                        |

## 74.1.7 Constraints for using EIM on Cortex-A53 cache memories

The Cortex-A53 core provides protection against soft errors in cache memories upon detection of a single-bit ECC error. In this case, the Cortex-A53 processor attempts to correct the data and update the memory, and then read the line to confirm the correction. In case of a hard error, such as persistent injection by EIM, the Cortex-A53 core might enter into a continuous livelock loop. Therefore, you must be careful when using EIM for injecting errors in the Cortex-A53 processor cache memories. Following are the steps:

## 1. Clear all cache.

```
ca53_invalidate_icache_all();
```

```
ca53_flush_dcache_all();
```

Error Injection Module (EIM)

## 2. Read data into cache.

```
/*Start Performance Monitoring*/
```

```
ca53_api_start_pmu();
```

## 3. Enable EIM.

```
ca53_eim_enable(ECC_TYPE[L1_ECC_REGIONS[i]].ECC_TARGET, ECC_TYPE[L1_ECC_REGIONS[i]].OFFSET, A53_single_bit_error, L1_ECC_Channel);
```

## 4. Read from cache.

```
data32 = *(volatile uint32_t*)(addr);
```

This reads or writes data into cache with an error.

```
for(n=addr; n>(addr+size);n=n+4){*(volatile uint32_t*)(n + 0x1000) = *(volatile uint32_t*)(n);}
```

## 5. Disable EIM.

```
ca53_eim_disable(ECC_TYPE[L1_ECC_REGIONS[i]].ECC_TARGET, ECC_TYPE[L1_ECC_REGIONS[i]].OFFSET, A53_single_bit_error, L1_ECC_Channel);
```

You must enable and program EIM, to inject a Cortex-A53 cache memory error, in a way that a single cacheline can be read to induce an ECC reaction. Then, disable EIM. Reading more than one cacheline when the EIM error injection is active can lead to a Cortex-A53 livelock scenario. For more information, see Arm Cortex-A53 MPCore Processor Technical Reference Manual.

## 74.2 Chip-specific EIM information

## 74.2.1 EIM instances

The following table summarizes the features of EIM instances on this chip.

## Table 619. EIM instance summary

| EIM instance   |   Number of channels | Targets                                    |
|----------------|----------------------|--------------------------------------------|
| EIM_MISC       |                   17 | Memory arrays for:  Standby SRAM  PCIe_1 |
| EIM_LLCE       |                    6 | Memory arrays for:  LLCE Data RAM_A       |

Table continues on the next page...

Error Injection Module (EIM)

Table 619. EIM instance summary (continued)

| EIM instance   | Number of channels   | Targets                                                                                   |
|----------------|----------------------|-------------------------------------------------------------------------------------------|
|                |                      |  LLCE Data RAM_B  LLCE Core 3 RAM  LLCE Core 2 RAM  LLCE Core 1 RAM  LLCE Core 0 RAM |
| EIM_PFE0       | 32                   | Various internal memory arrays                                                            |
| EIM_PFE1       | 15                   | Various internal memory arrays                                                            |
| EIM_PFE2       | 32                   | Various internal memory arrays                                                            |
| EIM_PFE3       | 32                   | Various internal memory arrays                                                            |
| EIM_PFE4       | 10                   | Various internal memory arrays                                                            |
| EIM_PFE5       | 32                   | Various internal memory arrays                                                            |
| EIM_PFE6       | 2                    | Various internal memory arrays                                                            |

## 74.2.2 EIM\_MISC channel assignments

Table 2 Targets of EIM\_S32G channel's EICHDn\_WORD registers

|   Channel | Target ( bus size)                          | Data bits                                                                               |
|-----------|---------------------------------------------|-----------------------------------------------------------------------------------------|
|         0 | Standby SRAM bank0 (72 bits)                | Bank0 bits 31-0: WORD1[31:0] Bank0 bits 63-32: WORD2[31:0] Bank0 bits 71-65: WORD3[7:0] |
|         1 | Standby SRAM bank1 (72 bits)                | Bank1 bits 31-0: WORD1[31:0] Bank1 bits 63-32: WORD2[31:0] Bank1 bits 71-65: WORD3[7:0] |
|         2 | PCIe_1 DMA_Channel_Context_RAM_0 (104 bits) | 31-0 : WORD1[31:0] 63-32: WORD2[31:0] 95-64: WORD3[31:0] 104-96: WORD4[7:0]             |
|         3 | PCIe_1 DMA_Channel_Context_RAM_1 (104 bits) | 31-0 : WORD1[31:0] 63-32: WORD2[31:0] 95-64: WORD3[31:0] 104-96: WORD4[7:0]             |
|         4 | PCIe_1                                      | 31-0 : WORD1[31:0]                                                                      |

Table continues on the next page...

## Table continued from the previous page...

|    | DMA_Channel_Context_RAM_2 (104 bits)                         | 63-32: WORD2[31:0] 95-64: WORD3[31:0] 104-96: WORD4[7:0]   |
|----|--------------------------------------------------------------|------------------------------------------------------------|
|  5 | PCIe_1 DMA_Read_Buffer_RAM (39 bits)                         | 31-0 : WORD1[31:0] 38-32: WORD2[6:0]                       |
|  6 | PCIe_1 Master_Completion_Buffer (87 bits)                    | 31-0 : WORD1[31:0] 63-32: WORD2[31:0] 86-64: WORD3[22:0]   |
|  7 | PCIe_1 Master_Read_Request_Buffer_0 (96 bits)                | 31-0 : WORD1[31:0] 63-32: WORD2[31:0] 95-64: WORD3[31:0]   |
|  8 | PCIe_1 Master_Read_Request_Buffer_1 (96 bits)                | 31-0 : WORD1[31:0] 63-32: WORD2[31:0] 95-64: WORD3[31:0]   |
|  9 | PCIe_1 Receive_Queue_Data (46 bits)                          | 31-0 : WORD1[31:0] 45-32: WORD2[13:0]                      |
| 10 | PCIe_1 Receive_Queue_Header_0 (86 bits)                      | 31-0 : WORD1[31:0] 63-32: WORD2[31:0] 85-64: WORD3[21:0]   |
| 11 | PCIe_1 Receive_Queue_Header_1 (86 bits)                      | 31-0 : WORD1[31:0] 63-32: WORD2[31:0] 85-64: WORD3[21:0]   |
| 12 | PCIe_1 Slave_TLP_Completion_Data_Segment _Composer (88 bits) | 31-0 : WORD1[31:0] 63-32: WORD2[31:0] 87-64: WORD3[23:0]   |
| 13 | PCIe_1 Slave_Write_Set_Aside_Buffer_0 (86 bits)              | 31-0 : WORD1[31:0] 63-32: WORD2[31:0] 85-64: WORD3[21:0]   |

Table continues on the next page...

Table continued from the previous page...

|   14 | PCIe_1 Slave_Write_Set_Aside_Buffer_1 (86 bits)   | 31-0 : WORD1[31:0] 63-32: WORD2[31:0] 85-64: WORD3[21:0]   |
|------|---------------------------------------------------|------------------------------------------------------------|
|   15 | PCIe_1 Transmit_Retry_Buffer (47 bits)            | 31-0 : WORD1[31:0] 46-32: WORD2[14:0]                      |
|   16 | PCIe_1 Transmit_SOT_Buffer (16 bits)              | 15-0 : WORD1[15:0]                                         |

## 74.2.3 EIM\_PFE channel assignments

Table 2 Targets of PFE EIM channel's EICHDn\_WORD registers

| Channel   | Target bus size   | Data bits                                                                                                                                               |
|-----------|-------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| EIM0-CH00 | 39 bits           | Bank0 bits 31-0: WORD0[31:0] Bank0 bits 38-32: WORD1[6:0]                                                                                               |
| EIM0-CH01 | 72 bits           | Bank1 bits 31-0: WORD0[31:0] Bank1 bits 63-32: WORD1[31:0] Bank1 bits 71-64: WORD2[7:0]                                                                 |
| EIM0-CH02 | 140 bits          | Bank2 bits 31-0: WORD0[31:0] Bank2 bits 63-32: WORD1[31:0] Bank2 bits 95-64: WORD2[31:0] Bank2 bits 127-96: WORD3[31:0] Bank2 bits 139-128: WORD4[11:0] |
| EIM0-CH03 | 78 bits           | Bank3 bits 31-0: WORD0[31:0] Bank3 bits 63-32: WORD1[31:0] Bank3 bits 77-64: WORD2[13:0]                                                                |
| EIM0-CH04 | 26 bits           | Bank4 bits 25-0: WORD0[25:0]                                                                                                                            |
| EIM0-CH05 | 52 bits           | Bank5 bits 31-0: WORD0[31:0] Bank5 bits 51-32: WORD1[19:0]                                                                                              |
| EIM0-CH06 | 52 bits           | Bank6 bits 31-0: WORD0[31:0] Bank6 bits 51-32: WORD1[19:0]                                                                                              |
| EIM0-CH07 | 39 bits           | Bank7 bits 31-0: WORD0[31:0] Bank7 bits 38-32: WORD1[6:0]                                                                                               |
| EIM0-CH08 | 78 bits           | Bank8 bits 31-0: WORD0[31:0] Bank8 bits 63-32: WORD1[31:0] Bank8 bits 77-64: WORD2[13:0]                                                                |
| EIM0-CH09 | 26 bits           | Bank9 bits 25-0: WORD0[25:0]                                                                                                                            |

Table continues on the next page...

Error Injection Module (EIM)

## Table continued from the previous page...

| EIM0-CH10   | 52 bits   | Bank10 bits 31-0: WORD0[31:0] Bank10 bits 51-32: WORD1[19:0]                                |
|-------------|-----------|---------------------------------------------------------------------------------------------|
| EIM0-CH11   | 52 bits   | Bank11 bits 31-0: WORD0[31:0] Bank11 bits 51-32: WORD1[19:0]                                |
| EIM0-CH12   | 39 bits   | Bank12 bits 31-0: WORD0[31:0] Bank12 bits 38-32: WORD1[6:0]                                 |
| EIM0-CH13   | 78 bits   | Bank13 bits 31-0: WORD0[31:0] Bank13 bits 63-32: WORD1[31:0] Bank13 bits 77-64: WORD2[13:0] |
| EIM0-CH14   | 26 bits   | Bank14 bits 25-0: WORD0[25:0]                                                               |
| EIM0-CH15   | 52 bits   | Bank15 bits 31-0: WORD0[31:0] Bank15 bits 51-32: WORD1[19:0]                                |
| EIM0-CH16   | 52 bits   | Bank16 bits 31-0: WORD0[31:0] Bank16 bits 51-32: WORD1[19:0]                                |
| EIM0-CH17   | 39 bits   | Bank17 bits 31-0: WORD0[31:0] Bank17 bits 38-32: WORD1[6:0]                                 |
| EIM0-CH18   | 78 bits   | Bank18 bits 31-0: WORD0[31:0] Bank18 bits 63-32: WORD1[31:0] Bank18 bits 77-64: WORD2[13:0] |
| EIM0-CH19   | 26 bits   | Bank19 bits 25-0: WORD0[25:0]                                                               |
| EIM0-CH20   | 52 bits   | Bank20 bits 31-0: WORD0[31:0] Bank20 bits 51-32: WORD1[19:0]                                |
| EIM0-CH21   | 52 bits   | Bank21 bits 31-0: WORD0[31:0] Bank21 bits 51-32: WORD1[19:0]                                |
| EIM0-CH22   | 39 bits   | Bank22 bits 31-0: WORD0[31:0] Bank22 bits 38-32: WORD1[6:0]                                 |
| EIM0-CH23   | 78 bits   | Bank23 bits 31-0: WORD0[31:0] Bank23 bits 63-32: WORD1[31:0] Bank23 bits 77-64: WORD2[13:0] |
| EIM0-CH24   | 26 bits   | Bank24 bits 25-0: WORD0[25:0]                                                               |
| EIM0-CH25   | 52 bits   | Bank25 bits 31-0: WORD0[31:0] Bank25 bits 51-32: WORD1[19:0]                                |
| EIM0-CH26   | 52 bits   | Bank26 bits 31-0: WORD0[31:0] Bank26 bits 51-32: WORD1[19:0]                                |
| EIM0-CH27   | 39 bits   | Bank27 bits 31-0: WORD0[31:0] Bank27 bits 38-32: WORD1[6:0]                                 |
| EIM0-CH28   | 78 bits   | Bank28 bits 31-0: WORD0[31:0] Bank28 bits 63-32: WORD1[31:0] Bank28 bits 77-64: WORD2[13:0] |
| EIM0-CH29   | 26 bits   | Bank29 bits 25-0: WORD0[25:0]                                                               |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| EIM0-CH30   | 52 bits   | Bank30 bits 31-0: WORD0[31:0] Bank30 bits 51-32: WORD1[19:0]                                                                                                 |
|-------------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| EIM0-CH31   | 52 bits   | Bank31 bits 31-0: WORD0[31:0] Bank31 bits 51-32: WORD1[19:0]                                                                                                 |
| EIM1-CH00   | 39 bits   | Bank0 bits 31-0: WORD0[31:0] Bank0 bits 38-32: WORD1[6:0]                                                                                                    |
| EIM1-CH01   | 78 bits   | Bank1 bits 31-0: WORD0[31:0] Bank1 bits 63-32: WORD1[31:0] Bank1 bits 77-64: WORD2[13:0]                                                                     |
| EIM1-CH02   | 26 bits   | Bank2 bits 25-0: WORD0[25:0]                                                                                                                                 |
| EIM1-CH03   | 52 bits   | Bank3 bits 31-0: WORD0[31:0] Bank3 bits 51-32: WORD1[19:0]                                                                                                   |
| EIM1-CH04   | 52 bits   | Bank4 bits 31-0: WORD0[31:0] Bank4 bits 51-32: WORD1[19:0]                                                                                                   |
| EIM1-CH05   | 39 bits   | Bank5 bits 31-0: WORD0[31:0] Bank5 bits 38-32: WORD1[6:0]                                                                                                    |
| EIM1-CH06   | 78 bits   | Bank6 bits 31-0: WORD0[31:0] Bank6 bits 63-32: WORD1[31:0] Bank6 bits 77-64: WORD2[13:0]                                                                     |
| EIM1-CH07   | 26 bits   | Bank7 bits 25-0: WORD0[25:0]                                                                                                                                 |
| EIM1-CH08   | 52 bits   | Bank8 bits 31-0: WORD0[31:0] Bank8 bits 51-32: WORD1[19:0]                                                                                                   |
| EIM1-CH09   | 52 bits   | Bank9 bits 31-0: WORD0[31:0] Bank9 bits 51-32: WORD1[19:0]                                                                                                   |
| EIM1-CH10   | 39 bits   | Bank10 bits 31-0: WORD0[31:0] Bank10 bits 38-32: WORD1[6:0]                                                                                                  |
| EIM1-CH11   | 52 bits   | Bank11 bits 31-0: WORD0[31:0] Bank11 bits 51-32: WORD1[19:0]                                                                                                 |
| EIM1-CH12   | 72 bits   | Bank12 bits 31-0: WORD0[31:0] Bank12 bits 63-32: WORD1[31:0] Bank12 bits 71-64: WORD2[7:0]                                                                   |
| EIM1-CH13   | 144 bits  | Bank13 bits 31-0: WORD0[31:0] Bank13 bits 63-32: WORD1[31:0] Bank13 bits 95-64: WORD2[31:0] Bank13 bits 127-96: WORD3[31:0] Bank13 bits 143-128: WORD4[15:0] |
| EIM1-CH14   | 116 bits  | Bank14 bits 31-0: WORD0[31:0] Bank14 bits 63-32: WORD1[31:0] Bank14 bits 95-64: WORD2[31:0] Bank14 bits 115-96: WORD3[19:0]                                  |
| EIM2-CH00   | 16 bits   | Bank0 bits 15-0: WORD0[15:0]                                                                                                                                 |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| EIM2-CH01   | 16 bits   | Bank1 bits 15-0: WORD0[15:0]                                                                                                                                                                  |
|-------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| EIM2-CH02   | 16 bits   | Bank2 bits 15-0: WORD0[15:0]                                                                                                                                                                  |
| EIM2-CH03   | 16 bits   | Bank3 bits 15-0: WORD0[15:0]                                                                                                                                                                  |
| EIM2-CH04   | 8 bits    | Bank4 bits 7-0: WORD0[7:0]                                                                                                                                                                    |
| EIM2-CH05   | 8 bits    | Bank5 bits 7-0: WORD0[7:0]                                                                                                                                                                    |
| EIM2-CH06   | 16 bits   | Bank6 bits 15-0: WORD0[15:0]                                                                                                                                                                  |
| EIM2-CH07   | 8 bits    | Bank7 bits 7-0: WORD0[7:0]                                                                                                                                                                    |
| EIM2-CH08   | 8 bits    | Bank8 bits 7-0: WORD0[7:0]                                                                                                                                                                    |
| EIM2-CH09   | 16 bits   | Bank9 bits 15-0: WORD0[15:0]                                                                                                                                                                  |
| EIM2-CH10   | 8 bits    | Bank10 bits 7-0: WORD0[7:0]                                                                                                                                                                   |
| EIM2-CH11   | 8 bits    | Bank11 bits 7-0: WORD0[7:0]                                                                                                                                                                   |
| EIM2-CH12   | 16 bits   | Bank12 bits 15-0: WORD0[15:0]                                                                                                                                                                 |
| EIM2-CH13   | 8 bits    | Bank13 bits 7-0: WORD0[7:0]                                                                                                                                                                   |
| EIM2-CH14   | 8 bits    | Bank14 bits 7-0: WORD0[7:0]                                                                                                                                                                   |
| EIM2-CH15   | 16 bits   | Bank15 bits 15-0: WORD0[15:0]                                                                                                                                                                 |
| EIM2-CH16   | 72 bits   | Bank16 bits 31-0: WORD0[31:0] Bank16 bits 63-32: WORD1[31:0] Bank16 bits 71-64: WORD2[7:0]                                                                                                    |
| EIM2-CH17   | 72 bits   | Bank17 bits 31-0: WORD0[31:0] Bank17 bits 63-32: WORD1[31:0] Bank17 bits 71-64: WORD2[7:0]                                                                                                    |
| EIM2-CH18   | 72 bits   | Bank18 bits 31-0: WORD0[31:0] Bank18 bits 63-32: WORD1[31:0] Bank18 bits 71-64: WORD2[7:0]                                                                                                    |
| EIM2-CH19   | 72 bits   | Bank19 bits 31-0: WORD0[31:0] Bank19 bits 63-32: WORD1[31:0] Bank19 bits 71-64: WORD2[7:0]                                                                                                    |
| EIM2-CH20   | 72 bits   | Bank20 bits 31-0: WORD0[31:0] Bank20 bits 63-32: WORD1[31:0] Bank20 bits 71-64: WORD2[7:0]                                                                                                    |
| EIM2-CH21   | 72 bits   | Bank21 bits 31-0: WORD0[31:0] Bank21 bits 63-32: WORD1[31:0] Bank21 bits 71-64: WORD2[7:0]                                                                                                    |
| EIM2-CH22   | 288 bits  | Bank22 bits 31-0: WORD0[31:0] Bank22 bits 63-32: WORD1[31:0] Bank22 bits 95-64: WORD2[31:0] Bank22 bits 127-96: WORD3[31:0] Bank22 bits 159-128: WORD4[31:0] Bank22 bits 191-160: WORD5[31:0] |

Table continues on the next page...

Error Injection Module (EIM)

## Table continued from the previous page...

|           |          | Bank22 bits 223-192: WORD6[31:0] Bank22 bits 255-224: WORD7[31:0] Bank22 bits 287-256: WORD8[31:0]                                                                                                                                                                                      |
|-----------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| EIM2-CH23 | 72 bits  | Bank23 bits 31-0: WORD0[31:0] Bank23 bits 63-32: WORD1[31:0] Bank23 bits 71-64: WORD2[7:0]                                                                                                                                                                                              |
| EIM2-CH24 | 72 bits  | Bank24 bits 31-0: WORD0[31:0] Bank24 bits 63-32: WORD1[31:0] Bank24 bits 71-64: WORD2[7:0]                                                                                                                                                                                              |
| EIM2-CH25 | 72 bits  | Bank25 bits 31-0: WORD0[31:0] Bank25 bits 63-32: WORD1[31:0] Bank25 bits 71-64: WORD2[7:0]                                                                                                                                                                                              |
| EIM2-CH26 | 72 bits  | Bank26 bits 31-0: WORD0[31:0] Bank26 bits 63-32: WORD1[31:0] Bank26 bits 71-64: WORD2[7:0]                                                                                                                                                                                              |
| EIM2-CH27 | 72 bits  | Bank27 bits 31-0: WORD0[31:0] Bank27 bits 63-32: WORD1[31:0] Bank27 bits 71-64: WORD2[7:0]                                                                                                                                                                                              |
| EIM2-CH28 | 72 bits  | Bank28 bits 31-0: WORD0[31:0] Bank28 bits 63-32: WORD1[31:0] Bank28 bits 71-64: WORD2[7:0]                                                                                                                                                                                              |
| EIM2-CH29 | 72 bits  | Bank29 bits 31-0: WORD0[31:0] Bank29 bits 63-32: WORD1[31:0] Bank29 bits 71-64: WORD2[7:0]                                                                                                                                                                                              |
| EIM2-CH30 | 72 bits  | Bank30 bits 31-0: WORD0[31:0] Bank30 bits 63-32: WORD1[31:0] Bank30 bits 71-64: WORD2[7:0]                                                                                                                                                                                              |
| EIM2-CH31 | 23 bits  | Bank31 bits 22-0: WORD0[22:0]                                                                                                                                                                                                                                                           |
| EIM3-CH00 | 288 bits | Bank0 bits 31-0: WORD0[31:0] Bank0 bits 63-32: WORD1[31:0] Bank0 bits 95-64: WORD2[31:0] Bank0 bits 127-96: WORD3[31:0] Bank0 bits 159-128: WORD4[31:0] Bank0 bits 191-160: WORD5[31:0] Bank0 bits 223-192: WORD6[31:0] Bank0 bits 255-224: WORD7[31:0] Bank0 bits 287-256: WORD8[31:0] |
| EIM3-CH01 | 72 bits  | Bank1 bits 31-0: WORD0[31:0] Bank1 bits 63-32: WORD1[31:0] Bank1 bits 71-64: WORD2[7:0]                                                                                                                                                                                                 |
| EIM3-CH02 | 72 bits  | Bank2 bits 31-0: WORD0[31:0] Bank2 bits 63-32: WORD1[31:0] Bank2 bits 71-64: WORD2[7:0]                                                                                                                                                                                                 |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| EIM3-CH03   | 72 bits   | Bank3 bits 31-0: WORD0[31:0] Bank3 bits 63-32: WORD1[31:0] Bank3 bits 71-64: WORD2[7:0]                                                                                                                                                                                                          |
|-------------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| EIM3-CH04   | 72 bits   | Bank4 bits 31-0: WORD0[31:0] Bank4 bits 63-32: WORD1[31:0] Bank4 bits 71-64: WORD2[7:0]                                                                                                                                                                                                          |
| EIM3-CH05   | 72 bits   | Bank5 bits 31-0: WORD0[31:0] Bank5 bits 63-32: WORD1[31:0] Bank5 bits 71-64: WORD2[7:0]                                                                                                                                                                                                          |
| EIM3-CH06   | 72 bits   | Bank6 bits 31-0: WORD0[31:0] Bank6 bits 63-32: WORD1[31:0] Bank6 bits 71-64: WORD2[7:0]                                                                                                                                                                                                          |
| EIM3-CH07   | 72 bits   | Bank7 bits 31-0: WORD0[31:0] Bank7 bits 63-32: WORD1[31:0] Bank7 bits 71-64: WORD2[7:0]                                                                                                                                                                                                          |
| EIM3-CH08   | 72 bits   | Bank8 bits 31-0: WORD0[31:0] Bank8 bits 63-32: WORD1[31:0] Bank8 bits 71-64: WORD2[7:0]                                                                                                                                                                                                          |
| EIM3-CH09   | 23 bits   | Bank9 bits 22-0: WORD0[22:0]                                                                                                                                                                                                                                                                     |
| EIM3-CH10   | 288 bits  | Bank10 bits 31-0: WORD0[31:0] Bank10 bits 63-32: WORD1[31:0] Bank10 bits 95-64: WORD2[31:0] Bank10 bits 127-96: WORD3[31:0] Bank10 bits 159-128: WORD4[31:0] Bank10 bits 191-160: WORD5[31:0] Bank10 bits 223-192: WORD6[31:0] Bank10 bits 255-224: WORD7[31:0] Bank10 bits 287-256: WORD8[31:0] |
| EIM3-CH11   | 72 bits   | Bank11 bits 31-0: WORD0[31:0] Bank11 bits 63-32: WORD1[31:0] Bank11 bits 71-64: WORD2[7:0]                                                                                                                                                                                                       |
| EIM3-CH12   | 72 bits   | Bank12 bits 31-0: WORD0[31:0] Bank12 bits 63-32: WORD1[31:0] Bank12 bits 71-64: WORD2[7:0]                                                                                                                                                                                                       |
| EIM3-CH13   | 72 bits   | Bank13 bits 31-0: WORD0[31:0] Bank13 bits 63-32: WORD1[31:0] Bank13 bits 71-64: WORD2[7:0]                                                                                                                                                                                                       |
| EIM3-CH14   | 72 bits   | Bank14 bits 31-0: WORD0[31:0] Bank14 bits 63-32: WORD1[31:0] Bank14 bits 71-64: WORD2[7:0]                                                                                                                                                                                                       |
| EIM3-CH15   | 72 bits   | Bank15 bits 31-0: WORD0[31:0] Bank15 bits 63-32: WORD1[31:0] Bank15 bits 71-64: WORD2[7:0]                                                                                                                                                                                                       |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| EIM3-CH16   | 72 bits   | Bank16 bits 31-0: WORD0[31:0] Bank16 bits 63-32: WORD1[31:0] Bank16 bits 71-64: WORD2[7:0]   |
|-------------|-----------|----------------------------------------------------------------------------------------------|
| EIM3-CH17   | 72 bits   | Bank17 bits 31-0: WORD0[31:0] Bank17 bits 63-32: WORD1[31:0] Bank17 bits 71-64: WORD2[7:0]   |
| EIM3-CH18   | 72 bits   | Bank18 bits 31-0: WORD0[31:0] Bank18 bits 63-32: WORD1[31:0] Bank18 bits 71-64: WORD2[7:0]   |
| EIM3-CH19   | 23 bits   | Bank19 bits 22-0: WORD0[22:0]                                                                |
| EIM3-CH20   | 72 bits   | Bank20 bits 31-0: WORD0[31:0] Bank20 bits 63-32: WORD1[31:0] Bank20 bits 71-64: WORD2[7:0]   |
| EIM3-CH21   | 72 bits   | Bank21 bits 31-0: WORD0[31:0] Bank21 bits 63-32: WORD1[31:0] Bank21 bits 71-64: WORD2[7:0]   |
| EIM3-CH22   | 72 bits   | Bank22 bits 31-0: WORD0[31:0] Bank22 bits 63-32: WORD1[31:0] Bank22 bits 71-64: WORD2[7:0]   |
| EIM3-CH23   | 72 bits   | Bank23 bits 31-0: WORD0[31:0] Bank23 bits 63-32: WORD1[31:0] Bank23 bits 71-64: WORD2[7:0]   |
| EIM3-CH24   | 72 bits   | Bank24 bits 31-0: WORD0[31:0] Bank24 bits 63-32: WORD1[31:0] Bank24 bits 71-64: WORD2[7:0]   |
| EIM3-CH25   | 72 bits   | Bank25 bits 31-0: WORD0[31:0] Bank25 bits 63-32: WORD1[31:0] Bank25 bits 71-64: WORD2[7:0]   |
| EIM3-CH26   | 72 bits   | Bank26 bits 31-0: WORD0[31:0] Bank26 bits 63-32: WORD1[31:0] Bank26 bits 71-64: WORD2[7:0]   |
| EIM3-CH27   | 72 bits   | Bank27 bits 31-0: WORD0[31:0] Bank27 bits 63-32: WORD1[31:0] Bank27 bits 71-64: WORD2[7:0]   |
| EIM3-CH28   | 72 bits   | Bank28 bits 31-0: WORD0[31:0] Bank28 bits 63-32: WORD1[31:0] Bank28 bits 71-64: WORD2[7:0]   |
| EIM3-CH29   | 72 bits   | Bank29 bits 31-0: WORD0[31:0] Bank29 bits 63-32: WORD1[31:0] Bank29 bits 71-64: WORD2[7:0]   |
| EIM3-CH30   | 72 bits   | Bank30 bits 31-0: WORD0[31:0] Bank30 bits 63-32: WORD1[31:0] Bank30 bits 71-64: WORD2[7:0]   |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| EIM3-CH31   | 72 bits   | Bank31 bits 31-0: WORD0[31:0] Bank31 bits 63-32: WORD1[31:0] Bank31 bits 71-64: WORD2[7:0]   |
|-------------|-----------|----------------------------------------------------------------------------------------------|
| EIM4-CH00   | 72 bits   | Bank0 bits 31-0: WORD0[31:0] Bank0 bits 63-32: WORD1[31:0] Bank0 bits 71-64: WORD2[7:0]      |
| EIM4-CH01   | 39 bits   | Bank1 bits 31-0: WORD0[31:0] Bank1 bits 38-32: WORD1[6:0]                                    |
| EIM4-CH02   | 72 bits   | Bank2 bits 31-0: WORD0[31:0] Bank2 bits 63-32: WORD1[31:0] Bank2 bits 71-64: WORD2[7:0]      |
| EIM4-CH03   | 72 bits   | Bank3 bits 31-0: WORD0[31:0] Bank3 bits 63-32: WORD1[31:0] Bank3 bits 71-64: WORD2[7:0]      |
| EIM4-CH04   | 72 bits   | Bank4 bits 31-0: WORD0[31:0] Bank4 bits 63-32: WORD1[31:0] Bank4 bits 71-64: WORD2[7:0]      |
| EIM4-CH05   | 72 bits   | Bank5 bits 31-0: WORD0[31:0] Bank5 bits 63-32: WORD1[31:0] Bank5 bits 71-64: WORD2[7:0]      |
| EIM4-CH06   | 72 bits   | Bank6 bits 31-0: WORD0[31:0] Bank6 bits 63-32: WORD1[31:0] Bank6 bits 71-64: WORD2[7:0]      |
| EIM4-CH07   | 72 bits   | Bank7 bits 31-0: WORD0[31:0] Bank7 bits 63-32: WORD1[31:0] Bank7 bits 71-64: WORD2[7:0]      |
| EIM4-CH08   | 72 bits   | Bank8 bits 31-0: WORD0[31:0] Bank8 bits 63-32: WORD1[31:0] Bank8 bits 71-64: WORD2[7:0]      |
| EIM4-CH09   | 72 bits   | Bank9 bits 31-0: WORD0[31:0] Bank9 bits 63-32: WORD1[31:0] Bank9 bits 71-64: WORD2[7:0]      |
| EIM5-CH00   | 16 bits   | Bank0 bits 15-0: WORD0[15:0]                                                                 |
| EIM5-CH01   | 16 bits   | Bank1 bits 15-0: WORD0[15:0]                                                                 |
| EIM5-CH02   | 8 bits    | Bank2 bits 7-0: WORD0[7:0]                                                                   |
| EIM5-CH03   | 8 bits    | Bank3 bits 7-0: WORD0[7:0]                                                                   |
| EIM5-CH04   | 16 bits   | Bank4 bits 15-0: WORD0[15:0]                                                                 |
| EIM5-CH05   | 8 bits    | Bank5 bits 7-0: WORD0[7:0]                                                                   |
| EIM5-CH06   | 8 bits    | Bank6 bits 7-0: WORD0[7:0]                                                                   |
| EIM5-CH07   | 16 bits   | Bank7 bits 15-0: WORD0[15:0]                                                                 |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| EIM5-CH08   | 72 bits   | Bank8 bits 31-0: WORD0[31:0] Bank8 bits 63-32: WORD1[31:0] Bank8 bits 71-64: WORD2[7:0]    |
|-------------|-----------|--------------------------------------------------------------------------------------------|
| EIM5-CH09   | 72 bits   | Bank9 bits 31-0: WORD0[31:0] Bank9 bits 63-32: WORD1[31:0] Bank9 bits 71-64: WORD2[7:0]    |
| EIM5-CH10   | 72 bits   | Bank10 bits 31-0: WORD0[31:0] Bank10 bits 63-32: WORD1[31:0] Bank10 bits 71-64: WORD2[7:0] |
| EIM5-CH11   | 72 bits   | Bank11 bits 31-0: WORD0[31:0] Bank11 bits 63-32: WORD1[31:0] Bank11 bits 71-64: WORD2[7:0] |
| EIM5-CH12   | 72 bits   | Bank12 bits 31-0: WORD0[31:0] Bank12 bits 63-32: WORD1[31:0] Bank12 bits 71-64: WORD2[7:0] |
| EIM5-CH13   | 72 bits   | Bank13 bits 31-0: WORD0[31:0] Bank13 bits 63-32: WORD1[31:0] Bank13 bits 71-64: WORD2[7:0] |
| EIM5-CH14   | 39 bits   | Bank14 bits 31-0: WORD0[31:0] Bank14 bits 38-32: WORD1[6:0]                                |
| EIM5-CH15   | 72 bits   | Bank15 bits 31-0: WORD0[31:0] Bank15 bits 63-32: WORD1[31:0] Bank15 bits 71-64: WORD2[7:0] |
| EIM5-CH16   | 39 bits   | Bank16 bits 31-0: WORD0[31:0] Bank16 bits 38-32: WORD1[6:0]                                |
| EIM5-CH17   | 72 bits   | Bank17 bits 31-0: WORD0[31:0] Bank17 bits 63-32: WORD1[31:0] Bank17 bits 71-64: WORD2[7:0] |
| EIM5-CH18   | 39 bits   | Bank18 bits 31-0: WORD0[31:0] Bank18 bits 38-32: WORD1[6:0]                                |
| EIM5-CH19   | 72 bits   | Bank19 bits 31-0: WORD0[31:0] Bank19 bits 63-32: WORD1[31:0] Bank19 bits 71-64: WORD2[7:0] |
| EIM5-CH20   | 39 bits   | Bank20 bits 31-0: WORD0[31:0] Bank20 bits 38-32: WORD1[6:0]                                |
| EIM5-CH21   | 72 bits   | Bank21 bits 31-0: WORD0[31:0] Bank21 bits 63-32: WORD1[31:0] Bank21 bits 71-64: WORD2[7:0] |
| EIM5-CH22   | 39 bits   | Bank22 bits 31-0: WORD0[31:0] Bank22 bits 38-32: WORD1[6:0]                                |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| EIM5-CH23   | 72 bits   | Bank23 bits 31-0: WORD0[31:0] Bank23 bits 63-32: WORD1[31:0] Bank23 bits 71-64: WORD2[7:0]                                                                   |
|-------------|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| EIM5-CH24   | 39 bits   | Bank24 bits 31-0: WORD0[31:0] Bank24 bits 38-32: WORD1[6:0]                                                                                                  |
| EIM5-CH25   | 156 bits  | Bank25 bits 31-0: WORD0[31:0] Bank25 bits 63-32: WORD1[31:0] Bank25 bits 95-64: WORD2[31:0] Bank25 bits 127-96: WORD3[31:0] Bank25 bits 155-128: WORD4[27:0] |
| EIM5-CH26   | 78 bits   | Bank26 bits 31-0: WORD0[31:0] Bank26 bits 63-32: WORD1[31:0] Bank26 bits 77-64: WORD2[13:0]                                                                  |
| EIM5-CH27   | 72 bits   | Bank27 bits 31-0: WORD0[31:0] Bank27 bits 63-32: WORD1[31:0] Bank27 bits 71-64: WORD2[7:0]                                                                   |
| EIM5-CH28   | 78 bits   | Bank28 bits 31-0: WORD0[31:0] Bank28 bits 63-32: WORD1[31:0] Bank28 bits 77-64: WORD2[13:0]                                                                  |
| EIM5-CH29   | 26 bits   | Bank29 bits 25-0: WORD0[25:0]                                                                                                                                |
| EIM5-CH30   | 52 bits   | Bank30 bits 31-0: WORD0[31:0] Bank30 bits 51-32: WORD1[19:0]                                                                                                 |
| EIM5-CH31   | 52 bits   | Bank31 bits 31-0: WORD0[31:0] Bank31 bits 51-32: WORD1[19:0]                                                                                                 |
| EIM6-CH00   | 39 bits   | Bank0 bits 31-0: WORD0[31:0] Bank0 bits 38-32: WORD1[6:0]                                                                                                    |
| EIM6-CH01   | 39 bits   | Bank1 bits 31-0: WORD0[31:0] Bank1 bits 38-32: WORD1[6:0]                                                                                                    |

## 74.2.4 EIM\_LLCE channel assignments

Table 2 Targets of LLCE EIM channel's EICHDn\_WORD registers

|   Channel | Target ( bus size)        | Data bits                 |
|-----------|---------------------------|---------------------------|
|         0 | LLCE Data RAM_A (39 bits) | WORD[31:0] +7 parity bits |
|         1 | LLCE Data RAM_B (39 bits) | WORD[31:0] +7 parity bits |
|         2 | Reserved                  | NA                        |
|         3 | LLCE Core 3 RAM (39 bits) | WORD[31:0]                |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

|    |                           | +7 parity bits            |
|----|---------------------------|---------------------------|
|  4 | LLCE Core 1 RAM (39 bits) | WORD[31:0] +7 parity bits |
|  5 | LLCE Core 2 RAM (39 bits) | WORD[31:0] +7 parity bits |
|  6 | LLCE Core 0 RAM (39 bits) | WORD[31:0] +7 parity bits |
|  7 | Reserved                  | NA                        |
|  8 | Reserved                  | NA                        |

## 74.3 Overview

The Error Injection Module (EIM) is mainly used for diagnostic purposes. It provides a method for diagnostic coverage of internal memories (for example, system RAM, cache RAMs, and peripheral memories). See the chip-specific EIM information to determine which functional safety features are supported by this method.

EIM enables you to induce artificial errors on error-checking mechanisms of a system, such as ECC for RAM read data and parity bits. For each such mechanism that EIM supports on the chip, EIM can inject single-bit and multi-bit inversions on data in the applicable target bus. Injecting faults on memory accesses can be used to exercise the SEC-DED ECC function of the related system.

## 74.3.1 Features

The EIM includes these features:

- Supports 31 error injection channels. See the chip-specific EIM information for channel assignment details.
- Protection against accidental enable and reconfiguration error injection function via two-stage enable mechanism

## 74.3.2 Block diagram

The following diagram shows an example of EIM implementation with a 64-bit read data bus and an 8-bit checkbit bus.

Error Injection Module (EIM)

Error Injection Module (EIM)

<!-- image -->

Several memory elements are implemented within a device, which may not only be the large memory blocks (Flash and SRAM) but also smaller memories like caches, the TCD blocks, and the embedded peripheral memories. Some larger memories may actually be built from multiple memory elements, dependent on their size or function. Each of these memory elements implements its own control logic, the memory controller, that performs the accesses to the actual memory, the memory array. An EIM channel is associated with a memory controller and provides the capability to alter one or multiple signals in the read access path from the corresponding memory array(s). Only memory controllers controlling a safety related memory may be associated with an EIM channel.

## 74.4 EIM register descriptions

The EIM provides a programming model mapped to an on-platform peripheral slot.

## Programming model access

All system bus masters can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes
- To undefined (reserved) addresses

Attempted updates to the programming model while the EIM is in the midst of an operation result in non-deterministic behavior.

## Error injection channel descriptor: function and structure

Each error injection channel descriptor:

- Specifies a mask that defines which bits of the read data and/or checkbit bus from target RAM are inverted on a read access.
- Consists of a 288-bit (36-byte) structure, composed of nine 32-bit words, in the EIM programming model. Unused words are not documented.
- Word0 (EICHDn\_WORD0), if present, defines the checkbit mask.
- Word1 (EICHDn\_WORD1) and additional words, if present, define the data mask. Word registers subsequent to Word1 are present only when required by the total width of the channel's data mask. Error injection channel descriptor: DATA\_MASK details.

The multiple channel descriptors are organized sequentially.

## Error injection channel descriptor: DATA\_MASK details

For each channel: The following tables show the distribution of DATA\_MASK's bits across the WORD registers. The first table shows the total width of DATA\_MASK and the distribution of its bits across WORD1, WORD2, and WORD3. The second table shows the distribution of DATA\_MASK's bits across WORD4 and subsequent registers.

Table 620. Error injection channel descriptor: DATA\_MASK details

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | DATA_MASK total width (bits)   | WORD1                           | WORD2                           | WORD3                           |
| 0         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 1         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 2         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 3         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 4         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 5         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 6         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 7         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 8         | 64                             | 63-32                           | 31-0                            | -                               |
| 9         | 64                             | 63-32                           | 31-0                            | -                               |

Table continues on the next page...

Error Injection Module (EIM)

Table 620. Error injection channel descriptor: DATA\_MASK details (continued)

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | DATA_MASK total width (bits)   | WORD1                           | WORD2                           | WORD3                           |
| 10        | 64                             | 63-32                           | 31-0                            | -                               |
| 11        | 44                             | 43-32                           | 31-0                            | -                               |
| 12        | 128                            | 127-96                          | 95-64                           | 63-32                           |
| 13        | 104                            | 103-96                          | 95-64                           | 63-32                           |
| 14        | 128                            | 127-96                          | 95-64                           | 63-32                           |
| 15        | 128                            | 127-96                          | 95-64                           | 63-32                           |
| 16        | 64                             | 63-32                           | 31-0                            | -                               |
| 17        | 44                             | 43-32                           | 31-0                            | -                               |
| 18        | 128                            | 127-96                          | 95-64                           | 63-32                           |
| 19        | 104                            | 103-96                          | 95-64                           | 63-32                           |
| 20        | 128                            | 127-96                          | 95-64                           | 63-32                           |
| 21        | 128                            | 127-96                          | 95-64                           | 63-32                           |
| 22        | 64                             | 63-32                           | 31-0                            | -                               |
| 23        | 44                             | 43-32                           | 31-0                            | -                               |
| 24        | 128                            | 127-96                          | 95-64                           | 63-32                           |
| 25        | 104                            | 103-96                          | 95-64                           | 63-32                           |
| 26        | 128                            | 127-96                          | 95-64                           | 63-32                           |
| 27        | 128                            | 127-96                          | 95-64                           | 63-32                           |
| 28        | 90                             | 89-64                           | 63-32                           | 31-0                            |
| 29        | 20                             | 19-0                            | -                               | -                               |
| 30        | 18                             | 17-0                            | -                               | -                               |

Table 621. DATA\_MASK bit: Channel-word mapping

|         | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|---------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel | WORD4                           | WORD5                           | WORD6                           | WORD7                           | WORD8                           |
| 0       | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |

Table continues on the next page...

Error Injection Module (EIM)

Table 621. DATA\_MASK bit: Channel-word mapping (continued)

| Channel   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | WORD4                           | WORD5                           | WORD6                           | WORD7                           | WORD8                           |
| 1         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 2         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 3         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 4         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 5         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 6         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 7         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 12        | 31-0                            | -                               | -                               | -                               | -                               |
| 13        | 31-0                            | -                               | -                               | -                               | -                               |
| 14        | 31-0                            | -                               | -                               | -                               | -                               |
| 15        | 31-0                            | -                               | -                               | -                               | -                               |
| 18        | 31-0                            | -                               | -                               | -                               | -                               |
| 19        | 31-0                            | -                               | -                               | -                               | -                               |
| 20        | 31-0                            | -                               | -                               | -                               | -                               |
| 21        | 31-0                            | -                               | -                               | -                               | -                               |
| 24        | 31-0                            | -                               | -                               | -                               | -                               |
| 25        | 31-0                            | -                               | -                               | -                               | -                               |
| 26        | 31-0                            | -                               | -                               | -                               | -                               |
| 27        | 31-0                            | -                               | -                               | -                               | -                               |

## 74.4.1 EIM memory map

EIM base address: 4030\_8000h

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| 0h       | Error Injection Module Configuration Register (EIMCR) |                32 | RW       | 0000_0000h    |
| 4h       | Error Injection Channel Enable register (EICHEN)      |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 100h     | Error Injection Channel Descriptor 0, Word0 (EICHD0_WORD0) |                32 | RW       | 0000_0000h    |
| 104h     | Error Injection Channel Descriptor 0, Word1 (EICHD0_WORD1) |                32 | RW       | 0000_0000h    |
| 108h     | Error Injection Channel Descriptor 0, Word2 (EICHD0_WORD2) |                32 | RW       | 0000_0000h    |
| 10Ch     | Error Injection Channel Descriptor 0, Word3 (EICHD0_WORD3) |                32 | RW       | 0000_0000h    |
| 110h     | Error Injection Channel Descriptor 0, Word4 (EICHD0_WORD4) |                32 | RW       | 0000_0000h    |
| 114h     | Error Injection Channel Descriptor 0, Word5 (EICHD0_WORD5) |                32 | RW       | 0000_0000h    |
| 118h     | Error Injection Channel Descriptor 0, Word6 (EICHD0_WORD6) |                32 | RW       | 0000_0000h    |
| 11Ch     | Error Injection Channel Descriptor 0, Word7 (EICHD0_WORD7) |                32 | RW       | 0000_0000h    |
| 120h     | Error Injection Channel Descriptor 0, Word8 (EICHD0_WORD8) |                32 | RW       | 0000_0000h    |
| 140h     | Error Injection Channel Descriptor 1, Word0 (EICHD1_WORD0) |                32 | RW       | 0000_0000h    |
| 144h     | Error Injection Channel Descriptor 1, Word1 (EICHD1_WORD1) |                32 | RW       | 0000_0000h    |
| 148h     | Error Injection Channel Descriptor 1, Word2 (EICHD1_WORD2) |                32 | RW       | 0000_0000h    |
| 14Ch     | Error Injection Channel Descriptor 1, Word3 (EICHD1_WORD3) |                32 | RW       | 0000_0000h    |
| 150h     | Error Injection Channel Descriptor 1, Word4 (EICHD1_WORD4) |                32 | RW       | 0000_0000h    |
| 154h     | Error Injection Channel Descriptor 1, Word5 (EICHD1_WORD5) |                32 | RW       | 0000_0000h    |
| 158h     | Error Injection Channel Descriptor 1, Word6 (EICHD1_WORD6) |                32 | RW       | 0000_0000h    |
| 15Ch     | Error Injection Channel Descriptor 1, Word7 (EICHD1_WORD7) |                32 | RW       | 0000_0000h    |
| 160h     | Error Injection Channel Descriptor 1, Word8 (EICHD1_WORD8) |                32 | RW       | 0000_0000h    |
| 180h     | Error Injection Channel Descriptor 2, Word0 (EICHD2_WORD0) |                32 | RW       | 0000_0000h    |
| 184h     | Error Injection Channel Descriptor 2, Word1 (EICHD2_WORD1) |                32 | RW       | 0000_0000h    |
| 188h     | Error Injection Channel Descriptor 2, Word2 (EICHD2_WORD2) |                32 | RW       | 0000_0000h    |
| 18Ch     | Error Injection Channel Descriptor 2, Word3 (EICHD2_WORD3) |                32 | RW       | 0000_0000h    |
| 190h     | Error Injection Channel Descriptor 2, Word4 (EICHD2_WORD4) |                32 | RW       | 0000_0000h    |
| 194h     | Error Injection Channel Descriptor 2, Word5 (EICHD2_WORD5) |                32 | RW       | 0000_0000h    |
| 198h     | Error Injection Channel Descriptor 2, Word6 (EICHD2_WORD6) |                32 | RW       | 0000_0000h    |
| 19Ch     | Error Injection Channel Descriptor 2, Word7 (EICHD2_WORD7) |                32 | RW       | 0000_0000h    |
| 1A0h     | Error Injection Channel Descriptor 2, Word8 (EICHD2_WORD8) |                32 | RW       | 0000_0000h    |
| 1C0h     | Error Injection Channel Descriptor 3, Word0 (EICHD3_WORD0) |                32 | RW       | 0000_0000h    |
| 1C4h     | Error Injection Channel Descriptor 3, Word1 (EICHD3_WORD1) |                32 | RW       | 0000_0000h    |
| 1C8h     | Error Injection Channel Descriptor 3, Word2 (EICHD3_WORD2) |                32 | RW       | 0000_0000h    |
| 1CCh     | Error Injection Channel Descriptor 3, Word3 (EICHD3_WORD3) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 1D0h     | Error Injection Channel Descriptor 3, Word4 (EICHD3_WORD4) |                32 | RW       | 0000_0000h    |
| 1D4h     | Error Injection Channel Descriptor 3, Word5 (EICHD3_WORD5) |                32 | RW       | 0000_0000h    |
| 1D8h     | Error Injection Channel Descriptor 3, Word6 (EICHD3_WORD6) |                32 | RW       | 0000_0000h    |
| 1DCh     | Error Injection Channel Descriptor 3, Word7 (EICHD3_WORD7) |                32 | RW       | 0000_0000h    |
| 1E0h     | Error Injection Channel Descriptor 3, Word8 (EICHD3_WORD8) |                32 | RW       | 0000_0000h    |
| 200h     | Error Injection Channel Descriptor 4, Word0 (EICHD4_WORD0) |                32 | RW       | 0000_0000h    |
| 204h     | Error Injection Channel Descriptor 4, Word1 (EICHD4_WORD1) |                32 | RW       | 0000_0000h    |
| 208h     | Error Injection Channel Descriptor 4, Word2 (EICHD4_WORD2) |                32 | RW       | 0000_0000h    |
| 20Ch     | Error Injection Channel Descriptor 4, Word3 (EICHD4_WORD3) |                32 | RW       | 0000_0000h    |
| 210h     | Error Injection Channel Descriptor 4, Word4 (EICHD4_WORD4) |                32 | RW       | 0000_0000h    |
| 214h     | Error Injection Channel Descriptor 4, Word5 (EICHD4_WORD5) |                32 | RW       | 0000_0000h    |
| 218h     | Error Injection Channel Descriptor 4, Word6 (EICHD4_WORD6) |                32 | RW       | 0000_0000h    |
| 21Ch     | Error Injection Channel Descriptor 4, Word7 (EICHD4_WORD7) |                32 | RW       | 0000_0000h    |
| 220h     | Error Injection Channel Descriptor 4, Word8 (EICHD4_WORD8) |                32 | RW       | 0000_0000h    |
| 240h     | Error Injection Channel Descriptor 5, Word0 (EICHD5_WORD0) |                32 | RW       | 0000_0000h    |
| 244h     | Error Injection Channel Descriptor 5, Word1 (EICHD5_WORD1) |                32 | RW       | 0000_0000h    |
| 248h     | Error Injection Channel Descriptor 5, Word2 (EICHD5_WORD2) |                32 | RW       | 0000_0000h    |
| 24Ch     | Error Injection Channel Descriptor 5, Word3 (EICHD5_WORD3) |                32 | RW       | 0000_0000h    |
| 250h     | Error Injection Channel Descriptor 5, Word4 (EICHD5_WORD4) |                32 | RW       | 0000_0000h    |
| 254h     | Error Injection Channel Descriptor 5, Word5 (EICHD5_WORD5) |                32 | RW       | 0000_0000h    |
| 258h     | Error Injection Channel Descriptor 5, Word6 (EICHD5_WORD6) |                32 | RW       | 0000_0000h    |
| 25Ch     | Error Injection Channel Descriptor 5, Word7 (EICHD5_WORD7) |                32 | RW       | 0000_0000h    |
| 260h     | Error Injection Channel Descriptor 5, Word8 (EICHD5_WORD8) |                32 | RW       | 0000_0000h    |
| 280h     | Error Injection Channel Descriptor 6, Word0 (EICHD6_WORD0) |                32 | RW       | 0000_0000h    |
| 284h     | Error Injection Channel Descriptor 6, Word1 (EICHD6_WORD1) |                32 | RW       | 0000_0000h    |
| 288h     | Error Injection Channel Descriptor 6, Word2 (EICHD6_WORD2) |                32 | RW       | 0000_0000h    |
| 28Ch     | Error Injection Channel Descriptor 6, Word3 (EICHD6_WORD3) |                32 | RW       | 0000_0000h    |
| 290h     | Error Injection Channel Descriptor 6, Word4 (EICHD6_WORD4) |                32 | RW       | 0000_0000h    |
| 294h     | Error Injection Channel Descriptor 6, Word5 (EICHD6_WORD5) |                32 | RW       | 0000_0000h    |
| 298h     | Error Injection Channel Descriptor 6, Word6 (EICHD6_WORD6) |                32 | RW       | 0000_0000h    |
| 29Ch     | Error Injection Channel Descriptor 6, Word7 (EICHD6_WORD7) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 2A0h     | Error Injection Channel Descriptor 6, Word8 (EICHD6_WORD8)   |                32 | RW       | 0000_0000h    |
| 2C0h     | Error Injection Channel Descriptor 7, Word0 (EICHD7_WORD0)   |                32 | RW       | 0000_0000h    |
| 2C4h     | Error Injection Channel Descriptor 7, Word1 (EICHD7_WORD1)   |                32 | RW       | 0000_0000h    |
| 2C8h     | Error Injection Channel Descriptor 7, Word2 (EICHD7_WORD2)   |                32 | RW       | 0000_0000h    |
| 2CCh     | Error Injection Channel Descriptor 7, Word3 (EICHD7_WORD3)   |                32 | RW       | 0000_0000h    |
| 2D0h     | Error Injection Channel Descriptor 7, Word4 (EICHD7_WORD4)   |                32 | RW       | 0000_0000h    |
| 2D4h     | Error Injection Channel Descriptor 7, Word5 (EICHD7_WORD5)   |                32 | RW       | 0000_0000h    |
| 2D8h     | Error Injection Channel Descriptor 7, Word6 (EICHD7_WORD6)   |                32 | RW       | 0000_0000h    |
| 2DCh     | Error Injection Channel Descriptor 7, Word7 (EICHD7_WORD7)   |                32 | RW       | 0000_0000h    |
| 2E0h     | Error Injection Channel Descriptor 7, Word8 (EICHD7_WORD8)   |                32 | RW       | 0000_0000h    |
| 300h     | Error Injection Channel Descriptor 8, Word0 (EICHD8_WORD0)   |                32 | RW       | 0000_0000h    |
| 304h     | Error Injection Channel Descriptor 8, Word1 (EICHD8_WORD1)   |                32 | RW       | 0000_0000h    |
| 308h     | Error Injection Channel Descriptor 8, Word2 (EICHD8_WORD2)   |                32 | RW       | 0000_0000h    |
| 340h     | Error Injection Channel Descriptor 9, Word0 (EICHD9_WORD0)   |                32 | RW       | 0000_0000h    |
| 344h     | Error Injection Channel Descriptor 9, Word1 (EICHD9_WORD1)   |                32 | RW       | 0000_0000h    |
| 348h     | Error Injection Channel Descriptor 9, Word2 (EICHD9_WORD2)   |                32 | RW       | 0000_0000h    |
| 380h     | Error Injection Channel Descriptor 10, Word0 (EICHD10_WORD0) |                32 | RW       | 0000_0000h    |
| 384h     | Error Injection Channel Descriptor 10, Word1 (EICHD10_WORD1) |                32 | RW       | 0000_0000h    |
| 388h     | Error Injection Channel Descriptor 10, Word2 (EICHD10_WORD2) |                32 | RW       | 0000_0000h    |
| 3C0h     | Error Injection Channel Descriptor 11, Word0 (EICHD11_WORD0) |                32 | RW       | 0000_0000h    |
| 3C4h     | Error Injection Channel Descriptor 11, Word1 (EICHD11_WORD1) |                32 | RW       | 0000_0000h    |
| 3C8h     | Error Injection Channel Descriptor 11, Word2 (EICHD11_WORD2) |                32 | RW       | 0000_0000h    |
| 400h     | Error Injection Channel Descriptor 12, Word0 (EICHD12_WORD0) |                32 | RW       | 0000_0000h    |
| 404h     | Error Injection Channel Descriptor 12, Word1 (EICHD12_WORD1) |                32 | RW       | 0000_0000h    |
| 408h     | Error Injection Channel Descriptor 12, Word2 (EICHD12_WORD2) |                32 | RW       | 0000_0000h    |
| 40Ch     | Error Injection Channel Descriptor 12, Word3 (EICHD12_WORD3) |                32 | RW       | 0000_0000h    |
| 410h     | Error Injection Channel Descriptor 12, Word4 (EICHD12_WORD4) |                32 | RW       | 0000_0000h    |
| 440h     | Error Injection Channel Descriptor 13, Word0 (EICHD13_WORD0) |                32 | RW       | 0000_0000h    |
| 444h     | Error Injection Channel Descriptor 13, Word1 (EICHD13_WORD1) |                32 | RW       | 0000_0000h    |
| 448h     | Error Injection Channel Descriptor 13, Word2 (EICHD13_WORD2) |                32 | RW       | 0000_0000h    |
| 44Ch     | Error Injection Channel Descriptor 13, Word3 (EICHD13_WORD3) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 450h     | Error Injection Channel Descriptor 13, Word4 (EICHD13_WORD4) |                32 | RW       | 0000_0000h    |
| 480h     | Error Injection Channel Descriptor 14, Word0 (EICHD14_WORD0) |                32 | RW       | 0000_0000h    |
| 484h     | Error Injection Channel Descriptor 14, Word1 (EICHD14_WORD1) |                32 | RW       | 0000_0000h    |
| 488h     | Error Injection Channel Descriptor 14, Word2 (EICHD14_WORD2) |                32 | RW       | 0000_0000h    |
| 48Ch     | Error Injection Channel Descriptor 14, Word3 (EICHD14_WORD3) |                32 | RW       | 0000_0000h    |
| 490h     | Error Injection Channel Descriptor 14, Word4 (EICHD14_WORD4) |                32 | RW       | 0000_0000h    |
| 4C0h     | Error Injection Channel Descriptor 15, Word0 (EICHD15_WORD0) |                32 | RW       | 0000_0000h    |
| 4C4h     | Error Injection Channel Descriptor 15, Word1 (EICHD15_WORD1) |                32 | RW       | 0000_0000h    |
| 4C8h     | Error Injection Channel Descriptor 15, Word2 (EICHD15_WORD2) |                32 | RW       | 0000_0000h    |
| 4CCh     | Error Injection Channel Descriptor 15, Word3 (EICHD15_WORD3) |                32 | RW       | 0000_0000h    |
| 4D0h     | Error Injection Channel Descriptor 15, Word4 (EICHD15_WORD4) |                32 | RW       | 0000_0000h    |
| 500h     | Error Injection Channel Descriptor 16, Word0 (EICHD16_WORD0) |                32 | RW       | 0000_0000h    |
| 504h     | Error Injection Channel Descriptor 16, Word1 (EICHD16_WORD1) |                32 | RW       | 0000_0000h    |
| 508h     | Error Injection Channel Descriptor 16, Word2 (EICHD16_WORD2) |                32 | RW       | 0000_0000h    |
| 540h     | Error Injection Channel Descriptor 17, Word0 (EICHD17_WORD0) |                32 | RW       | 0000_0000h    |
| 544h     | Error Injection Channel Descriptor 17, Word1 (EICHD17_WORD1) |                32 | RW       | 0000_0000h    |
| 548h     | Error Injection Channel Descriptor 17, Word2 (EICHD17_WORD2) |                32 | RW       | 0000_0000h    |
| 580h     | Error Injection Channel Descriptor 18, Word0 (EICHD18_WORD0) |                32 | RW       | 0000_0000h    |
| 584h     | Error Injection Channel Descriptor 18, Word1 (EICHD18_WORD1) |                32 | RW       | 0000_0000h    |
| 588h     | Error Injection Channel Descriptor 18, Word2 (EICHD18_WORD2) |                32 | RW       | 0000_0000h    |
| 58Ch     | Error Injection Channel Descriptor 18, Word3 (EICHD18_WORD3) |                32 | RW       | 0000_0000h    |
| 590h     | Error Injection Channel Descriptor 18, Word4 (EICHD18_WORD4) |                32 | RW       | 0000_0000h    |
| 5C0h     | Error Injection Channel Descriptor 19, Word0 (EICHD19_WORD0) |                32 | RW       | 0000_0000h    |
| 5C4h     | Error Injection Channel Descriptor 19, Word1 (EICHD19_WORD1) |                32 | RW       | 0000_0000h    |
| 5C8h     | Error Injection Channel Descriptor 19, Word2 (EICHD19_WORD2) |                32 | RW       | 0000_0000h    |
| 5CCh     | Error Injection Channel Descriptor 19, Word3 (EICHD19_WORD3) |                32 | RW       | 0000_0000h    |
| 5D0h     | Error Injection Channel Descriptor 19, Word4 (EICHD19_WORD4) |                32 | RW       | 0000_0000h    |
| 600h     | Error Injection Channel Descriptor 20, Word0 (EICHD20_WORD0) |                32 | RW       | 0000_0000h    |
| 604h     | Error Injection Channel Descriptor 20, Word1 (EICHD20_WORD1) |                32 | RW       | 0000_0000h    |
| 608h     | Error Injection Channel Descriptor 20, Word2 (EICHD20_WORD2) |                32 | RW       | 0000_0000h    |
| 60Ch     | Error Injection Channel Descriptor 20, Word3 (EICHD20_WORD3) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 610h     | Error Injection Channel Descriptor 20, Word4 (EICHD20_WORD4) |                32 | RW       | 0000_0000h    |
| 640h     | Error Injection Channel Descriptor 21, Word0 (EICHD21_WORD0) |                32 | RW       | 0000_0000h    |
| 644h     | Error Injection Channel Descriptor 21, Word1 (EICHD21_WORD1) |                32 | RW       | 0000_0000h    |
| 648h     | Error Injection Channel Descriptor 21, Word2 (EICHD21_WORD2) |                32 | RW       | 0000_0000h    |
| 64Ch     | Error Injection Channel Descriptor 21, Word3 (EICHD21_WORD3) |                32 | RW       | 0000_0000h    |
| 650h     | Error Injection Channel Descriptor 21, Word4 (EICHD21_WORD4) |                32 | RW       | 0000_0000h    |
| 680h     | Error Injection Channel Descriptor 22, Word0 (EICHD22_WORD0) |                32 | RW       | 0000_0000h    |
| 684h     | Error Injection Channel Descriptor 22, Word1 (EICHD22_WORD1) |                32 | RW       | 0000_0000h    |
| 688h     | Error Injection Channel Descriptor 22, Word2 (EICHD22_WORD2) |                32 | RW       | 0000_0000h    |
| 6C0h     | Error Injection Channel Descriptor 23, Word0 (EICHD23_WORD0) |                32 | RW       | 0000_0000h    |
| 6C4h     | Error Injection Channel Descriptor 23, Word1 (EICHD23_WORD1) |                32 | RW       | 0000_0000h    |
| 6C8h     | Error Injection Channel Descriptor 23, Word2 (EICHD23_WORD2) |                32 | RW       | 0000_0000h    |
| 700h     | Error Injection Channel Descriptor 24, Word0 (EICHD24_WORD0) |                32 | RW       | 0000_0000h    |
| 704h     | Error Injection Channel Descriptor 24, Word1 (EICHD24_WORD1) |                32 | RW       | 0000_0000h    |
| 708h     | Error Injection Channel Descriptor 24, Word2 (EICHD24_WORD2) |                32 | RW       | 0000_0000h    |
| 70Ch     | Error Injection Channel Descriptor 24, Word3 (EICHD24_WORD3) |                32 | RW       | 0000_0000h    |
| 710h     | Error Injection Channel Descriptor 24, Word4 (EICHD24_WORD4) |                32 | RW       | 0000_0000h    |
| 740h     | Error Injection Channel Descriptor 25, Word0 (EICHD25_WORD0) |                32 | RW       | 0000_0000h    |
| 744h     | Error Injection Channel Descriptor 25, Word1 (EICHD25_WORD1) |                32 | RW       | 0000_0000h    |
| 748h     | Error Injection Channel Descriptor 25, Word2 (EICHD25_WORD2) |                32 | RW       | 0000_0000h    |
| 74Ch     | Error Injection Channel Descriptor 25, Word3 (EICHD25_WORD3) |                32 | RW       | 0000_0000h    |
| 750h     | Error Injection Channel Descriptor 25, Word4 (EICHD25_WORD4) |                32 | RW       | 0000_0000h    |
| 780h     | Error Injection Channel Descriptor 26, Word0 (EICHD26_WORD0) |                32 | RW       | 0000_0000h    |
| 784h     | Error Injection Channel Descriptor 26, Word1 (EICHD26_WORD1) |                32 | RW       | 0000_0000h    |
| 788h     | Error Injection Channel Descriptor 26, Word2 (EICHD26_WORD2) |                32 | RW       | 0000_0000h    |
| 78Ch     | Error Injection Channel Descriptor 26, Word3 (EICHD26_WORD3) |                32 | RW       | 0000_0000h    |
| 790h     | Error Injection Channel Descriptor 26, Word4 (EICHD26_WORD4) |                32 | RW       | 0000_0000h    |
| 7C0h     | Error Injection Channel Descriptor 27, Word0 (EICHD27_WORD0) |                32 | RW       | 0000_0000h    |
| 7C4h     | Error Injection Channel Descriptor 27, Word1 (EICHD27_WORD1) |                32 | RW       | 0000_0000h    |
| 7C8h     | Error Injection Channel Descriptor 27, Word2 (EICHD27_WORD2) |                32 | RW       | 0000_0000h    |
| 7CCh     | Error Injection Channel Descriptor 27, Word3 (EICHD27_WORD3) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 7D0h     | Error Injection Channel Descriptor 27, Word4 (EICHD27_WORD4) |                32 | RW       | 0000_0000h    |
| 804h     | Error Injection Channel Descriptor 28, Word1 (EICHD28_WORD1) |                32 | RW       | 0000_0000h    |
| 808h     | Error Injection Channel Descriptor 28, Word2 (EICHD28_WORD2) |                32 | RW       | 0000_0000h    |
| 80Ch     | Error Injection Channel Descriptor 28, Word3 (EICHD28_WORD3) |                32 | RW       | 0000_0000h    |
| 844h     | Error Injection Channel Descriptor 29, Word1 (EICHD29_WORD1) |                32 | RW       | 0000_0000h    |
| 884h     | Error Injection Channel Descriptor 30, Word1 (EICHD30_WORD1) |                32 | RW       | 0000_0000h    |

## 74.4.2 Error Injection Module Configuration Register (EIMCR)

## Offset

| Register   | Offset   |
|------------|----------|
| EIMCR      | 0h       |

## Function

The EIM Configuration Register is used to globally enable/disable the error injection function.

## Diagram

<!-- image -->

## Fields

| Field   | Function                      |
|---------|-------------------------------|
| 31-1    | Reserved                      |
| 0       | Global Error Injection Enable |

Table continues on the next page...

## Diagram

<!-- image -->

| Bits   | 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        |
|--------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| R W    | EICH0 EN  | EICH1 EN  | EICH2 EN  | EICH3 EN  | EICH4 EN  | EICH5 EN  | EICH6 EN  | EICH7 EN  | EICH8 EN  | EICH9 EN  | EICH1 0EN | EICH1 1EN | EICH1 2EN | EICH1 3EN | EICH1 4EN | EICH1 5EN |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| Bits   | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| R W    | EICH1 6EN | EICH1 7EN | EICH1 8EN | EICH1 9EN | EICH2 0EN | EICH2 1EN | EICH2 2EN | EICH2 3EN | EICH2 4EN | EICH2 5EN | EICH2 6EN | EICH2 7EN | EICH2 8EN | EICH2 9EN | EICH3     | 0         |
|        | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |           | 0         | 0         | 0         | 0         |           | 0EN       |           |
| Reset  |           |           |           |           |           |           |           |           | 0         |           |           |           |           | 0         | 0         | 0         |

## Fields

| Field   | Function                                                                                                                                                              |
|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31      | Error Injection Channel 0 Enable                                                                                                                                      |
| EICH0EN | This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                               |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| GEIEN   | This bit globally enables or disables the error injection function of the EIM. This field is initialized by hardware reset. 0b - Disabled 1b - Enabled |

## 74.4.3 Error Injection Channel Enable register (EICHEN)

## Offset

| Register   | Offset   |
|------------|----------|
| EICHEN     | 4h       |

## Function

Each field of the Error Injection Channel Enable register (EICHEN) is used to enable or disable the corresponding error injection channel.

NOTE

To enable an error injection channel, the Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted.

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 0 1b - Error injection is enabled on Error Injection Channel 0                                                                                                                                                                                                        |
| 30 EICH1EN | Error Injection Channel 1 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 1 1b - Error injection is enabled on Error Injection Channel 1 |
| 29 EICH2EN | Error Injection Channel 2 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 2 1b - Error injection is enabled on Error Injection Channel 2 |
| 28 EICH3EN | Error Injection Channel 3 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 3 1b - Error injection is enabled on Error Injection Channel 3 |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27 EICH4EN | Error Injection Channel 4 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 4 1b - Error injection is enabled on Error Injection Channel 4 |
| 26 EICH5EN | Error Injection Channel 5 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 5                                                              |
| 25 EICH6EN | Error Injection Channel 6 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 6 1b - Error injection is enabled on Error Injection Channel 6 |
| 24 EICH7EN | Error Injection Channel 7 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                            |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | 0b - Error injection is disabled on Error Injection Channel 7 1b - Error injection is enabled on Error Injection Channel 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 23 EICH8EN  | Error Injection Channel 8 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 8 1b - Error injection is enabled on Error Injection Channel 8    |
| 22 EICH9EN  | Error Injection Channel 9 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 9 1b - Error injection is enabled on Error Injection Channel 9    |
| 21 EICH10EN | Error Injection Channel 10 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 10 1b - Error injection is enabled on Error Injection Channel 10 |
| 20 EICH11EN | Error Injection Channel 11 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 11 1b - Error injection is enabled on Error Injection Channel 11                                                                                                                                                                                                         |
| 19 EICH12EN | Error Injection Channel 12 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 12 1b - Error injection is enabled on Error Injection Channel 12 |
| 18 EICH13EN | Error Injection Channel 13 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 13 1b - Error injection is enabled on Error Injection Channel 13 |
| 17 EICH14EN | Error Injection Channel 14 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 14 1b - Error injection is enabled on Error Injection Channel 14 |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 16 EICH15EN | Error Injection Channel 15 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 15 1b - Error injection is enabled on Error Injection Channel 15 |
| 15 EICH16EN | Error Injection Channel 16 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 16                                                               |
| 14 EICH17EN | Error Injection Channel 17 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 17 1b - Error injection is enabled on Error Injection Channel 17 |
| 13 EICH18EN | Error Injection Channel 18 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | 0b - Error injection is disabled on Error Injection Channel 18 1b - Error injection is enabled on Error Injection Channel 18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 12 EICH19EN | Error Injection Channel 19 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 19 1b - Error injection is enabled on Error Injection Channel 19 |
| 11 EICH20EN | Error Injection Channel 20 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 20 1b - Error injection is enabled on Error Injection Channel 20 |
| 10 EICH21EN | Error Injection Channel 21 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 21 1b - Error injection is enabled on Error Injection Channel 21 |
| 9 EICH22EN  | Error Injection Channel 22 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 22 1b - Error injection is enabled on Error Injection Channel 22                                                                                                                                                                                                         |
| 8 EICH23EN | Error Injection Channel 23 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 23 1b - Error injection is enabled on Error Injection Channel 23 |
| 7 EICH24EN | Error Injection Channel 24 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 24 1b - Error injection is enabled on Error Injection Channel 24 |
| 6 EICH25EN | Error Injection Channel 25 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 25 1b - Error injection is enabled on Error Injection Channel 25 |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 5 EICH26EN | Error Injection Channel 26 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 26 1b - Error injection is enabled on Error Injection Channel 26 |
| 4 EICH27EN | Error Injection Channel 27 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 27                                                               |
| 3 EICH28EN | Error Injection Channel 28 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 28 1b - Error injection is enabled on Error Injection Channel 28 |
| 2 EICH29EN | Error Injection Channel 29 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | 0b - Error injection is disabled on Error Injection Channel 29 1b - Error injection is enabled on Error Injection Channel 29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 1 EICH30EN | Error Injection Channel 30 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 30 1b - Error injection is enabled on Error Injection Channel 30 |
| 0 -        | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.4.4 Error Injection Channel Descriptor n, Word0 (EICHD0\_WORD0 - EICHD7\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD0 | 100h     |
| EICHD1_WORD0 | 140h     |
| EICHD2_WORD0 | 180h     |
| EICHD3_WORD0 | 1C0h     |
| EICHD4_WORD0 | 200h     |
| EICHD5_WORD0 | 240h     |
| EICHD6_WORD0 | 280h     |
| EICHD7_WORD0 | 2C0h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field            | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[31:0] (32 bits wide), CHKBIT_MASK[31] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |

## 74.4.5 Error Injection Channel Descriptor n, Word1 (EICHD0\_WORD1 - EICHD10\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD1 | 104h     |
| EICHD1_WORD1 | 144h     |
| EICHD2_WORD1 | 184h     |
| EICHD3_WORD1 | 1C4h     |
| EICHD4_WORD1 | 204h     |
| EICHD5_WORD1 | 244h     |
| EICHD6_WORD1 | 284h     |
| EICHD7_WORD1 | 2C4h     |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Register      | Offset   |
|---------------|----------|
| EICHD8_WORD1  | 304h     |
| EICHD9_WORD1  | 344h     |
| EICHD10_WORD1 | 384h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

Error Injection Module (EIM)

## 74.4.6 Error Injection Channel Descriptor n, Word2 (EICHD0\_WORD2 - EICHD28\_WORD2)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD0_WORD2  | 108h     |
| EICHD1_WORD2  | 148h     |
| EICHD2_WORD2  | 188h     |
| EICHD3_WORD2  | 1C8h     |
| EICHD4_WORD2  | 208h     |
| EICHD5_WORD2  | 248h     |
| EICHD6_WORD2  | 288h     |
| EICHD7_WORD2  | 2C8h     |
| EICHD8_WORD2  | 308h     |
| EICHD9_WORD2  | 348h     |
| EICHD10_WORD2 | 388h     |
| EICHD11_WORD2 | 3C8h     |
| EICHD12_WORD2 | 408h     |
| EICHD13_WORD2 | 448h     |
| EICHD14_WORD2 | 488h     |
| EICHD15_WORD2 | 4C8h     |
| EICHD16_WORD2 | 508h     |
| EICHD17_WORD2 | 548h     |
| EICHD18_WORD2 | 588h     |
| EICHD19_WORD2 | 5C8h     |
| EICHD20_WORD2 | 608h     |
| EICHD21_WORD2 | 648h     |
| EICHD22_WORD2 | 688h     |
| EICHD23_WORD2 | 6C8h     |
| EICHD24_WORD2 | 708h     |
| EICHD25_WORD2 | 748h     |
| EICHD26_WORD2 | 788h     |
| EICHD27_WORD2 | 7C8h     |
| EICHD28_WORD2 | 808h     |

## Function

The third word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B4\_7DATA\_MASK correspond to bytes 4-7 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B4_7DATA_MA SK | Data Mask Bytes 4-7 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B4_7DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 4-7 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 4-7 on the read data bus is inverted. |

## 74.4.7 Error Injection Channel Descriptor n, Word3 (EICHD0\_WORD3 - EICHD28\_WORD3)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD3 | 10Ch     |
| EICHD1_WORD3 | 14Ch     |
| EICHD2_WORD3 | 18Ch     |
| EICHD3_WORD3 | 1CCh     |
| EICHD4_WORD3 | 20Ch     |
| EICHD5_WORD3 | 24Ch     |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Register      | Offset   |
|---------------|----------|
| EICHD6_WORD3  | 28Ch     |
| EICHD7_WORD3  | 2CCh     |
| EICHD12_WORD3 | 40Ch     |
| EICHD13_WORD3 | 44Ch     |
| EICHD14_WORD3 | 48Ch     |
| EICHD15_WORD3 | 4CCh     |
| EICHD18_WORD3 | 58Ch     |
| EICHD19_WORD3 | 5CCh     |
| EICHD20_WORD3 | 60Ch     |
| EICHD21_WORD3 | 64Ch     |
| EICHD24_WORD3 | 70Ch     |
| EICHD25_WORD3 | 74Ch     |
| EICHD26_WORD3 | 78Ch     |
| EICHD27_WORD3 | 7CCh     |
| EICHD28_WORD3 | 80Ch     |

## Function

The fourth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B8\_11DATA\_MASK correspond to bytes 8-11 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24             | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|----------------|------|------|------|------|------|------|------|------|
| R       |      |      |      |      |      |      |      | B8_11DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0              | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8              | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B8_11DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0              | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field                | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B8_11DATA_M ASK | Data Mask Bytes 8-11 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B8_11DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 8-11 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 8-11 on the read data bus is inverted. |

## 74.4.8 Error Injection Channel Descriptor n, Word4 (EICHD0\_WORD4 - EICHD27\_WORD4)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD0_WORD4  | 110h     |
| EICHD1_WORD4  | 150h     |
| EICHD2_WORD4  | 190h     |
| EICHD3_WORD4  | 1D0h     |
| EICHD4_WORD4  | 210h     |
| EICHD5_WORD4  | 250h     |
| EICHD6_WORD4  | 290h     |
| EICHD7_WORD4  | 2D0h     |
| EICHD12_WORD4 | 410h     |
| EICHD13_WORD4 | 450h     |
| EICHD14_WORD4 | 490h     |
| EICHD15_WORD4 | 4D0h     |
| EICHD18_WORD4 | 590h     |
| EICHD19_WORD4 | 5D0h     |
| EICHD20_WORD4 | 610h     |
| EICHD21_WORD4 | 650h     |
| EICHD24_WORD4 | 710h     |
| EICHD25_WORD4 | 750h     |
| EICHD26_WORD4 | 790h     |
| EICHD27_WORD4 | 7D0h     |

Error Injection Module (EIM)

## Function

The fifth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B12\_15DATA\_MASK correspond to bytes 12-15 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B12_15DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B12_15DATA_ MASK | Data Mask Bytes 12-15 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B12_15DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 12-15 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 12-15 on the read data bus is inverted. |

## 74.4.9 Error Injection Channel Descriptor n, Word5 (EICHD0\_WORD5 - EICHD7\_WORD5)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD5 | 114h     |
| EICHD1_WORD5 | 154h     |
| EICHD2_WORD5 | 194h     |
| EICHD3_WORD5 | 1D4h     |
| EICHD4_WORD5 | 214h     |
| EICHD5_WORD5 | 254h     |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Register     | Offset   |
|--------------|----------|
| EICHD6_WORD5 | 294h     |
| EICHD7_WORD5 | 2D4h     |

## Function

The sixth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B16\_19DATA\_MASK correspond to bytes 16-19 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B16_19DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B16_19DATA_ MASK | Data Mask Bytes 16-19 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B16_19DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 16-19 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 16-19 on the read data bus is inverted. |

Error Injection Module (EIM)

## 74.4.10 Error Injection Channel Descriptor n, Word6 (EICHD0\_WORD6 - EICHD7\_WORD6)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD6 | 118h     |
| EICHD1_WORD6 | 158h     |
| EICHD2_WORD6 | 198h     |
| EICHD3_WORD6 | 1D8h     |
| EICHD4_WORD6 | 218h     |
| EICHD5_WORD6 | 258h     |
| EICHD6_WORD6 | 298h     |
| EICHD7_WORD6 | 2D8h     |

## Function

The seventh word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B20\_23DATA\_MASK correspond to bytes 20-23 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24              | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|-----------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B20_23DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0               | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8               | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B20_23DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0               | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field            | Function                                                                                                                                                                                                                                                                                                                    |
|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0             | Data Mask Bytes 20-23                                                                                                                                                                                                                                                                                                       |
| B20_23DATA_ MASK | This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B20_23DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE |

Table continues on the next page...

| Field   | Function                                                                                                                                                       |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - The corresponding bit of bytes 20-23 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 20-23 on the read data bus is inverted. |

## 74.4.11 Error Injection Channel Descriptor n, Word7 (EICHD0\_WORD7 - EICHD7\_WORD7)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD7 | 11Ch     |
| EICHD1_WORD7 | 15Ch     |
| EICHD2_WORD7 | 19Ch     |
| EICHD3_WORD7 | 1DCh     |
| EICHD4_WORD7 | 21Ch     |
| EICHD5_WORD7 | 25Ch     |
| EICHD6_WORD7 | 29Ch     |
| EICHD7_WORD7 | 2DCh     |

## Function

The eighth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B24\_27DATA\_MASK correspond to bytes 24-27 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31                | 30   | 29   | 28   | 27   | 26   | 25   | 24              | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|-------------------|------|------|------|------|------|------|-----------------|------|------|------|------|------|------|------|------|
| R       |                   |      |      |      |      |      |      | B24_27DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0                 | 0    | 0    | 0    | 0    | 0    | 0    | 0               | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15                | 14   | 13   | 12   | 11   | 10   | 9    | 8               | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |                   |      |      |      |      |      |      |                 |      |      |      |      |      |      |      |      |
| W Reset | B24_27DATA_MASK 0 | 0    | 0    | 0    | 0    | 0    | 0    | 0               | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B24_27DATA_ MASK | Data Mask Bytes 24-27 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B24_27DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 24-27 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 24-27 on the read data bus is inverted. |

## 74.4.12 Error Injection Channel Descriptor n, Word8 (EICHD0\_WORD8 - EICHD7\_WORD8)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD8 | 120h     |
| EICHD1_WORD8 | 160h     |
| EICHD2_WORD8 | 1A0h     |
| EICHD3_WORD8 | 1E0h     |
| EICHD4_WORD8 | 220h     |
| EICHD5_WORD8 | 260h     |
| EICHD6_WORD8 | 2A0h     |
| EICHD7_WORD8 | 2E0h     |

## Function

The ninth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B28\_31DATA\_MASK correspond to bytes 28-31 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B28_31DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B28_31DATA_ MASK | Data Mask Bytes 28-31 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B28_31DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 28-31 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 28-31 on the read data bus is inverted. |

## 74.4.13 Error Injection Channel Descriptor n, Word0 (EICHD8\_WORD0 - EICHD9\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD8_WORD0 | 300h     |
| EICHD9_WORD0 | 340h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[7:0] (8 bits wide), CHKBIT_MASK[7] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 23-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.4.14 Error Injection Channel Descriptor 10, Word0 (EICHD10\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD10_WORD0 | 380h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R W    |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[15:0] (16 bits wide), CHKBIT_MASK[15] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 15-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.4.15 Error Injection Channel Descriptor 11, Word0 (EICHD11\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD11_WORD0 | 3C0h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25          | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|-------------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |             |      |      |      |      |      |      |      | 0    |      |
| W      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9           | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |             |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-18 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[13:0] (14 bits wide), CHKBIT_MASK[13] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 17-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.4.16 Error Injection Channel Descriptor 11, Word1 (EICHD11\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD11_WORD1 | 3C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|------|------|------|------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      | 0    | 0    | 0    | 0    | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| W      |      |      |      |      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0    | 0    | 0    | 0    | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15   | 14   | 13   | 12   | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
|        | 0    | 0    | 0    | 0    | R               | R               | R               | R               | R               | R               | R               | R               | R               | R               | R               | R               |
|        |      |      |      |      | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W |
| Reset  | 0    | 0    | 0    | 0    | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 11-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.4.17 Error Injection Channel Descriptor 12, Word0 (EICHD12\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD12_WORD0 | 400h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R W    |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[15:0] (16 bits wide), CHKBIT_MASK[15] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 15-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.4.18 Error Injection Channel Descriptor 12, Word1 (EICHD12\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD12_WORD1 | 404h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.4.19 Error Injection Channel Descriptor n, Word0 (EICHD13\_WORD0 - EICHD15\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD13_WORD0 | 440h     |
| EICHD14_WORD0 | 480h     |
| EICHD15_WORD0 | 4C0h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23          | 22          | 21          | 20          | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|
| R W    |             |             |             |             |             |             |             | CHKBIT_MASK |             |             |             |             |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7           | 6           | 5           | 4           | 3    | 2    | 1    | 0    |
| R      |             |             |             |             |             |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    |

## Fields

| Field            | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-4 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[27:0] (28 bits wide), CHKBIT_MASK[27] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 3-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.4.20 Error Injection Channel Descriptor 13, Word1 (EICHD13\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD13_WORD1 | 444h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31            | 30            | 29            | 28            | 27            | 26            | 25            | 24            | 23            | 22            | 21            | 20            | 19            | 18            | 17            | 16            |
|--------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| R      | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| W      |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| Bits   | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0             |
| R      | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| W      | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |

## Fields

| Field              | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 7-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.4.21 Error Injection Channel Descriptor n, Word1 (EICHD14\_WORD1 - EICHD16\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD14_WORD1 | 484h     |
| EICHD15_WORD1 | 4C4h     |
| EICHD16_WORD1 | 504h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.4.22 Error Injection Channel Descriptor 16, Word0 (EICHD16\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD16_WORD0 | 500h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R W    |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[15:0] (16 bits wide), CHKBIT_MASK[15] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 15-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.4.23 Error Injection Channel Descriptor 17, Word0 (EICHD17\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD17_WORD0 | 540h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |             |      |      |      |      |      |      | 0    |      |
| W      |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-18 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[13:0] (14 bits wide), CHKBIT_MASK[13] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 17-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.4.24 Error Injection Channel Descriptor 17, Word1 (EICHD17\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD17_WORD1 | 544h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|------|------|------|------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      | 0    | 0    | 0    | 0    | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| W      |      |      |      |      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0    | 0    | 0    | 0    | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15   | 14   | 13   | 12   | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
|        | 0    | 0    | 0    | 0    | R               | R               | R               | R               | R               | R               | R               | R               | R               | R               | R               | R               |
|        |      |      |      |      | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W |
| Reset  | 0    | 0    | 0    | 0    | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 11-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.4.25 Error Injection Channel Descriptor 18, Word0 (EICHD18\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD18_WORD0 | 580h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R W    |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[15:0] (16 bits wide), CHKBIT_MASK[15] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 15-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.4.26 Error Injection Channel Descriptor 18, Word1 (EICHD18\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD18_WORD1 | 584h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.4.27 Error Injection Channel Descriptor n, Word0 (EICHD19\_WORD0 - EICHD21\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD19_WORD0 | 5C0h     |
| EICHD20_WORD0 | 600h     |
| EICHD21_WORD0 | 640h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23          | 22          | 21          | 20          | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|
| R W    |             |             |             |             |             |             |             | CHKBIT_MASK |             |             |             |             |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7           | 6           | 5           | 4           | 3    | 2    | 1    | 0    |
| R      |             |             |             |             |             |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    |

## Fields

| Field            | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-4 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[27:0] (28 bits wide), CHKBIT_MASK[27] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 3-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.4.28 Error Injection Channel Descriptor 19, Word1 (EICHD19\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD19_WORD1 | 5C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31            | 30            | 29            | 28            | 27            | 26            | 25            | 24            | 23            | 22            | 21            | 20            | 19            | 18            | 17            | 16            |
|--------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| R      | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| W      |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| Bits   | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0             |
| R      | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| W      | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |

## Fields

| Field              | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 7-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.4.29 Error Injection Channel Descriptor n, Word1 (EICHD20\_WORD1 - EICHD22\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD20_WORD1 | 604h     |
| EICHD21_WORD1 | 644h     |
| EICHD22_WORD1 | 684h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.4.30 Error Injection Channel Descriptor 22, Word0 (EICHD22\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD22_WORD0 | 680h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R W    |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[15:0] (16 bits wide), CHKBIT_MASK[15] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 15-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.4.31 Error Injection Channel Descriptor 23, Word0 (EICHD23\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD23_WORD0 | 6C0h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      |             |      |      |      |      |      |      | 0    |      |
| W      |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-18 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[13:0] (14 bits wide), CHKBIT_MASK[13] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 17-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.4.32 Error Injection Channel Descriptor 23, Word1 (EICHD23\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD23_WORD1 | 6C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|------|------|------|------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      | 0    | 0    | 0    | 0    | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| W      |      |      |      |      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0    | 0    | 0    | 0    | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15   | 14   | 13   | 12   | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
|        | 0    | 0    | 0    | 0    | R               | R               | R               | R               | R               | R               | R               | R               | R               | R               | R               | R               |
|        |      |      |      |      | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W | B0_3DATA_MASK W |
| Reset  | 0    | 0    | 0    | 0    | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 11-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.4.33 Error Injection Channel Descriptor 24, Word0 (EICHD24\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD24_WORD0 | 700h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R W    |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[15:0] (16 bits wide), CHKBIT_MASK[15] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 15-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.4.34 Error Injection Channel Descriptor 24, Word1 (EICHD24\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD24_WORD1 | 704h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.4.35 Error Injection Channel Descriptor n, Word0 (EICHD25\_WORD0 - EICHD27\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD25_WORD0 | 740h     |
| EICHD26_WORD0 | 780h     |
| EICHD27_WORD0 | 7C0h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23          | 22          | 21          | 20          | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|
| R W    |             |             |             |             |             |             |             | CHKBIT_MASK |             |             |             |             |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7           | 6           | 5           | 4           | 3    | 2    | 1    | 0    |
| R      |             |             |             |             |             |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    |

## Fields

| Field            | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-4 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[27:0] (28 bits wide), CHKBIT_MASK[27] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 3-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.4.36 Error Injection Channel Descriptor 25, Word1 (EICHD25\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD25_WORD1 | 744h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31            | 30            | 29            | 28            | 27            | 26            | 25            | 24            | 23            | 22            | 21            | 20            | 19            | 18            | 17            | 16            |
|--------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| R      | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| W      |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| Bits   | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0             |
| R      | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| W      | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |

## Fields

| Field              | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 7-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.4.37 Error Injection Channel Descriptor n, Word1 (EICHD26\_WORD1 - EICHD27\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD26_WORD1 | 784h     |
| EICHD27_WORD1 | 7C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.4.38 Error Injection Channel Descriptor 28, Word1 (EICHD28\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD28_WORD1 | 804h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31            | 30            | 29            | 28            | 27            | 26            | 25            | 24            | 23            | 22            | 21            | 20            | 19            | 18            | 17            | 16            |
|--------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| R      | 0             | 0             | 0             | 0             | 0             | 0             |               |               |               |               |               |               |               |               |               |               |
| W      |               |               |               |               |               |               | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| Bits   | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0             |
| R      |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
| W      | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-26 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 25-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.4.39 Error Injection Channel Descriptor 29, Word1 (EICHD29\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD29_WORD1 | 844h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19            | 18            | 17            | 16            |
|--------|------|------|------|------|------|------|------|---------------|------|------|------|------|---------------|---------------|---------------|---------------|
| R      |      |      |      |      |      |      |      |               |      |      |      |      |               |               |               |               |
| W      |      |      |      |      |      |      |      |               |      |      |      |      | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0             | 0             | 0             | 0             |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3             | 2             | 1             | 0             |
| R      |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |               |               |               |               |
| W      |      |      |      |      |      |      |      |               |      |      |      |      |               |               |               |               |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0             | 0             | 0             | 0             |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-20 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 19-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.4.40 Error Injection Channel Descriptor 30, Word1 (EICHD30\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD30_WORD1 | 884h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17          | 16   |
|--------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|-------------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | B0_3DATA_MA |      |
| W      |      |      |      |      |      |      |      |               |      |      |      |      |      |      | SK          | SK   |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1           | 0    |
| R      |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |             |      |
| W      |      |      |      |      |      |      |      |               |      |      |      |      |      |      |             |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-18 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 17-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.5 EIM\_0 register descriptions

The EIM provides a programming model mapped to an on-platform peripheral slot.

## Programming model access

All system bus masters can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes
- To undefined (reserved) addresses

Attempted updates to the programming model while the EIM is in the midst of an operation result in non-deterministic behavior.

## Error injection channel descriptor: function and structure

Each error injection channel descriptor:

Error Injection Module (EIM)

Error Injection Module (EIM)

- Specifies a mask that defines which bits of the read data and/or checkbit bus from target RAM are inverted on a read access.
- Consists of a 288-bit (36-byte) structure, composed of nine 32-bit words, in the EIM programming model. Unused words are not documented.
- Word0 (EICHDn\_WORD0), if present, defines the checkbit mask.
- Word1 (EICHDn\_WORD1) and additional words, if present, define the data mask. Word registers subsequent to Word1 are present only when required by the total width of the channel's data mask. Error injection channel descriptor: DATA\_MASK details.

## Error injection channel descriptor: DATA\_MASK details

The following tables show the distribution of DATA\_MASK's bits across the WORD registers. The first table shows the total width of DATA\_MASK and the distribution of its bits across WORD1, WORD2, and WORD3. The second table shows the distribution of DATA\_MASK's bits across WORD4 and subsequent registers.

Table 622. Error injection channel descriptor: DATA\_MASK details

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
|           |                                | WORD1                           | WORD2                           | WORD3                           |
| 0         | 256                            | 255-224                         | 223-192                         | 191-160                         |

## Table 623. DATA\_MASK bit: Channel-word mapping

|         | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|---------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel | WORD4                           | WORD5                           | WORD6                           | WORD7                           | WORD8                           |
| 0       | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |

## 74.5.1 EIM\_0 memory map

EIM\_0 base address: 4033\_0000h

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | Error Injection Module Configuration Register (EIMCR)      |                32 | RW       | 0000_0000h    |
| 4h       | Error Injection Channel Enable register (EICHEN)           |                32 | RW       | 0000_0000h    |
| 104h     | Error Injection Channel Descriptor 0, Word1 (EICHD0_WORD1) |                32 | RW       | 0000_0000h    |
| 108h     | Error Injection Channel Descriptor 0, Word2 (EICHD0_WORD2) |                32 | RW       | 0000_0000h    |
| 10Ch     | Error Injection Channel Descriptor 0, Word3 (EICHD0_WORD3) |                32 | RW       | 0000_0000h    |
| 110h     | Error Injection Channel Descriptor 0, Word4 (EICHD0_WORD4) |                32 | RW       | 0000_0000h    |
| 114h     | Error Injection Channel Descriptor 0, Word5 (EICHD0_WORD5) |                32 | RW       | 0000_0000h    |
| 118h     | Error Injection Channel Descriptor 0, Word6 (EICHD0_WORD6) |                32 | RW       | 0000_0000h    |
| 11Ch     | Error Injection Channel Descriptor 0, Word7 (EICHD0_WORD7) |                32 | RW       | 0000_0000h    |
| 120h     | Error Injection Channel Descriptor 0, Word8 (EICHD0_WORD8) |                32 | RW       | 0000_0000h    |

## 74.5.2 Error Injection Module Configuration Register (EIMCR)

## Offset

| Register   | Offset   |
|------------|----------|
| EIMCR      | 0h       |

## Function

The EIM Configuration Register is used to globally enable/disable the error injection function.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                             |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -  | Reserved                                                                                                                                                                             |
| 0 GEIEN | Global Error Injection Enable This bit globally enables or disables the error injection function of the EIM. This field is initialized by hardware reset. 0b - Disabled 1b - Enabled |

## 74.5.3 Error Injection Channel Enable register (EICHEN)

## Offset

| Register   | Offset   |
|------------|----------|
| EICHEN     | 4h       |

## Function

Each field of the Error Injection Channel Enable register (EICHEN) is used to enable or disable the corresponding error injection channel.

## NOTE

To enable an error injection channel, the Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted.

## Diagram

| Bits   | 31    | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | EICH0 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | EN    |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15    | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |       |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 EICH0EN | Error Injection Channel 0 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 0 1b - Error injection is enabled on Error Injection Channel 0 |
| 30 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 29 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 28 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 27         | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

Table continues on the next page...

Error Injection Module (EIM)

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |
| 26 -    | Reserved   |
| 25 -    | Reserved   |
| 24 -    | Reserved   |
| 23 -    | Reserved   |
| 22 -    | Reserved   |
| 21 -    | Reserved   |
| 20 -    | Reserved   |
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17 -    | Reserved   |
| 16 -    | Reserved   |
| 15 -    | Reserved   |
| 14 -    | Reserved   |
| 13 -    | Reserved   |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 12 -    | Reserved   |
| 11 -    | Reserved   |
| 10 -    | Reserved   |
| 9 -     | Reserved   |
| 8 -     | Reserved   |
| 7 -     | Reserved   |
| 6 -     | Reserved   |
| 5 -     | Reserved   |
| 4 -     | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1 -     | Reserved   |
| 0 -     | Reserved   |

Error Injection Module (EIM)

## 74.5.4 Error Injection Channel Descriptor 0, Word1 (EICHD0\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD1 | 104h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.5.5 Error Injection Channel Descriptor 0, Word2 (EICHD0\_WORD2)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD2 | 108h     |

Error Injection Module (EIM)

## Function

The third word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B4\_7DATA\_MASK correspond to bytes 4-7 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B4_7DATA_MA SK | Data Mask Bytes 4-7 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For the specific DATA_MASK bits to which B4_7DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 4-7 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 4-7 on the read data bus is inverted. |

## 74.5.6 Error Injection Channel Descriptor 0, Word3 (EICHD0\_WORD3)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD3 | 10Ch     |

## Function

The fourth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B8\_11DATA\_MASK correspond to bytes 8-11 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31             | 30             | 29             | 28             | 27             | 26             | 25             | 24             | 23             | 22             | 21             | 20             | 19             | 18             | 17             | 16             |
|--------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| R      |                |                |                |                |                |                |                | B8_11DATA_MASK |                |                |                |                |                |                |                |                |
| Reset  | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
| Bits   | 15             | 14             | 13             | 12             | 11             | 10             | 9              | 8              | 7              | 6              | 5              | 4              | 3              | 2              | 1              | 0              |
| R      |                |                |                |                |                |                |                |                |                |                |                |                |                |                |                |                |
| W      | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK |
| Reset  | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |

## Fields

| Field                | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B8_11DATA_M ASK | Data Mask Bytes 8-11 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For the specific DATA_MASK bits to which B8_11DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 8-11 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 8-11 on the read data bus is inverted. |

## 74.5.7 Error Injection Channel Descriptor 0, Word4 (EICHD0\_WORD4)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD4 | 110h     |

## Function

The fifth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B12\_15DATA\_MASK correspond to bytes 12-15 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B12_15DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B12_15DATA_ MASK | Data Mask Bytes 12-15 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For the specific DATA_MASK bits to which B12_15DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 12-15 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 12-15 on the read data bus is inverted. |

## 74.5.8 Error Injection Channel Descriptor 0, Word5 (EICHD0\_WORD5)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD5 | 114h     |

## Function

The sixth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B16\_19DATA\_MASK correspond to bytes 16-19 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B16_19DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B16_19DATA_ MASK | Data Mask Bytes 16-19 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For the specific DATA_MASK bits to which B16_19DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 16-19 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 16-19 on the read data bus is inverted. |

## 74.5.9 Error Injection Channel Descriptor 0, Word6 (EICHD0\_WORD6)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD6 | 118h     |

## Function

The seventh word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B20\_23DATA\_MASK correspond to bytes 20-23 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B20_23DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B20_23DATA_ MASK | Data Mask Bytes 20-23 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For the specific DATA_MASK bits to which B20_23DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 20-23 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 20-23 on the read data bus is inverted. |

## 74.5.10 Error Injection Channel Descriptor 0, Word7 (EICHD0\_WORD7)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD7 | 11Ch     |

## Function

The eighth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B24\_27DATA\_MASK correspond to bytes 24-27 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B24_27DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B24_27DATA_ MASK | Data Mask Bytes 24-27 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For the specific DATA_MASK bits to which B24_27DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 24-27 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 24-27 on the read data bus is inverted. |

## 74.5.11 Error Injection Channel Descriptor 0, Word8 (EICHD0\_WORD8)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD8 | 120h     |

## Function

The ninth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B28\_31DATA\_MASK correspond to bytes 28-31 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B28_31DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B28_31DATA_ MASK | Data Mask Bytes 28-31 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For the specific DATA_MASK bits to which B28_31DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 28-31 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 28-31 on the read data bus is inverted. |

## 74.6 EIM\_1 register descriptions

The EIM provides a programming model mapped to an on-platform peripheral slot.

## Programming model access

All system bus masters can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes
- To undefined (reserved) addresses

Attempted updates to the programming model while the EIM is in the midst of an operation result in non-deterministic behavior.

## Error injection channel descriptor: function and structure

Each error injection channel descriptor:

- Specifies a mask that defines which bits of the read data and/or checkbit bus from target RAM are inverted on a read access.
- Consists of a 288-bit (36-byte) structure, composed of nine 32-bit words, in the EIM programming model. Unused words are not documented.

Error Injection Module (EIM)

- Word0 (EICHDn\_WORD0), if present, defines the checkbit mask.
- Word1 (EICHDn\_WORD1) and additional words, if present, define the data mask. Word registers subsequent to Word1 are present only when required by the total width of the channel's data mask. Error injection channel descriptor: DATA\_MASK details.

The multiple channel descriptors are organized sequentially.

## Error injection channel descriptor: DATA\_MASK details

For each channel: The following tables show the distribution of DATA\_MASK's bits across the WORD registers. The first table shows the total width of DATA\_MASK and the distribution of its bits across WORD1, WORD2, and WORD3. The second table shows the distribution of DATA\_MASK's bits across WORD4 and subsequent registers.

Table 624. Error injection channel descriptor: DATA\_MASK details

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | DATA_MASK total width (bits)   | WORD1                           | WORD2                           | WORD3                           |
| 0         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 1         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 2         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 3         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 4         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 5         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 6         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 7         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 8         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 9         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 10        | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 11        | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 12        | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 13        | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 14        | 256                            | 255-224                         | 223-192                         | 191-160                         |

Table 625. DATA\_MASK bit: Channel-word mapping

|         | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|---------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel | WORD4                           | WORD5                           | WORD6                           | WORD7                           | WORD8                           |
| 0       | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |

Table continues on the next page...

Error Injection Module (EIM)

Table 625. DATA\_MASK bit: Channel-word mapping (continued)

| Channel   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | WORD4                           | WORD5                           | WORD6                           | WORD7                           | WORD8                           |
| 1         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 2         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 3         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 4         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 5         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 6         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 7         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 8         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 9         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 10        | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 11        | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 12        | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 13        | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 14        | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |

## 74.6.1 EIM\_1 memory map

EIM\_1 base address: 4033\_1000h

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | Error Injection Module Configuration Register (EIMCR)      |                32 | RW       | 0000_0000h    |
| 4h       | Error Injection Channel Enable register (EICHEN)           |                32 | RW       | 0000_0000h    |
| 104h     | Error Injection Channel Descriptor 0, Word1 (EICHD0_WORD1) |                32 | RW       | 0000_0000h    |
| 108h     | Error Injection Channel Descriptor 0, Word2 (EICHD0_WORD2) |                32 | RW       | 0000_0000h    |
| 10Ch     | Error Injection Channel Descriptor 0, Word3 (EICHD0_WORD3) |                32 | RW       | 0000_0000h    |
| 110h     | Error Injection Channel Descriptor 0, Word4 (EICHD0_WORD4) |                32 | RW       | 0000_0000h    |
| 114h     | Error Injection Channel Descriptor 0, Word5 (EICHD0_WORD5) |                32 | RW       | 0000_0000h    |
| 118h     | Error Injection Channel Descriptor 0, Word6 (EICHD0_WORD6) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 11Ch     | Error Injection Channel Descriptor 0, Word7 (EICHD0_WORD7) |                32 | RW       | 0000_0000h    |
| 120h     | Error Injection Channel Descriptor 0, Word8 (EICHD0_WORD8) |                32 | RW       | 0000_0000h    |
| 144h     | Error Injection Channel Descriptor 1, Word1 (EICHD1_WORD1) |                32 | RW       | 0000_0000h    |
| 148h     | Error Injection Channel Descriptor 1, Word2 (EICHD1_WORD2) |                32 | RW       | 0000_0000h    |
| 14Ch     | Error Injection Channel Descriptor 1, Word3 (EICHD1_WORD3) |                32 | RW       | 0000_0000h    |
| 150h     | Error Injection Channel Descriptor 1, Word4 (EICHD1_WORD4) |                32 | RW       | 0000_0000h    |
| 154h     | Error Injection Channel Descriptor 1, Word5 (EICHD1_WORD5) |                32 | RW       | 0000_0000h    |
| 158h     | Error Injection Channel Descriptor 1, Word6 (EICHD1_WORD6) |                32 | RW       | 0000_0000h    |
| 15Ch     | Error Injection Channel Descriptor 1, Word7 (EICHD1_WORD7) |                32 | RW       | 0000_0000h    |
| 160h     | Error Injection Channel Descriptor 1, Word8 (EICHD1_WORD8) |                32 | RW       | 0000_0000h    |
| 184h     | Error Injection Channel Descriptor 2, Word1 (EICHD2_WORD1) |                32 | RW       | 0000_0000h    |
| 188h     | Error Injection Channel Descriptor 2, Word2 (EICHD2_WORD2) |                32 | RW       | 0000_0000h    |
| 18Ch     | Error Injection Channel Descriptor 2, Word3 (EICHD2_WORD3) |                32 | RW       | 0000_0000h    |
| 190h     | Error Injection Channel Descriptor 2, Word4 (EICHD2_WORD4) |                32 | RW       | 0000_0000h    |
| 194h     | Error Injection Channel Descriptor 2, Word5 (EICHD2_WORD5) |                32 | RW       | 0000_0000h    |
| 198h     | Error Injection Channel Descriptor 2, Word6 (EICHD2_WORD6) |                32 | RW       | 0000_0000h    |
| 19Ch     | Error Injection Channel Descriptor 2, Word7 (EICHD2_WORD7) |                32 | RW       | 0000_0000h    |
| 1A0h     | Error Injection Channel Descriptor 2, Word8 (EICHD2_WORD8) |                32 | RW       | 0000_0000h    |
| 1C4h     | Error Injection Channel Descriptor 3, Word1 (EICHD3_WORD1) |                32 | RW       | 0000_0000h    |
| 1C8h     | Error Injection Channel Descriptor 3, Word2 (EICHD3_WORD2) |                32 | RW       | 0000_0000h    |
| 1CCh     | Error Injection Channel Descriptor 3, Word3 (EICHD3_WORD3) |                32 | RW       | 0000_0000h    |
| 1D0h     | Error Injection Channel Descriptor 3, Word4 (EICHD3_WORD4) |                32 | RW       | 0000_0000h    |
| 1D4h     | Error Injection Channel Descriptor 3, Word5 (EICHD3_WORD5) |                32 | RW       | 0000_0000h    |
| 1D8h     | Error Injection Channel Descriptor 3, Word6 (EICHD3_WORD6) |                32 | RW       | 0000_0000h    |
| 1DCh     | Error Injection Channel Descriptor 3, Word7 (EICHD3_WORD7) |                32 | RW       | 0000_0000h    |
| 1E0h     | Error Injection Channel Descriptor 3, Word8 (EICHD3_WORD8) |                32 | RW       | 0000_0000h    |
| 204h     | Error Injection Channel Descriptor 4, Word1 (EICHD4_WORD1) |                32 | RW       | 0000_0000h    |
| 208h     | Error Injection Channel Descriptor 4, Word2 (EICHD4_WORD2) |                32 | RW       | 0000_0000h    |
| 20Ch     | Error Injection Channel Descriptor 4, Word3 (EICHD4_WORD3) |                32 | RW       | 0000_0000h    |
| 210h     | Error Injection Channel Descriptor 4, Word4 (EICHD4_WORD4) |                32 | RW       | 0000_0000h    |
| 214h     | Error Injection Channel Descriptor 4, Word5 (EICHD4_WORD5) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 218h     | Error Injection Channel Descriptor 4, Word6 (EICHD4_WORD6) |                32 | RW       | 0000_0000h    |
| 21Ch     | Error Injection Channel Descriptor 4, Word7 (EICHD4_WORD7) |                32 | RW       | 0000_0000h    |
| 220h     | Error Injection Channel Descriptor 4, Word8 (EICHD4_WORD8) |                32 | RW       | 0000_0000h    |
| 244h     | Error Injection Channel Descriptor 5, Word1 (EICHD5_WORD1) |                32 | RW       | 0000_0000h    |
| 248h     | Error Injection Channel Descriptor 5, Word2 (EICHD5_WORD2) |                32 | RW       | 0000_0000h    |
| 24Ch     | Error Injection Channel Descriptor 5, Word3 (EICHD5_WORD3) |                32 | RW       | 0000_0000h    |
| 250h     | Error Injection Channel Descriptor 5, Word4 (EICHD5_WORD4) |                32 | RW       | 0000_0000h    |
| 254h     | Error Injection Channel Descriptor 5, Word5 (EICHD5_WORD5) |                32 | RW       | 0000_0000h    |
| 258h     | Error Injection Channel Descriptor 5, Word6 (EICHD5_WORD6) |                32 | RW       | 0000_0000h    |
| 25Ch     | Error Injection Channel Descriptor 5, Word7 (EICHD5_WORD7) |                32 | RW       | 0000_0000h    |
| 260h     | Error Injection Channel Descriptor 5, Word8 (EICHD5_WORD8) |                32 | RW       | 0000_0000h    |
| 284h     | Error Injection Channel Descriptor 6, Word1 (EICHD6_WORD1) |                32 | RW       | 0000_0000h    |
| 288h     | Error Injection Channel Descriptor 6, Word2 (EICHD6_WORD2) |                32 | RW       | 0000_0000h    |
| 28Ch     | Error Injection Channel Descriptor 6, Word3 (EICHD6_WORD3) |                32 | RW       | 0000_0000h    |
| 290h     | Error Injection Channel Descriptor 6, Word4 (EICHD6_WORD4) |                32 | RW       | 0000_0000h    |
| 294h     | Error Injection Channel Descriptor 6, Word5 (EICHD6_WORD5) |                32 | RW       | 0000_0000h    |
| 298h     | Error Injection Channel Descriptor 6, Word6 (EICHD6_WORD6) |                32 | RW       | 0000_0000h    |
| 29Ch     | Error Injection Channel Descriptor 6, Word7 (EICHD6_WORD7) |                32 | RW       | 0000_0000h    |
| 2A0h     | Error Injection Channel Descriptor 6, Word8 (EICHD6_WORD8) |                32 | RW       | 0000_0000h    |
| 2C4h     | Error Injection Channel Descriptor 7, Word1 (EICHD7_WORD1) |                32 | RW       | 0000_0000h    |
| 2C8h     | Error Injection Channel Descriptor 7, Word2 (EICHD7_WORD2) |                32 | RW       | 0000_0000h    |
| 2CCh     | Error Injection Channel Descriptor 7, Word3 (EICHD7_WORD3) |                32 | RW       | 0000_0000h    |
| 2D0h     | Error Injection Channel Descriptor 7, Word4 (EICHD7_WORD4) |                32 | RW       | 0000_0000h    |
| 2D4h     | Error Injection Channel Descriptor 7, Word5 (EICHD7_WORD5) |                32 | RW       | 0000_0000h    |
| 2D8h     | Error Injection Channel Descriptor 7, Word6 (EICHD7_WORD6) |                32 | RW       | 0000_0000h    |
| 2DCh     | Error Injection Channel Descriptor 7, Word7 (EICHD7_WORD7) |                32 | RW       | 0000_0000h    |
| 2E0h     | Error Injection Channel Descriptor 7, Word8 (EICHD7_WORD8) |                32 | RW       | 0000_0000h    |
| 304h     | Error Injection Channel Descriptor 8, Word1 (EICHD8_WORD1) |                32 | RW       | 0000_0000h    |
| 308h     | Error Injection Channel Descriptor 8, Word2 (EICHD8_WORD2) |                32 | RW       | 0000_0000h    |
| 30Ch     | Error Injection Channel Descriptor 8, Word3 (EICHD8_WORD3) |                32 | RW       | 0000_0000h    |
| 310h     | Error Injection Channel Descriptor 8, Word4 (EICHD8_WORD4) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 314h     | Error Injection Channel Descriptor 8, Word5 (EICHD8_WORD5)   |                32 | RW       | 0000_0000h    |
| 318h     | Error Injection Channel Descriptor 8, Word6 (EICHD8_WORD6)   |                32 | RW       | 0000_0000h    |
| 31Ch     | Error Injection Channel Descriptor 8, Word7 (EICHD8_WORD7)   |                32 | RW       | 0000_0000h    |
| 320h     | Error Injection Channel Descriptor 8, Word8 (EICHD8_WORD8)   |                32 | RW       | 0000_0000h    |
| 344h     | Error Injection Channel Descriptor 9, Word1 (EICHD9_WORD1)   |                32 | RW       | 0000_0000h    |
| 348h     | Error Injection Channel Descriptor 9, Word2 (EICHD9_WORD2)   |                32 | RW       | 0000_0000h    |
| 34Ch     | Error Injection Channel Descriptor 9, Word3 (EICHD9_WORD3)   |                32 | RW       | 0000_0000h    |
| 350h     | Error Injection Channel Descriptor 9, Word4 (EICHD9_WORD4)   |                32 | RW       | 0000_0000h    |
| 354h     | Error Injection Channel Descriptor 9, Word5 (EICHD9_WORD5)   |                32 | RW       | 0000_0000h    |
| 358h     | Error Injection Channel Descriptor 9, Word6 (EICHD9_WORD6)   |                32 | RW       | 0000_0000h    |
| 35Ch     | Error Injection Channel Descriptor 9, Word7 (EICHD9_WORD7)   |                32 | RW       | 0000_0000h    |
| 360h     | Error Injection Channel Descriptor 9, Word8 (EICHD9_WORD8)   |                32 | RW       | 0000_0000h    |
| 384h     | Error Injection Channel Descriptor 10, Word1 (EICHD10_WORD1) |                32 | RW       | 0000_0000h    |
| 388h     | Error Injection Channel Descriptor 10, Word2 (EICHD10_WORD2) |                32 | RW       | 0000_0000h    |
| 38Ch     | Error Injection Channel Descriptor 10, Word3 (EICHD10_WORD3) |                32 | RW       | 0000_0000h    |
| 390h     | Error Injection Channel Descriptor 10, Word4 (EICHD10_WORD4) |                32 | RW       | 0000_0000h    |
| 394h     | Error Injection Channel Descriptor 10, Word5 (EICHD10_WORD5) |                32 | RW       | 0000_0000h    |
| 398h     | Error Injection Channel Descriptor 10, Word6 (EICHD10_WORD6) |                32 | RW       | 0000_0000h    |
| 39Ch     | Error Injection Channel Descriptor 10, Word7 (EICHD10_WORD7) |                32 | RW       | 0000_0000h    |
| 3A0h     | Error Injection Channel Descriptor 10, Word8 (EICHD10_WORD8) |                32 | RW       | 0000_0000h    |
| 3C4h     | Error Injection Channel Descriptor 11, Word1 (EICHD11_WORD1) |                32 | RW       | 0000_0000h    |
| 3C8h     | Error Injection Channel Descriptor 11, Word2 (EICHD11_WORD2) |                32 | RW       | 0000_0000h    |
| 3CCh     | Error Injection Channel Descriptor 11, Word3 (EICHD11_WORD3) |                32 | RW       | 0000_0000h    |
| 3D0h     | Error Injection Channel Descriptor 11, Word4 (EICHD11_WORD4) |                32 | RW       | 0000_0000h    |
| 3D4h     | Error Injection Channel Descriptor 11, Word5 (EICHD11_WORD5) |                32 | RW       | 0000_0000h    |
| 3D8h     | Error Injection Channel Descriptor 11, Word6 (EICHD11_WORD6) |                32 | RW       | 0000_0000h    |
| 3DCh     | Error Injection Channel Descriptor 11, Word7 (EICHD11_WORD7) |                32 | RW       | 0000_0000h    |
| 3E0h     | Error Injection Channel Descriptor 11, Word8 (EICHD11_WORD8) |                32 | RW       | 0000_0000h    |
| 404h     | Error Injection Channel Descriptor 12, Word1 (EICHD12_WORD1) |                32 | RW       | 0000_0000h    |
| 408h     | Error Injection Channel Descriptor 12, Word2 (EICHD12_WORD2) |                32 | RW       | 0000_0000h    |
| 40Ch     | Error Injection Channel Descriptor 12, Word3 (EICHD12_WORD3) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

## Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 410h     | Error Injection Channel Descriptor 12, Word4 (EICHD12_WORD4) |                32 | RW       | 0000_0000h    |
| 414h     | Error Injection Channel Descriptor 12, Word5 (EICHD12_WORD5) |                32 | RW       | 0000_0000h    |
| 418h     | Error Injection Channel Descriptor 12, Word6 (EICHD12_WORD6) |                32 | RW       | 0000_0000h    |
| 41Ch     | Error Injection Channel Descriptor 12, Word7 (EICHD12_WORD7) |                32 | RW       | 0000_0000h    |
| 420h     | Error Injection Channel Descriptor 12, Word8 (EICHD12_WORD8) |                32 | RW       | 0000_0000h    |
| 444h     | Error Injection Channel Descriptor 13, Word1 (EICHD13_WORD1) |                32 | RW       | 0000_0000h    |
| 448h     | Error Injection Channel Descriptor 13, Word2 (EICHD13_WORD2) |                32 | RW       | 0000_0000h    |
| 44Ch     | Error Injection Channel Descriptor 13, Word3 (EICHD13_WORD3) |                32 | RW       | 0000_0000h    |
| 450h     | Error Injection Channel Descriptor 13, Word4 (EICHD13_WORD4) |                32 | RW       | 0000_0000h    |
| 454h     | Error Injection Channel Descriptor 13, Word5 (EICHD13_WORD5) |                32 | RW       | 0000_0000h    |
| 458h     | Error Injection Channel Descriptor 13, Word6 (EICHD13_WORD6) |                32 | RW       | 0000_0000h    |
| 45Ch     | Error Injection Channel Descriptor 13, Word7 (EICHD13_WORD7) |                32 | RW       | 0000_0000h    |
| 460h     | Error Injection Channel Descriptor 13, Word8 (EICHD13_WORD8) |                32 | RW       | 0000_0000h    |
| 484h     | Error Injection Channel Descriptor 14, Word1 (EICHD14_WORD1) |                32 | RW       | 0000_0000h    |
| 488h     | Error Injection Channel Descriptor 14, Word2 (EICHD14_WORD2) |                32 | RW       | 0000_0000h    |
| 48Ch     | Error Injection Channel Descriptor 14, Word3 (EICHD14_WORD3) |                32 | RW       | 0000_0000h    |
| 490h     | Error Injection Channel Descriptor 14, Word4 (EICHD14_WORD4) |                32 | RW       | 0000_0000h    |
| 494h     | Error Injection Channel Descriptor 14, Word5 (EICHD14_WORD5) |                32 | RW       | 0000_0000h    |
| 498h     | Error Injection Channel Descriptor 14, Word6 (EICHD14_WORD6) |                32 | RW       | 0000_0000h    |
| 49Ch     | Error Injection Channel Descriptor 14, Word7 (EICHD14_WORD7) |                32 | RW       | 0000_0000h    |
| 4A0h     | Error Injection Channel Descriptor 14, Word8 (EICHD14_WORD8) |                32 | RW       | 0000_0000h    |

## 74.6.2 Error Injection Module Configuration Register (EIMCR)

## Offset

| Register   | Offset   |
|------------|----------|
| EIMCR      | 0h       |

## Function

The EIM Configuration Register is used to globally enable/disable the error injection function.

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16    |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0     |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | GEIEN |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | GEIEN |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |

## Fields

| Field   | Function                                                                                                                                                                             |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -  | Reserved                                                                                                                                                                             |
| 0 GEIEN | Global Error Injection Enable This bit globally enables or disables the error injection function of the EIM. This field is initialized by hardware reset. 0b - Disabled 1b - Enabled |

## 74.6.3 Error Injection Channel Enable register (EICHEN)

## Offset

| Register   | Offset   |
|------------|----------|
| EICHEN     | 4h       |

## Function

Each field of the Error Injection Channel Enable register (EICHEN) is used to enable or disable the corresponding error injection channel.

NOTE

To enable an error injection channel, the Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted.

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21        | 20        | 19        | 18        | 17        | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-----------|-----------|-----------|-----------|-----------|------|
| R W    | EICH0 EN | EICH1 EN | EICH2 EN | EICH3 EN | EICH4 EN | EICH5 EN | EICH6 EN | EICH7 EN | EICH8 EN | EICH9 EN | EICH1 0EN | EICH1 1EN | EICH1 2EN | EICH1 3EN | EICH1 4EN | 0    |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0         | 0         | 0         | 0         | 0         | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5         | 4         | 3         | 2         | 1         | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0         | 0         | 0         | 0         | 0         | 0    |
| W      |          |          |          |          |          |          |          |          |          |          |           |           |           |           |           |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0         | 0         | 0         | 0         | 0         | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 EICH0EN | Error Injection Channel 0 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 0 1b - Error injection is enabled on Error Injection Channel 0 |
| 30 EICH1EN | Error Injection Channel 1 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 1 1b - Error injection is enabled on Error Injection Channel 1 |
| 29 EICH2EN | Error Injection Channel 2 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software.                                                                                                                                                                                                                                                                            |

Table continues on the next page...

Error Injection Module (EIM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 2 1b - Error injection is enabled on Error Injection Channel 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 28 EICH3EN | Error Injection Channel 3 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 3 1b - Error injection is enabled on Error Injection Channel 3 |
| 27 EICH4EN | Error Injection Channel 4 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 4 1b - Error injection is enabled on Error Injection Channel 4 |
| 26 EICH5EN | Error Injection Channel 5 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 5 1b - Error injection is enabled on Error Injection Channel 5 |
| 25 EICH6EN | Error Injection Channel 6 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 6 1b - Error injection is enabled on Error Injection Channel 6                                                                                                                                                                                                        |
| 24 EICH7EN | Error Injection Channel 7 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 7 1b - Error injection is enabled on Error Injection Channel 7 |
| 23 EICH8EN | Error Injection Channel 8 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 8 1b - Error injection is enabled on Error Injection Channel 8 |
| 22 EICH9EN | Error Injection Channel 9 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 9 1b - Error injection is enabled on Error Injection Channel 9 |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 21 EICH10EN | Error Injection Channel 10 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 10 1b - Error injection is enabled on Error Injection Channel 10 |
| 20 EICH11EN | Error Injection Channel 11 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 11                                                               |
| 19 EICH12EN | Error Injection Channel 12 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 12 1b - Error injection is enabled on Error Injection Channel 12 |
| 18 EICH13EN | Error Injection Channel 13 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                              |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 17 EICH14EN | 1b - Error injection is enabled on Error Injection Channel 13 Error Injection Channel 14 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. |
| 16          | Reserved                                                                                                                                                                                                                                                              |
| - 15        | Reserved                                                                                                                                                                                                                                                              |
| 14 -        | Reserved                                                                                                                                                                                                                                                              |
| 13 -        | Reserved                                                                                                                                                                                                                                                              |
| 12 -        | Reserved                                                                                                                                                                                                                                                              |
| 11 -        | Reserved                                                                                                                                                                                                                                                              |
| 10 -        | Reserved                                                                                                                                                                                                                                                              |
| 9 -         | Reserved                                                                                                                                                                                                                                                              |
| 8 -         | Reserved                                                                                                                                                                                                                                                              |
| 7           | Reserved                                                                                                                                                                                                                                                              |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |
| 6 -     | Reserved   |
| 5 -     | Reserved   |
| 4 -     | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1 -     | Reserved   |
| 0 -     | Reserved   |

## 74.6.4 Error Injection Channel Descriptor n, Word1 (EICHD0\_WORD1 - EICHD14\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD1 | 104h     |
| EICHD1_WORD1 | 144h     |
| EICHD2_WORD1 | 184h     |
| EICHD3_WORD1 | 1C4h     |
| EICHD4_WORD1 | 204h     |
| EICHD5_WORD1 | 244h     |
| EICHD6_WORD1 | 284h     |
| EICHD7_WORD1 | 2C4h     |
| EICHD8_WORD1 | 304h     |
| EICHD9_WORD1 | 344h     |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Register      | Offset   |
|---------------|----------|
| EICHD10_WORD1 | 384h     |
| EICHD11_WORD1 | 3C4h     |
| EICHD12_WORD1 | 404h     |
| EICHD13_WORD1 | 444h     |
| EICHD14_WORD1 | 484h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31            | 30            | 29            | 28            | 27            | 26            | 25            | 24            | 23            | 22            | 21            | 20            | 19            | 18            | 17            | 16            |
|---------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| R       |               |               |               |               |               |               |               | B0_3DATA_MASK |               |               |               |               |               |               |               |               |
| W Reset | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| Bits    | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0             |
| R       |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
| W       | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK |
| Reset   | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

Error Injection Module (EIM)

## 74.6.5 Error Injection Channel Descriptor n, Word2 (EICHD0\_WORD2 - EICHD14\_WORD2)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD0_WORD2  | 108h     |
| EICHD1_WORD2  | 148h     |
| EICHD2_WORD2  | 188h     |
| EICHD3_WORD2  | 1C8h     |
| EICHD4_WORD2  | 208h     |
| EICHD5_WORD2  | 248h     |
| EICHD6_WORD2  | 288h     |
| EICHD7_WORD2  | 2C8h     |
| EICHD8_WORD2  | 308h     |
| EICHD9_WORD2  | 348h     |
| EICHD10_WORD2 | 388h     |
| EICHD11_WORD2 | 3C8h     |
| EICHD12_WORD2 | 408h     |
| EICHD13_WORD2 | 448h     |
| EICHD14_WORD2 | 488h     |

## Function

The third word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B4\_7DATA\_MASK correspond to bytes 4-7 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B4_7DATA_MA SK | Data Mask Bytes 4-7 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B4_7DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 4-7 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 4-7 on the read data bus is inverted. |

## 74.6.6 Error Injection Channel Descriptor n, Word3 (EICHD0\_WORD3 - EICHD14\_WORD3)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD0_WORD3  | 10Ch     |
| EICHD1_WORD3  | 14Ch     |
| EICHD2_WORD3  | 18Ch     |
| EICHD3_WORD3  | 1CCh     |
| EICHD4_WORD3  | 20Ch     |
| EICHD5_WORD3  | 24Ch     |
| EICHD6_WORD3  | 28Ch     |
| EICHD7_WORD3  | 2CCh     |
| EICHD8_WORD3  | 30Ch     |
| EICHD9_WORD3  | 34Ch     |
| EICHD10_WORD3 | 38Ch     |
| EICHD11_WORD3 | 3CCh     |
| EICHD12_WORD3 | 40Ch     |
| EICHD13_WORD3 | 44Ch     |
| EICHD14_WORD3 | 48Ch     |

## Function

The fourth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B8\_11DATA\_MASK correspond to bytes 8-11 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24             | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|----------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B8_11DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0              | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8              | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B8_11DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0              | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field                | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B8_11DATA_M ASK | Data Mask Bytes 8-11 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B8_11DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 8-11 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 8-11 on the read data bus is inverted. |

## 74.6.7 Error Injection Channel Descriptor n, Word4 (EICHD0\_WORD4 - EICHD14\_WORD4)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD4 | 110h     |
| EICHD1_WORD4 | 150h     |
| EICHD2_WORD4 | 190h     |
| EICHD3_WORD4 | 1D0h     |
| EICHD4_WORD4 | 210h     |
| EICHD5_WORD4 | 250h     |
| EICHD6_WORD4 | 290h     |
| EICHD7_WORD4 | 2D0h     |
| EICHD8_WORD4 | 310h     |
| EICHD9_WORD4 | 350h     |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Register      | Offset   |
|---------------|----------|
| EICHD10_WORD4 | 390h     |
| EICHD11_WORD4 | 3D0h     |
| EICHD12_WORD4 | 410h     |
| EICHD13_WORD4 | 450h     |
| EICHD14_WORD4 | 490h     |

## Function

The fifth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B12\_15DATA\_MASK correspond to bytes 12-15 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24              | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|-----------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B12_15DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0               | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8               | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B12_15DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0               | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B12_15DATA_ MASK | Data Mask Bytes 12-15 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B12_15DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 12-15 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 12-15 on the read data bus is inverted. |

Error Injection Module (EIM)

## 74.6.8 Error Injection Channel Descriptor n, Word5 (EICHD0\_WORD5 - EICHD14\_WORD5)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD0_WORD5  | 114h     |
| EICHD1_WORD5  | 154h     |
| EICHD2_WORD5  | 194h     |
| EICHD3_WORD5  | 1D4h     |
| EICHD4_WORD5  | 214h     |
| EICHD5_WORD5  | 254h     |
| EICHD6_WORD5  | 294h     |
| EICHD7_WORD5  | 2D4h     |
| EICHD8_WORD5  | 314h     |
| EICHD9_WORD5  | 354h     |
| EICHD10_WORD5 | 394h     |
| EICHD11_WORD5 | 3D4h     |
| EICHD12_WORD5 | 414h     |
| EICHD13_WORD5 | 454h     |
| EICHD14_WORD5 | 494h     |

## Function

The sixth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B16\_19DATA\_MASK correspond to bytes 16-19 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B16_19DATA_ MASK | Data Mask Bytes 16-19 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B16_19DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 16-19 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 16-19 on the read data bus is inverted. |

## 74.6.9 Error Injection Channel Descriptor n, Word6 (EICHD0\_WORD6 - EICHD14\_WORD6)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD0_WORD6  | 118h     |
| EICHD1_WORD6  | 158h     |
| EICHD2_WORD6  | 198h     |
| EICHD3_WORD6  | 1D8h     |
| EICHD4_WORD6  | 218h     |
| EICHD5_WORD6  | 258h     |
| EICHD6_WORD6  | 298h     |
| EICHD7_WORD6  | 2D8h     |
| EICHD8_WORD6  | 318h     |
| EICHD9_WORD6  | 358h     |
| EICHD10_WORD6 | 398h     |
| EICHD11_WORD6 | 3D8h     |
| EICHD12_WORD6 | 418h     |
| EICHD13_WORD6 | 458h     |
| EICHD14_WORD6 | 498h     |

## Function

The seventh word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B20\_23DATA\_MASK correspond to bytes 20-23 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31                | 30   | 29   | 28   | 27   | 26   | 25   | 24              | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|-------------------|------|------|------|------|------|------|-----------------|------|------|------|------|------|------|------|------|
| R W     |                   |      |      |      |      |      |      | B20_23DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0                 | 0    | 0    | 0    | 0    | 0    | 0    | 0               | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15                | 14   | 13   | 12   | 11   | 10   | 9    | 8               | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |                   |      |      |      |      |      |      |                 |      |      |      |      |      |      |      |      |
| W Reset | B20_23DATA_MASK 0 | 0    | 0    | 0    | 0    | 0    | 0    | 0               | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B20_23DATA_ MASK | Data Mask Bytes 20-23 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B20_23DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 20-23 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 20-23 on the read data bus is inverted. |

## 74.6.10 Error Injection Channel Descriptor n, Word7 (EICHD0\_WORD7 - EICHD14\_WORD7)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD7 | 11Ch     |
| EICHD1_WORD7 | 15Ch     |
| EICHD2_WORD7 | 19Ch     |
| EICHD3_WORD7 | 1DCh     |
| EICHD4_WORD7 | 21Ch     |
| EICHD5_WORD7 | 25Ch     |
| EICHD6_WORD7 | 29Ch     |
| EICHD7_WORD7 | 2DCh     |
| EICHD8_WORD7 | 31Ch     |
| EICHD9_WORD7 | 35Ch     |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Register      | Offset   |
|---------------|----------|
| EICHD10_WORD7 | 39Ch     |
| EICHD11_WORD7 | 3DCh     |
| EICHD12_WORD7 | 41Ch     |
| EICHD13_WORD7 | 45Ch     |
| EICHD14_WORD7 | 49Ch     |

## Function

The eighth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B24\_27DATA\_MASK correspond to bytes 24-27 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B24_27DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B24_27DATA_ MASK | Data Mask Bytes 24-27 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B24_27DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 24-27 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 24-27 on the read data bus is inverted. |

Error Injection Module (EIM)

## 74.6.11 Error Injection Channel Descriptor n, Word8 (EICHD0\_WORD8 - EICHD14\_WORD8)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD0_WORD8  | 120h     |
| EICHD1_WORD8  | 160h     |
| EICHD2_WORD8  | 1A0h     |
| EICHD3_WORD8  | 1E0h     |
| EICHD4_WORD8  | 220h     |
| EICHD5_WORD8  | 260h     |
| EICHD6_WORD8  | 2A0h     |
| EICHD7_WORD8  | 2E0h     |
| EICHD8_WORD8  | 320h     |
| EICHD9_WORD8  | 360h     |
| EICHD10_WORD8 | 3A0h     |
| EICHD11_WORD8 | 3E0h     |
| EICHD12_WORD8 | 420h     |
| EICHD13_WORD8 | 460h     |
| EICHD14_WORD8 | 4A0h     |

## Function

The ninth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B28\_31DATA\_MASK correspond to bytes 28-31 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B28_31DATA_ MASK | Data Mask Bytes 28-31 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B28_31DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 28-31 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 28-31 on the read data bus is inverted. |

## 74.7 EIM\_2 register descriptions

The EIM provides a programming model mapped to an on-platform peripheral slot.

## Programming model access

All system bus masters can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes
- To undefined (reserved) addresses

Attempted updates to the programming model while the EIM is in the midst of an operation result in non-deterministic behavior.

## Error injection channel descriptor: function and structure

Each error injection channel descriptor:

- Specifies a mask that defines which bits of the read data and/or checkbit bus from target RAM are inverted on a read access.
- Consists of a 288-bit (36-byte) structure, composed of nine 32-bit words, in the EIM programming model. Unused words are not documented.
- Word0 (EICHDn\_WORD0), if present, defines the checkbit mask.
- Word1 (EICHDn\_WORD1) and additional words, if present, define the data mask. Word registers subsequent to Word1 are present only when required by the total width of the channel's data mask. Error injection channel descriptor: DATA\_MASK details.

The multiple channel descriptors are organized sequentially.

## Error injection channel descriptor: DATA\_MASK details

For each channel: The following tables show the distribution of DATA\_MASK's bits across the WORD registers. The first table shows the total width of DATA\_MASK and the distribution of its bits across WORD1, WORD2, and WORD3. The second table shows the distribution of DATA\_MASK's bits across WORD4 and subsequent registers.

Error Injection Module (EIM)

Table 626. Error injection channel descriptor: DATA\_MASK details

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | DATA_MASK total width (bits)   | WORD1                           | WORD2                           | WORD3                           |
| 0         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 1         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 2         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 3         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 4         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 5         | 256                            | 255-224                         | 223-192                         | 191-160                         |

Table 627. DATA\_MASK bit: Channel-word mapping

| Channel   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | WORD4                           | WORD5                           | WORD6                           | WORD7                           | WORD8                           |
| 0         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 1         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 2         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 3         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 4         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 5         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |

## 74.7.1 EIM\_2 memory map

EIM\_2 base address: 4033\_2000h

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | Error Injection Module Configuration Register (EIMCR)      |                32 | RW       | 0000_0000h    |
| 4h       | Error Injection Channel Enable register (EICHEN)           |                32 | RW       | 0000_0000h    |
| 104h     | Error Injection Channel Descriptor 0, Word1 (EICHD0_WORD1) |                32 | RW       | 0000_0000h    |
| 108h     | Error Injection Channel Descriptor 0, Word2 (EICHD0_WORD2) |                32 | RW       | 0000_0000h    |
| 10Ch     | Error Injection Channel Descriptor 0, Word3 (EICHD0_WORD3) |                32 | RW       | 0000_0000h    |
| 110h     | Error Injection Channel Descriptor 0, Word4 (EICHD0_WORD4) |                32 | RW       | 0000_0000h    |
| 114h     | Error Injection Channel Descriptor 0, Word5 (EICHD0_WORD5) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 118h     | Error Injection Channel Descriptor 0, Word6 (EICHD0_WORD6) |                32 | RW       | 0000_0000h    |
| 11Ch     | Error Injection Channel Descriptor 0, Word7 (EICHD0_WORD7) |                32 | RW       | 0000_0000h    |
| 120h     | Error Injection Channel Descriptor 0, Word8 (EICHD0_WORD8) |                32 | RW       | 0000_0000h    |
| 144h     | Error Injection Channel Descriptor 1, Word1 (EICHD1_WORD1) |                32 | RW       | 0000_0000h    |
| 148h     | Error Injection Channel Descriptor 1, Word2 (EICHD1_WORD2) |                32 | RW       | 0000_0000h    |
| 14Ch     | Error Injection Channel Descriptor 1, Word3 (EICHD1_WORD3) |                32 | RW       | 0000_0000h    |
| 150h     | Error Injection Channel Descriptor 1, Word4 (EICHD1_WORD4) |                32 | RW       | 0000_0000h    |
| 154h     | Error Injection Channel Descriptor 1, Word5 (EICHD1_WORD5) |                32 | RW       | 0000_0000h    |
| 158h     | Error Injection Channel Descriptor 1, Word6 (EICHD1_WORD6) |                32 | RW       | 0000_0000h    |
| 15Ch     | Error Injection Channel Descriptor 1, Word7 (EICHD1_WORD7) |                32 | RW       | 0000_0000h    |
| 160h     | Error Injection Channel Descriptor 1, Word8 (EICHD1_WORD8) |                32 | RW       | 0000_0000h    |
| 184h     | Error Injection Channel Descriptor 2, Word1 (EICHD2_WORD1) |                32 | RW       | 0000_0000h    |
| 188h     | Error Injection Channel Descriptor 2, Word2 (EICHD2_WORD2) |                32 | RW       | 0000_0000h    |
| 18Ch     | Error Injection Channel Descriptor 2, Word3 (EICHD2_WORD3) |                32 | RW       | 0000_0000h    |
| 190h     | Error Injection Channel Descriptor 2, Word4 (EICHD2_WORD4) |                32 | RW       | 0000_0000h    |
| 194h     | Error Injection Channel Descriptor 2, Word5 (EICHD2_WORD5) |                32 | RW       | 0000_0000h    |
| 198h     | Error Injection Channel Descriptor 2, Word6 (EICHD2_WORD6) |                32 | RW       | 0000_0000h    |
| 19Ch     | Error Injection Channel Descriptor 2, Word7 (EICHD2_WORD7) |                32 | RW       | 0000_0000h    |
| 1A0h     | Error Injection Channel Descriptor 2, Word8 (EICHD2_WORD8) |                32 | RW       | 0000_0000h    |
| 1C4h     | Error Injection Channel Descriptor 3, Word1 (EICHD3_WORD1) |                32 | RW       | 0000_0000h    |
| 1C8h     | Error Injection Channel Descriptor 3, Word2 (EICHD3_WORD2) |                32 | RW       | 0000_0000h    |
| 1CCh     | Error Injection Channel Descriptor 3, Word3 (EICHD3_WORD3) |                32 | RW       | 0000_0000h    |
| 1D0h     | Error Injection Channel Descriptor 3, Word4 (EICHD3_WORD4) |                32 | RW       | 0000_0000h    |
| 1D4h     | Error Injection Channel Descriptor 3, Word5 (EICHD3_WORD5) |                32 | RW       | 0000_0000h    |
| 1D8h     | Error Injection Channel Descriptor 3, Word6 (EICHD3_WORD6) |                32 | RW       | 0000_0000h    |
| 1DCh     | Error Injection Channel Descriptor 3, Word7 (EICHD3_WORD7) |                32 | RW       | 0000_0000h    |
| 1E0h     | Error Injection Channel Descriptor 3, Word8 (EICHD3_WORD8) |                32 | RW       | 0000_0000h    |
| 204h     | Error Injection Channel Descriptor 4, Word1 (EICHD4_WORD1) |                32 | RW       | 0000_0000h    |
| 208h     | Error Injection Channel Descriptor 4, Word2 (EICHD4_WORD2) |                32 | RW       | 0000_0000h    |
| 20Ch     | Error Injection Channel Descriptor 4, Word3 (EICHD4_WORD3) |                32 | RW       | 0000_0000h    |
| 210h     | Error Injection Channel Descriptor 4, Word4 (EICHD4_WORD4) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 214h     | Error Injection Channel Descriptor 4, Word5 (EICHD4_WORD5) |                32 | RW       | 0000_0000h    |
| 218h     | Error Injection Channel Descriptor 4, Word6 (EICHD4_WORD6) |                32 | RW       | 0000_0000h    |
| 21Ch     | Error Injection Channel Descriptor 4, Word7 (EICHD4_WORD7) |                32 | RW       | 0000_0000h    |
| 220h     | Error Injection Channel Descriptor 4, Word8 (EICHD4_WORD8) |                32 | RW       | 0000_0000h    |
| 244h     | Error Injection Channel Descriptor 5, Word1 (EICHD5_WORD1) |                32 | RW       | 0000_0000h    |
| 248h     | Error Injection Channel Descriptor 5, Word2 (EICHD5_WORD2) |                32 | RW       | 0000_0000h    |
| 24Ch     | Error Injection Channel Descriptor 5, Word3 (EICHD5_WORD3) |                32 | RW       | 0000_0000h    |
| 250h     | Error Injection Channel Descriptor 5, Word4 (EICHD5_WORD4) |                32 | RW       | 0000_0000h    |
| 254h     | Error Injection Channel Descriptor 5, Word5 (EICHD5_WORD5) |                32 | RW       | 0000_0000h    |
| 258h     | Error Injection Channel Descriptor 5, Word6 (EICHD5_WORD6) |                32 | RW       | 0000_0000h    |
| 25Ch     | Error Injection Channel Descriptor 5, Word7 (EICHD5_WORD7) |                32 | RW       | 0000_0000h    |
| 260h     | Error Injection Channel Descriptor 5, Word8 (EICHD5_WORD8) |                32 | RW       | 0000_0000h    |

## 74.7.2 Error Injection Module Configuration Register (EIMCR)

## Offset

| Register   | Offset   |
|------------|----------|
| EIMCR      | 0h       |

## Function

The EIM Configuration Register is used to globally enable/disable the error injection function.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16    |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0     |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | GEIEN |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | GEIEN |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |

## Fields

| Field   | Function                                                                                                                                                                             |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -  | Reserved                                                                                                                                                                             |
| 0 GEIEN | Global Error Injection Enable This bit globally enables or disables the error injection function of the EIM. This field is initialized by hardware reset. 0b - Disabled 1b - Enabled |

## 74.7.3 Error Injection Channel Enable register (EICHEN)

## Offset

| Register   | Offset   |
|------------|----------|
| EICHEN     | 4h       |

## Function

Each field of the Error Injection Channel Enable register (EICHEN) is used to enable or disable the corresponding error injection channel.

NOTE

To enable an error injection channel, the Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|------|------|
| R W    | EICH0 EN | EICH1 EN | EICH2 EN | EICH3 EN | EICH4 EN | EICH5 EN | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

Error Injection Module (EIM)

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 EICH0EN | Error Injection Channel 0 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 0 1b - Error injection is enabled on Error Injection Channel 0 |
| 30 EICH1EN | Error Injection Channel 1 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 1                                                              |
| 29 EICH2EN | Error Injection Channel 2 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 2 1b - Error injection is enabled on Error Injection Channel 2 |
| 28 EICH3EN | Error Injection Channel 3 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                            |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | 0b - Error injection is disabled on Error Injection Channel 3 1b - Error injection is enabled on Error Injection Channel 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 27 EICH4EN | Error Injection Channel 4 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 4 1b - Error injection is enabled on Error Injection Channel 4 |
| 26 EICH5EN | Error Injection Channel 5 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 5 1b - Error injection is enabled on Error Injection Channel 5 |
| 25 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 24 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 23 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 22 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 21 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 20         | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17 -    | Reserved   |
| 16 -    | Reserved   |
| 15 -    | Reserved   |
| 14 -    | Reserved   |
| 13 -    | Reserved   |
| 12 -    | Reserved   |
| 11 -    | Reserved   |
| 10 -    | Reserved   |
| 9 -     | Reserved   |
| 8 -     | Reserved   |
| 7 -     | Reserved   |
| 6 -     | Reserved   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 5 -     | Reserved   |
| 4 -     | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1 -     | Reserved   |
| 0 -     | Reserved   |

## 74.7.4 Error Injection Channel Descriptor n, Word1 (EICHD0\_WORD1 - EICHD5\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD1 | 104h     |
| EICHD1_WORD1 | 144h     |
| EICHD2_WORD1 | 184h     |
| EICHD3_WORD1 | 1C4h     |
| EICHD4_WORD1 | 204h     |
| EICHD5_WORD1 | 244h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.7.5 Error Injection Channel Descriptor n, Word2 (EICHD0\_WORD2 - EICHD5\_WORD2)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD2 | 108h     |
| EICHD1_WORD2 | 148h     |
| EICHD2_WORD2 | 188h     |
| EICHD3_WORD2 | 1C8h     |
| EICHD4_WORD2 | 208h     |
| EICHD5_WORD2 | 248h     |

## Function

The third word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B4\_7DATA\_MASK correspond to bytes 4-7 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B4_7DATA_MA SK | Data Mask Bytes 4-7 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B4_7DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 4-7 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 4-7 on the read data bus is inverted. |

## 74.7.6 Error Injection Channel Descriptor n, Word3 (EICHD0\_WORD3 - EICHD5\_WORD3)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD3 | 10Ch     |
| EICHD1_WORD3 | 14Ch     |
| EICHD2_WORD3 | 18Ch     |
| EICHD3_WORD3 | 1CCh     |
| EICHD4_WORD3 | 20Ch     |
| EICHD5_WORD3 | 24Ch     |

## Function

The fourth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B8\_11DATA\_MASK correspond to bytes 8-11 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31             | 30             | 29             | 28             | 27             | 26             | 25             | 24             | 23             | 22             | 21             | 20             | 19             | 18             | 17             | 16             |
|--------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| R      |                |                |                |                |                |                |                | B8_11DATA_MASK |                |                |                |                |                |                |                |                |
| Reset  | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
| Bits   | 15             | 14             | 13             | 12             | 11             | 10             | 9              | 8              | 7              | 6              | 5              | 4              | 3              | 2              | 1              | 0              |
| R      |                |                |                |                |                |                |                |                |                |                |                |                |                |                |                |                |
| W      | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK |
| Reset  | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |

## Fields

| Field                | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B8_11DATA_M ASK | Data Mask Bytes 8-11 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B8_11DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 8-11 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 8-11 on the read data bus is inverted. |

## 74.7.7 Error Injection Channel Descriptor n, Word4 (EICHD0\_WORD4 - EICHD5\_WORD4)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD4 | 110h     |
| EICHD1_WORD4 | 150h     |
| EICHD2_WORD4 | 190h     |
| EICHD3_WORD4 | 1D0h     |
| EICHD4_WORD4 | 210h     |
| EICHD5_WORD4 | 250h     |

## Function

The fifth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B12\_15DATA\_MASK correspond to bytes 12-15 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B12_15DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B12_15DATA_ MASK | Data Mask Bytes 12-15 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B12_15DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 12-15 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 12-15 on the read data bus is inverted. |

## 74.7.8 Error Injection Channel Descriptor n, Word5 (EICHD0\_WORD5 - EICHD5\_WORD5)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD5 | 114h     |
| EICHD1_WORD5 | 154h     |
| EICHD2_WORD5 | 194h     |
| EICHD3_WORD5 | 1D4h     |
| EICHD4_WORD5 | 214h     |
| EICHD5_WORD5 | 254h     |

## Function

The sixth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B16\_19DATA\_MASK correspond to bytes 16-19 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B16_19DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B16_19DATA_ MASK | Data Mask Bytes 16-19 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B16_19DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 16-19 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 16-19 on the read data bus is inverted. |

## 74.7.9 Error Injection Channel Descriptor n, Word6 (EICHD0\_WORD6 - EICHD5\_WORD6)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD6 | 118h     |
| EICHD1_WORD6 | 158h     |
| EICHD2_WORD6 | 198h     |
| EICHD3_WORD6 | 1D8h     |
| EICHD4_WORD6 | 218h     |
| EICHD5_WORD6 | 258h     |

## Function

The seventh word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B20\_23DATA\_MASK correspond to bytes 20-23 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B20_23DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B20_23DATA_ MASK | Data Mask Bytes 20-23 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B20_23DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 20-23 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 20-23 on the read data bus is inverted. |

## 74.7.10 Error Injection Channel Descriptor n, Word7 (EICHD0\_WORD7 - EICHD5\_WORD7)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD7 | 11Ch     |
| EICHD1_WORD7 | 15Ch     |
| EICHD2_WORD7 | 19Ch     |
| EICHD3_WORD7 | 1DCh     |
| EICHD4_WORD7 | 21Ch     |
| EICHD5_WORD7 | 25Ch     |

## Function

The eighth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B24\_27DATA\_MASK correspond to bytes 24-27 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B24_27DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B24_27DATA_ MASK | Data Mask Bytes 24-27 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B24_27DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 24-27 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 24-27 on the read data bus is inverted. |

## 74.7.11 Error Injection Channel Descriptor n, Word8 (EICHD0\_WORD8 - EICHD5\_WORD8)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD8 | 120h     |
| EICHD1_WORD8 | 160h     |
| EICHD2_WORD8 | 1A0h     |
| EICHD3_WORD8 | 1E0h     |
| EICHD4_WORD8 | 220h     |
| EICHD5_WORD8 | 260h     |

## Function

The ninth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B28\_31DATA\_MASK correspond to bytes 28-31 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B28_31DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B28_31DATA_ MASK | Data Mask Bytes 28-31 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B28_31DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 28-31 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 28-31 on the read data bus is inverted. |

## 74.8 EIM\_3 register descriptions

The EIM provides a programming model mapped to an on-platform peripheral slot.

## Programming model access

All system bus masters can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes
- To undefined (reserved) addresses

Attempted updates to the programming model while the EIM is in the midst of an operation result in non-deterministic behavior.

## Error injection channel descriptor: function and structure

Each error injection channel descriptor:

- Specifies a mask that defines which bits of the read data and/or checkbit bus from target RAM are inverted on a read access.
- Consists of a 288-bit (36-byte) structure, composed of nine 32-bit words, in the EIM programming model. Unused words are not documented.

Error Injection Module (EIM)

- Word0 (EICHDn\_WORD0), if present, defines the checkbit mask.
- Word1 (EICHDn\_WORD1) and additional words, if present, define the data mask. Word registers subsequent to Word1 are present only when required by the total width of the channel's data mask. Error injection channel descriptor: DATA\_MASK details.

The multiple channel descriptors are organized sequentially.

## Error injection channel descriptor: DATA\_MASK details

For each channel: The following tables show the distribution of DATA\_MASK's bits across the WORD registers. The first table shows the total width of DATA\_MASK and the distribution of its bits across WORD1, WORD2, and WORD3. The second table shows the distribution of DATA\_MASK's bits across WORD4 and subsequent registers.

Table 628. Error injection channel descriptor: DATA\_MASK details

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | DATA_MASK total width (bits)   | WORD1                           | WORD2                           | WORD3                           |
| 0         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 1         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 2         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 3         | 256                            | 255-224                         | 223-192                         | 191-160                         |

Table 629. DATA\_MASK bit: Channel-word mapping

| Channel   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | WORD4                           | WORD5                           | WORD6                           | WORD7                           | WORD8                           |
| 0         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 1         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 2         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 3         | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |

## 74.8.1 EIM\_3 memory map

EIM\_3 base address: 4033\_3000h

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | Error Injection Module Configuration Register (EIMCR)      |                32 | RW       | 0000_0000h    |
| 4h       | Error Injection Channel Enable register (EICHEN)           |                32 | RW       | 0000_0000h    |
| 104h     | Error Injection Channel Descriptor 0, Word1 (EICHD0_WORD1) |                32 | RW       | 0000_0000h    |
| 108h     | Error Injection Channel Descriptor 0, Word2 (EICHD0_WORD2) |                32 | RW       | 0000_0000h    |
| 10Ch     | Error Injection Channel Descriptor 0, Word3 (EICHD0_WORD3) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 110h     | Error Injection Channel Descriptor 0, Word4 (EICHD0_WORD4) |                32 | RW       | 0000_0000h    |
| 114h     | Error Injection Channel Descriptor 0, Word5 (EICHD0_WORD5) |                32 | RW       | 0000_0000h    |
| 118h     | Error Injection Channel Descriptor 0, Word6 (EICHD0_WORD6) |                32 | RW       | 0000_0000h    |
| 11Ch     | Error Injection Channel Descriptor 0, Word7 (EICHD0_WORD7) |                32 | RW       | 0000_0000h    |
| 120h     | Error Injection Channel Descriptor 0, Word8 (EICHD0_WORD8) |                32 | RW       | 0000_0000h    |
| 144h     | Error Injection Channel Descriptor 1, Word1 (EICHD1_WORD1) |                32 | RW       | 0000_0000h    |
| 148h     | Error Injection Channel Descriptor 1, Word2 (EICHD1_WORD2) |                32 | RW       | 0000_0000h    |
| 14Ch     | Error Injection Channel Descriptor 1, Word3 (EICHD1_WORD3) |                32 | RW       | 0000_0000h    |
| 150h     | Error Injection Channel Descriptor 1, Word4 (EICHD1_WORD4) |                32 | RW       | 0000_0000h    |
| 154h     | Error Injection Channel Descriptor 1, Word5 (EICHD1_WORD5) |                32 | RW       | 0000_0000h    |
| 158h     | Error Injection Channel Descriptor 1, Word6 (EICHD1_WORD6) |                32 | RW       | 0000_0000h    |
| 15Ch     | Error Injection Channel Descriptor 1, Word7 (EICHD1_WORD7) |                32 | RW       | 0000_0000h    |
| 160h     | Error Injection Channel Descriptor 1, Word8 (EICHD1_WORD8) |                32 | RW       | 0000_0000h    |
| 184h     | Error Injection Channel Descriptor 2, Word1 (EICHD2_WORD1) |                32 | RW       | 0000_0000h    |
| 188h     | Error Injection Channel Descriptor 2, Word2 (EICHD2_WORD2) |                32 | RW       | 0000_0000h    |
| 18Ch     | Error Injection Channel Descriptor 2, Word3 (EICHD2_WORD3) |                32 | RW       | 0000_0000h    |
| 190h     | Error Injection Channel Descriptor 2, Word4 (EICHD2_WORD4) |                32 | RW       | 0000_0000h    |
| 194h     | Error Injection Channel Descriptor 2, Word5 (EICHD2_WORD5) |                32 | RW       | 0000_0000h    |
| 198h     | Error Injection Channel Descriptor 2, Word6 (EICHD2_WORD6) |                32 | RW       | 0000_0000h    |
| 19Ch     | Error Injection Channel Descriptor 2, Word7 (EICHD2_WORD7) |                32 | RW       | 0000_0000h    |
| 1A0h     | Error Injection Channel Descriptor 2, Word8 (EICHD2_WORD8) |                32 | RW       | 0000_0000h    |
| 1C4h     | Error Injection Channel Descriptor 3, Word1 (EICHD3_WORD1) |                32 | RW       | 0000_0000h    |
| 1C8h     | Error Injection Channel Descriptor 3, Word2 (EICHD3_WORD2) |                32 | RW       | 0000_0000h    |
| 1CCh     | Error Injection Channel Descriptor 3, Word3 (EICHD3_WORD3) |                32 | RW       | 0000_0000h    |
| 1D0h     | Error Injection Channel Descriptor 3, Word4 (EICHD3_WORD4) |                32 | RW       | 0000_0000h    |
| 1D4h     | Error Injection Channel Descriptor 3, Word5 (EICHD3_WORD5) |                32 | RW       | 0000_0000h    |
| 1D8h     | Error Injection Channel Descriptor 3, Word6 (EICHD3_WORD6) |                32 | RW       | 0000_0000h    |
| 1DCh     | Error Injection Channel Descriptor 3, Word7 (EICHD3_WORD7) |                32 | RW       | 0000_0000h    |
| 1E0h     | Error Injection Channel Descriptor 3, Word8 (EICHD3_WORD8) |                32 | RW       | 0000_0000h    |

Error Injection Module (EIM)

## 74.8.2 Error Injection Module Configuration Register (EIMCR)

## Offset

| Register   | Offset   |
|------------|----------|
| EIMCR      | 0h       |

## Function

The EIM Configuration Register is used to globally enable/disable the error injection function.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                             |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -  | Reserved                                                                                                                                                                             |
| 0 GEIEN | Global Error Injection Enable This bit globally enables or disables the error injection function of the EIM. This field is initialized by hardware reset. 0b - Disabled 1b - Enabled |

## 74.8.3 Error Injection Channel Enable register (EICHEN)

## Offset

| Register   | Offset   |
|------------|----------|
| EICHEN     | 4h       |

## Function

Each field of the Error Injection Channel Enable register (EICHEN) is used to enable or disable the corresponding error injection channel.

## NOTE

To enable an error injection channel, the Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted.

## Diagram

| Bits   | 31       | 30       | 29       | 28       | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|------|------|------|------|------|------|------|------|------|------|------|------|
| R W    | EICH0 EN | EICH1 EN | EICH2 EN | EICH3 EN | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Reset  | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 EICH0EN | Error Injection Channel 0 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 0 1b - Error injection is enabled on Error Injection Channel 0 |
| 30 EICH1EN | Error Injection Channel 1 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 1                                                              |

Table continues on the next page...

Error Injection Module (EIM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 29 EICH2EN | Error Injection Channel 2 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 2 1b - Error injection is enabled on Error Injection Channel 2 |
| 28 EICH3EN | Error Injection Channel 3 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 3 1b - Error injection is enabled on Error Injection Channel 3 |
| 27 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 26 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 25 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 24 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 23 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 22 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 21 -    | Reserved   |
| 20 -    | Reserved   |
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17 -    | Reserved   |
| 16 -    | Reserved   |
| 15 -    | Reserved   |
| 14 -    | Reserved   |
| 13 -    | Reserved   |
| 12 -    | Reserved   |
| 11 -    | Reserved   |
| 10 -    | Reserved   |
| 9 -     | Reserved   |
| 8 -     | Reserved   |
| 7       | Reserved   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |
| 6 -     | Reserved   |
| 5 -     | Reserved   |
| 4 -     | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1 -     | Reserved   |
| 0 -     | Reserved   |

## 74.8.4 Error Injection Channel Descriptor n, Word1 (EICHD0\_WORD1 - EICHD3\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD1 | 104h     |
| EICHD1_WORD1 | 144h     |
| EICHD2_WORD1 | 184h     |
| EICHD3_WORD1 | 1C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.8.5 Error Injection Channel Descriptor n, Word2 (EICHD0\_WORD2 - EICHD3\_WORD2)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD2 | 108h     |
| EICHD1_WORD2 | 148h     |
| EICHD2_WORD2 | 188h     |
| EICHD3_WORD2 | 1C8h     |

## Function

The third word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B4\_7DATA\_MASK correspond to bytes 4-7 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B4_7DATA_MA SK | Data Mask Bytes 4-7 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B4_7DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 4-7 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 4-7 on the read data bus is inverted. |

## 74.8.6 Error Injection Channel Descriptor n, Word3 (EICHD0\_WORD3 - EICHD3\_WORD3)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD3 | 10Ch     |
| EICHD1_WORD3 | 14Ch     |
| EICHD2_WORD3 | 18Ch     |
| EICHD3_WORD3 | 1CCh     |

## Function

The fourth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B8\_11DATA\_MASK correspond to bytes 8-11 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31             | 30             | 29             | 28             | 27             | 26             | 25             | 24             | 23             | 22             | 21             | 20             | 19             | 18             | 17             | 16             |
|--------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| R      |                |                |                |                |                |                |                | B8_11DATA_MASK |                |                |                |                |                |                |                |                |
| Reset  | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
| Bits   | 15             | 14             | 13             | 12             | 11             | 10             | 9              | 8              | 7              | 6              | 5              | 4              | 3              | 2              | 1              | 0              |
| R      |                |                |                |                |                |                |                |                |                |                |                |                |                |                |                |                |
| W      | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK |
| Reset  | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |

## Fields

| Field                | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B8_11DATA_M ASK | Data Mask Bytes 8-11 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B8_11DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 8-11 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 8-11 on the read data bus is inverted. |

## 74.8.7 Error Injection Channel Descriptor n, Word4 (EICHD0\_WORD4 - EICHD3\_WORD4)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD4 | 110h     |
| EICHD1_WORD4 | 150h     |
| EICHD2_WORD4 | 190h     |
| EICHD3_WORD4 | 1D0h     |

## Function

The fifth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B12\_15DATA\_MASK correspond to bytes 12-15 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B12_15DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B12_15DATA_ MASK | Data Mask Bytes 12-15 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B12_15DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 12-15 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 12-15 on the read data bus is inverted. |

## 74.8.8 Error Injection Channel Descriptor n, Word5 (EICHD0\_WORD5 - EICHD3\_WORD5)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD5 | 114h     |
| EICHD1_WORD5 | 154h     |
| EICHD2_WORD5 | 194h     |
| EICHD3_WORD5 | 1D4h     |

## Function

The sixth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B16\_19DATA\_MASK correspond to bytes 16-19 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B16_19DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B16_19DATA_ MASK | Data Mask Bytes 16-19 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B16_19DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 16-19 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 16-19 on the read data bus is inverted. |

## 74.8.9 Error Injection Channel Descriptor n, Word6 (EICHD0\_WORD6 - EICHD3\_WORD6)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD6 | 118h     |
| EICHD1_WORD6 | 158h     |
| EICHD2_WORD6 | 198h     |
| EICHD3_WORD6 | 1D8h     |

## Function

The seventh word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B20\_23DATA\_MASK correspond to bytes 20-23 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B20_23DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B20_23DATA_ MASK | Data Mask Bytes 20-23 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B20_23DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 20-23 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 20-23 on the read data bus is inverted. |

## 74.8.10 Error Injection Channel Descriptor n, Word7 (EICHD0\_WORD7 - EICHD3\_WORD7)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD7 | 11Ch     |
| EICHD1_WORD7 | 15Ch     |
| EICHD2_WORD7 | 19Ch     |
| EICHD3_WORD7 | 1DCh     |

## Function

The eighth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B24\_27DATA\_MASK correspond to bytes 24-27 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B24_27DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B24_27DATA_ MASK | Data Mask Bytes 24-27 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B24_27DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 24-27 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 24-27 on the read data bus is inverted. |

## 74.8.11 Error Injection Channel Descriptor n, Word8 (EICHD0\_WORD8 - EICHD3\_WORD8)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD8 | 120h     |
| EICHD1_WORD8 | 160h     |
| EICHD2_WORD8 | 1A0h     |
| EICHD3_WORD8 | 1E0h     |

## Function

The ninth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B28\_31DATA\_MASK correspond to bytes 28-31 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B28_31DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B28_31DATA_ MASK | Data Mask Bytes 28-31 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B28_31DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 28-31 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 28-31 on the read data bus is inverted. |

## 74.9 EIM\_LLCE register descriptions

The EIM provides a programming model mapped to an on-platform peripheral slot.

## Programming model access

All system bus masters can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes
- To undefined (reserved) addresses

Attempted updates to the programming model while the EIM is in the midst of an operation result in non-deterministic behavior.

## Error injection channel descriptor: function and structure

Each error injection channel descriptor:

- Specifies a mask that defines which bits of the read data and/or checkbit bus from target RAM are inverted on a read access.
- Consists of a 128-bit (16-byte) structure, composed of four 32-bit words, in the EIM programming model. Unused words are not documented.

Error Injection Module (EIM)

- Word0 (EICHDn\_WORD0), if present, defines the checkbit mask.
- Word1-3 (EICHDn\_WORD1-3), if present, define the data mask. Word2 and Word3 are present only when required by the total width of the channel's data mask. See Error injection channel descriptor: DATA\_MASK details.

The multiple channel descriptors are organized sequentially.

## Error injection channel descriptor: DATA\_MASK details

For each channel: The following table shows the total width of DATA\_MASK and the distribution of its bits across the WORD registers.

Table 630. Error injection channel descriptor: DATA\_MASK details

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | DATA_MASK total width (bits)   | WORD1                           | WORD2                           | WORD3                           |
| 0         | 32                             | 31-0                            | -                               | -                               |
| 1         | 32                             | 31-0                            | -                               | -                               |
| 3         | 32                             | 31-0                            | -                               | -                               |
| 4         | 32                             | 31-0                            | -                               | -                               |
| 5         | 32                             | 31-0                            | -                               | -                               |
| 6         | 32                             | 31-0                            | -                               | -                               |

## 74.9.1 EIM\_LLCE memory map

LLCE.EIM\_LLCE base address: 4405\_0000h

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | Error Injection Module Configuration Register (EIMCR)      |                32 | RW       | 0000_0000h    |
| 4h       | Error Injection Channel Enable register (EICHEN)           |                32 | RW       | 0000_0000h    |
| 100h     | Error Injection Channel Descriptor 0, Word0 (EICHD0_WORD0) |                32 | RW       | 0000_0000h    |
| 104h     | Error Injection Channel Descriptor 0, Word1 (EICHD0_WORD1) |                32 | RW       | 0000_0000h    |
| 140h     | Error Injection Channel Descriptor 1, Word0 (EICHD1_WORD0) |                32 | RW       | 0000_0000h    |
| 144h     | Error Injection Channel Descriptor 1, Word1 (EICHD1_WORD1) |                32 | RW       | 0000_0000h    |
| 1C0h     | Error Injection Channel Descriptor 3, Word0 (EICHD3_WORD0) |                32 | RW       | 0000_0000h    |
| 1C4h     | Error Injection Channel Descriptor 3, Word1 (EICHD3_WORD1) |                32 | RW       | 0000_0000h    |
| 200h     | Error Injection Channel Descriptor 4, Word0 (EICHD4_WORD0) |                32 | RW       | 0000_0000h    |
| 204h     | Error Injection Channel Descriptor 4, Word1 (EICHD4_WORD1) |                32 | RW       | 0000_0000h    |
| 240h     | Error Injection Channel Descriptor 5, Word0 (EICHD5_WORD0) |                32 | RW       | 0000_0000h    |
| 244h     | Error Injection Channel Descriptor 5, Word1 (EICHD5_WORD1) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 280h     | Error Injection Channel Descriptor 6, Word0 (EICHD6_WORD0) |                32 | RW       | 0000_0000h    |
| 284h     | Error Injection Channel Descriptor 6, Word1 (EICHD6_WORD1) |                32 | RW       | 0000_0000h    |

## 74.9.2 Error Injection Module Configuration Register (EIMCR)

## Offset

| Register   | Offset   |
|------------|----------|
| EIMCR      | 0h       |

## Function

The EIM Configuration Register is used to globally enable/disable the error injection function.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                             |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -  | Reserved                                                                                                                                                                             |
| 0 GEIEN | Global Error Injection Enable This bit globally enables or disables the error injection function of the EIM. This field is initialized by hardware reset. 0b - Disabled 1b - Enabled |

## 74.9.3 Error Injection Channel Enable register (EICHEN)

## Offset

| Register   | Offset   |
|------------|----------|
| EICHEN     | 4h       |

## Function

Each field of the Error Injection Channel Enable register (EICHEN) is used to enable or disable the corresponding error injection channel.

## NOTE

To enable an error injection channel, the Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted.

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29   | 28    | 27    | 26    | 25    | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------|-------|------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|
| R      | EICH0 | EICH1 | 0    | EICH3 | EICH4 | EICH5 | EICH6 | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | EN    | EN    |      | EN    | EN    | EN    | EN    |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0     | 0     | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15    | 14    | 13   | 12    | 11    | 10    | 9     | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0     | 0     | 0    | 0     | 0     | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |       |       |      |       |       |       |       |      |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0    | 0     | 0     | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 EICH0EN | Error Injection Channel 0 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 0 1b - Error injection is enabled on Error Injection Channel 0 |
| 30 EICH1EN | Error Injection Channel 1 Enable                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |

Table continues on the next page...

Error Injection Module (EIM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 1 1b - Error injection is enabled on Error Injection Channel 1                                  |
| 29 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 28 EICH3EN | Error Injection Channel 3 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 3 1b - Error injection is enabled on Error Injection Channel 3 |
| 27 EICH4EN | Error Injection Channel 4 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 4 1b - Error injection is enabled on Error Injection Channel 4 |
| 26 EICH5EN | Error Injection Channel 5 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software.                                                                                                                                                                                                                                                                            |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 5 1b - Error injection is enabled on Error Injection Channel 5                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 25 EICH6EN | Error Injection Channel 6 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 6 1b - Error injection is enabled on Error Injection Channel 6 |
| 24 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 23 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 22 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 21 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 20 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 19 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 18 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 17 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 16 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 15 -    | Reserved   |
| 14 -    | Reserved   |
| 13 -    | Reserved   |
| 12 -    | Reserved   |
| 11 -    | Reserved   |
| 10 -    | Reserved   |
| 9 -     | Reserved   |
| 8 -     | Reserved   |
| 7 -     | Reserved   |
| 6 -     | Reserved   |
| 5 -     | Reserved   |
| 4 -     | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1       | Reserved   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |
| 0       | Reserved   |
| -       |            |

## 74.9.4 Error Injection Channel Descriptor n, Word0 (EICHD0\_WORD0 - EICHD6\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD0 | 100h     |
| EICHD1_WORD0 | 140h     |
| EICHD3_WORD0 | 1C0h     |
| EICHD4_WORD0 | 200h     |
| EICHD5_WORD0 | 240h     |
| EICHD6_WORD0 | 280h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-25 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[6:0] (7 bits wide), CHKBIT_MASK[6] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 24-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.9.5 Error Injection Channel Descriptor n, Word1 (EICHD0\_WORD1 - EICHD6\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD1 | 104h     |
| EICHD1_WORD1 | 144h     |
| EICHD3_WORD1 | 1C4h     |
| EICHD4_WORD1 | 204h     |
| EICHD5_WORD1 | 244h     |
| EICHD6_WORD1 | 284h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.10 EIM\_MISC register descriptions

The EIM provides a programming model mapped to an on-platform peripheral slot.

## Programming model access

All system bus masters can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes
- To undefined (reserved) addresses

Attempted updates to the programming model while the EIM is in the midst of an operation result in non-deterministic behavior.

## Error injection channel descriptor: function and structure

Each error injection channel descriptor:

- Specifies a mask that defines which bits of the read data and/or checkbit bus from target RAM are inverted on a read access.
- Consists of a 288-bit (36-byte) structure, composed of nine 32-bit words, in the EIM programming model. Unused words are not documented.

Error Injection Module (EIM)

- Word0 (EICHDn\_WORD0), if present, defines the checkbit mask.
- Word1 (EICHDn\_WORD1) and additional words, if present, define the data mask. Word registers subsequent to Word1 are present only when required by the total width of the channel's data mask. Error injection channel descriptor: DATA\_MASK details.

The multiple channel descriptors are organized sequentially.

## Error injection channel descriptor: DATA\_MASK details

For each channel: The following tables show the distribution of DATA\_MASK's bits across the WORD registers. The first table shows the total width of DATA\_MASK and the distribution of its bits across WORD1, WORD2, and WORD3. The second table shows the distribution of DATA\_MASK's bits across WORD4 and subsequent registers.

Table 631. Error injection channel descriptor: DATA\_MASK details

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | DATA_MASK total width (bits)   | WORD1                           | WORD2                           | WORD3                           |
| 0         | 72                             | 71-64                           | 63-32                           | 31-0                            |
| 1         | 72                             | 71-64                           | 63-32                           | 31-0                            |
| 2         | 104                            | 103-96                          | 95-64                           | 63-32                           |
| 3         | 104                            | 103-96                          | 95-64                           | 63-32                           |
| 4         | 104                            | 103-96                          | 95-64                           | 63-32                           |
| 5         | 39                             | 38-32                           | 31-0                            | -                               |
| 6         | 87                             | 86-64                           | 63-32                           | 31-0                            |
| 7         | 96                             | 95-64                           | 63-32                           | 31-0                            |
| 8         | 96                             | 95-64                           | 63-32                           | 31-0                            |
| 9         | 46                             | 45-32                           | 31-0                            | -                               |
| 10        | 86                             | 85-64                           | 63-32                           | 31-0                            |
| 11        | 86                             | 85-64                           | 63-32                           | 31-0                            |
| 12        | 88                             | 87-64                           | 63-32                           | 31-0                            |
| 13        | 86                             | 85-64                           | 63-32                           | 31-0                            |
| 14        | 86                             | 85-64                           | 63-32                           | 31-0                            |
| 15        | 47                             | 46-32                           | 31-0                            | -                               |
| 16        | 16                             | 15-0                            | -                               | -                               |

Error Injection Module (EIM)

Table 632. DATA\_MASK bit: Channel-word mapping

| Channel   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
|           | WORD4                           | WORD5                           | WORD6                           | WORD7                           | WORD8                           |
| 2         | 31-0                            | -                               | -                               | -                               | -                               |
| 3         | 31-0                            | -                               | -                               | -                               | -                               |
| 4         | 31-0                            | -                               | -                               | -                               | -                               |

## 74.10.1 EIM\_MISC memory map

EIM\_MISC base address: 4404\_C000h

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | Error Injection Module Configuration Register (EIMCR)      |                32 | RW       | 0000_0000h    |
| 4h       | Error Injection Channel Enable register (EICHEN)           |                32 | RW       | 0000_0000h    |
| 104h     | Error Injection Channel Descriptor 0, Word1 (EICHD0_WORD1) |                32 | RW       | 0000_0000h    |
| 108h     | Error Injection Channel Descriptor 0, Word2 (EICHD0_WORD2) |                32 | RW       | 0000_0000h    |
| 10Ch     | Error Injection Channel Descriptor 0, Word3 (EICHD0_WORD3) |                32 | RW       | 0000_0000h    |
| 144h     | Error Injection Channel Descriptor 1, Word1 (EICHD1_WORD1) |                32 | RW       | 0000_0000h    |
| 148h     | Error Injection Channel Descriptor 1, Word2 (EICHD1_WORD2) |                32 | RW       | 0000_0000h    |
| 14Ch     | Error Injection Channel Descriptor 1, Word3 (EICHD1_WORD3) |                32 | RW       | 0000_0000h    |
| 184h     | Error Injection Channel Descriptor 2, Word1 (EICHD2_WORD1) |                32 | RW       | 0000_0000h    |
| 188h     | Error Injection Channel Descriptor 2, Word2 (EICHD2_WORD2) |                32 | RW       | 0000_0000h    |
| 18Ch     | Error Injection Channel Descriptor 2, Word3 (EICHD2_WORD3) |                32 | RW       | 0000_0000h    |
| 190h     | Error Injection Channel Descriptor 2, Word4 (EICHD2_WORD4) |                32 | RW       | 0000_0000h    |
| 1C4h     | Error Injection Channel Descriptor 3, Word1 (EICHD3_WORD1) |                32 | RW       | 0000_0000h    |
| 1C8h     | Error Injection Channel Descriptor 3, Word2 (EICHD3_WORD2) |                32 | RW       | 0000_0000h    |
| 1CCh     | Error Injection Channel Descriptor 3, Word3 (EICHD3_WORD3) |                32 | RW       | 0000_0000h    |
| 1D0h     | Error Injection Channel Descriptor 3, Word4 (EICHD3_WORD4) |                32 | RW       | 0000_0000h    |
| 204h     | Error Injection Channel Descriptor 4, Word1 (EICHD4_WORD1) |                32 | RW       | 0000_0000h    |
| 208h     | Error Injection Channel Descriptor 4, Word2 (EICHD4_WORD2) |                32 | RW       | 0000_0000h    |
| 20Ch     | Error Injection Channel Descriptor 4, Word3 (EICHD4_WORD3) |                32 | RW       | 0000_0000h    |
| 210h     | Error Injection Channel Descriptor 4, Word4 (EICHD4_WORD4) |                32 | RW       | 0000_0000h    |
| 244h     | Error Injection Channel Descriptor 5, Word1 (EICHD5_WORD1) |                32 | RW       | 0000_0000h    |
| 248h     | Error Injection Channel Descriptor 5, Word2 (EICHD5_WORD2) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 284h     | Error Injection Channel Descriptor 6, Word1 (EICHD6_WORD1)   |                32 | RW       | 0000_0000h    |
| 288h     | Error Injection Channel Descriptor 6, Word2 (EICHD6_WORD2)   |                32 | RW       | 0000_0000h    |
| 28Ch     | Error Injection Channel Descriptor 6, Word3 (EICHD6_WORD3)   |                32 | RW       | 0000_0000h    |
| 2C4h     | Error Injection Channel Descriptor 7, Word1 (EICHD7_WORD1)   |                32 | RW       | 0000_0000h    |
| 2C8h     | Error Injection Channel Descriptor 7, Word2 (EICHD7_WORD2)   |                32 | RW       | 0000_0000h    |
| 2CCh     | Error Injection Channel Descriptor 7, Word3 (EICHD7_WORD3)   |                32 | RW       | 0000_0000h    |
| 304h     | Error Injection Channel Descriptor 8, Word1 (EICHD8_WORD1)   |                32 | RW       | 0000_0000h    |
| 308h     | Error Injection Channel Descriptor 8, Word2 (EICHD8_WORD2)   |                32 | RW       | 0000_0000h    |
| 30Ch     | Error Injection Channel Descriptor 8, Word3 (EICHD8_WORD3)   |                32 | RW       | 0000_0000h    |
| 344h     | Error Injection Channel Descriptor 9, Word1 (EICHD9_WORD1)   |                32 | RW       | 0000_0000h    |
| 348h     | Error Injection Channel Descriptor 9, Word2 (EICHD9_WORD2)   |                32 | RW       | 0000_0000h    |
| 384h     | Error Injection Channel Descriptor 10, Word1 (EICHD10_WORD1) |                32 | RW       | 0000_0000h    |
| 388h     | Error Injection Channel Descriptor 10, Word2 (EICHD10_WORD2) |                32 | RW       | 0000_0000h    |
| 38Ch     | Error Injection Channel Descriptor 10, Word3 (EICHD10_WORD3) |                32 | RW       | 0000_0000h    |
| 3C4h     | Error Injection Channel Descriptor 11, Word1 (EICHD11_WORD1) |                32 | RW       | 0000_0000h    |
| 3C8h     | Error Injection Channel Descriptor 11, Word2 (EICHD11_WORD2) |                32 | RW       | 0000_0000h    |
| 3CCh     | Error Injection Channel Descriptor 11, Word3 (EICHD11_WORD3) |                32 | RW       | 0000_0000h    |
| 404h     | Error Injection Channel Descriptor 12, Word1 (EICHD12_WORD1) |                32 | RW       | 0000_0000h    |
| 408h     | Error Injection Channel Descriptor 12, Word2 (EICHD12_WORD2) |                32 | RW       | 0000_0000h    |
| 40Ch     | Error Injection Channel Descriptor 12, Word3 (EICHD12_WORD3) |                32 | RW       | 0000_0000h    |
| 444h     | Error Injection Channel Descriptor 13, Word1 (EICHD13_WORD1) |                32 | RW       | 0000_0000h    |
| 448h     | Error Injection Channel Descriptor 13, Word2 (EICHD13_WORD2) |                32 | RW       | 0000_0000h    |
| 44Ch     | Error Injection Channel Descriptor 13, Word3 (EICHD13_WORD3) |                32 | RW       | 0000_0000h    |
| 484h     | Error Injection Channel Descriptor 14, Word1 (EICHD14_WORD1) |                32 | RW       | 0000_0000h    |
| 488h     | Error Injection Channel Descriptor 14, Word2 (EICHD14_WORD2) |                32 | RW       | 0000_0000h    |
| 48Ch     | Error Injection Channel Descriptor 14, Word3 (EICHD14_WORD3) |                32 | RW       | 0000_0000h    |
| 4C4h     | Error Injection Channel Descriptor 15, Word1 (EICHD15_WORD1) |                32 | RW       | 0000_0000h    |
| 4C8h     | Error Injection Channel Descriptor 15, Word2 (EICHD15_WORD2) |                32 | RW       | 0000_0000h    |
| 504h     | Error Injection Channel Descriptor 16, Word1 (EICHD16_WORD1) |                32 | RW       | 0000_0000h    |

Error Injection Module (EIM)

## 74.10.2 Error Injection Module Configuration Register (EIMCR)

## Offset

| Register   | Offset   |
|------------|----------|
| EIMCR      | 0h       |

## Function

The EIM Configuration Register is used to globally enable/disable the error injection function.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                             |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -  | Reserved                                                                                                                                                                             |
| 0 GEIEN | Global Error Injection Enable This bit globally enables or disables the error injection function of the EIM. This field is initialized by hardware reset. 0b - Disabled 1b - Enabled |

## 74.10.3 Error Injection Channel Enable register (EICHEN)

## Offset

| Register   | Offset   |
|------------|----------|
| EICHEN     | 4h       |

## Function

Each field of the Error Injection Channel Enable register (EICHEN) is used to enable or disable the corresponding error injection channel.

## NOTE

To enable an error injection channel, the Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21        | 20        | 19        | 18        | 17        | 16        |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-----------|-----------|-----------|-----------|-----------|-----------|
| R W    | EICH0 EN | EICH1 EN | EICH2 EN | EICH3 EN | EICH4 EN | EICH5 EN | EICH6 EN | EICH7 EN | EICH8 EN | EICH9 EN | EICH1 0EN | EICH1 1EN | EICH1 2EN | EICH1 3EN | EICH1 4EN | EICH1 5EN |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0         | 0         | 0         | 0         | 0         | 0         |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5         | 4         | 3         | 2         | 1         | 0         |
| R W    | EICH1    | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0         | 0         | 0         | 0         | 0         | 0         |
|        | 6EN      |          |          |          |          |          |          |          |          |          |           |           |           |           |           |           |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0         | 0         | 0         | 0         | 0         | 0         |

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 EICH0EN | Error Injection Channel 0 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 0 1b - Error injection is enabled on Error Injection Channel 0 |
| 30 EICH1EN | Error Injection Channel 1 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 1                                                              |

Table continues on the next page...

Error Injection Module (EIM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 29 EICH2EN | Error Injection Channel 2 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 2 1b - Error injection is enabled on Error Injection Channel 2 |
| 28 EICH3EN | Error Injection Channel 3 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 3 1b - Error injection is enabled on Error Injection Channel 3 |
| 27 EICH4EN | Error Injection Channel 4 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 4 1b - Error injection is enabled on Error Injection Channel 4 |
| 26 EICH5EN | Error Injection Channel 5 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software.                                                                                                                                                                                                                                                                            |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 5 1b - Error injection is enabled on Error Injection Channel 5                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 25 EICH6EN | Error Injection Channel 6 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 6 1b - Error injection is enabled on Error Injection Channel 6 |
| 24 EICH7EN | Error Injection Channel 7 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 7 1b - Error injection is enabled on Error Injection Channel 7 |
| 23 EICH8EN | Error Injection Channel 8 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 8 1b - Error injection is enabled on Error Injection Channel 8 |
| 22 EICH9EN | Error Injection Channel 9 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 9 1b - Error injection is enabled on Error Injection Channel 9                                                                                                                                                                                                           |
| 21 EICH10EN | Error Injection Channel 10 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 10 1b - Error injection is enabled on Error Injection Channel 10 |
| 20 EICH11EN | Error Injection Channel 11 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 11 1b - Error injection is enabled on Error Injection Channel 11 |
| 19 EICH12EN | Error Injection Channel 12 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 12 1b - Error injection is enabled on Error Injection Channel 12 |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 18 EICH13EN | Error Injection Channel 13 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 13 1b - Error injection is enabled on Error Injection Channel 13 |
| 17 EICH14EN | Error Injection Channel 14 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 14                                                               |
| 16 EICH15EN | Error Injection Channel 15 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 15 1b - Error injection is enabled on Error Injection Channel 15 |
| 15 EICH16EN | Error Injection Channel 16 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                     |
|---------|------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - Error injection is disabled on Error Injection Channel 16 1b - Error injection is enabled on Error Injection Channel 16 |
| 14 -    | Reserved                                                                                                                     |
| 13 -    | Reserved                                                                                                                     |
| 12 -    | Reserved                                                                                                                     |
| 11 -    | Reserved                                                                                                                     |
| 10 -    | Reserved                                                                                                                     |
| 9 -     | Reserved                                                                                                                     |
| 8 -     | Reserved                                                                                                                     |
| 7 -     | Reserved                                                                                                                     |
| 6 -     | Reserved                                                                                                                     |
| 5 -     | Reserved                                                                                                                     |
| 4 -     | Reserved                                                                                                                     |
| 3 -     | Reserved                                                                                                                     |
| 2 -     | Reserved                                                                                                                     |
| 1       | Reserved                                                                                                                     |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |
| 0       | Reserved   |
| -       |            |

## 74.10.4 Error Injection Channel Descriptor n, Word1 (EICHD0\_WORD1 - EICHD4\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD1 | 104h     |
| EICHD1_WORD1 | 144h     |
| EICHD2_WORD1 | 184h     |
| EICHD3_WORD1 | 1C4h     |
| EICHD4_WORD1 | 204h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field   | Function   |
|---------|------------|
| 31-8    | Reserved   |

Table continues on the next page...

## Table continued from the previous page...

| Field              | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 7-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.10.5 Error Injection Channel Descriptor n, Word2 (EICHD0\_WORD2 - EICHD15\_WORD2)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD0_WORD2  | 108h     |
| EICHD1_WORD2  | 148h     |
| EICHD2_WORD2  | 188h     |
| EICHD3_WORD2  | 1C8h     |
| EICHD4_WORD2  | 208h     |
| EICHD5_WORD2  | 248h     |
| EICHD6_WORD2  | 288h     |
| EICHD7_WORD2  | 2C8h     |
| EICHD8_WORD2  | 308h     |
| EICHD9_WORD2  | 348h     |
| EICHD10_WORD2 | 388h     |
| EICHD11_WORD2 | 3C8h     |
| EICHD12_WORD2 | 408h     |
| EICHD13_WORD2 | 448h     |
| EICHD14_WORD2 | 488h     |
| EICHD15_WORD2 | 4C8h     |

## Function

The third word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B4\_7DATA\_MASK correspond to bytes 4-7 of the read data bus. Each bit specifies whether the corresponding bit of the read data

Error Injection Module (EIM)

bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R       |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B4_7DATA_MA SK | Data Mask Bytes 4-7 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B4_7DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 4-7 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 4-7 on the read data bus is inverted. |

## 74.10.6 Error Injection Channel Descriptor n, Word3 (EICHD0\_WORD3 - EICHD14\_WORD3)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD3 | 10Ch     |
| EICHD1_WORD3 | 14Ch     |
| EICHD2_WORD3 | 18Ch     |
| EICHD3_WORD3 | 1CCh     |
| EICHD4_WORD3 | 20Ch     |
| EICHD6_WORD3 | 28Ch     |
| EICHD7_WORD3 | 2CCh     |
| EICHD8_WORD3 | 30Ch     |

Table continues on the next page...

Table continued from the previous page...

| Register      | Offset   |
|---------------|----------|
| EICHD10_WORD3 | 38Ch     |
| EICHD11_WORD3 | 3CCh     |
| EICHD12_WORD3 | 40Ch     |
| EICHD13_WORD3 | 44Ch     |
| EICHD14_WORD3 | 48Ch     |

## Function

The fourth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B8\_11DATA\_MASK correspond to bytes 8-11 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31             | 30             | 29             | 28             | 27             | 26             | 25             | 24             | 23             | 22             | 21             | 20             | 19             | 18             | 17             | 16             |
|--------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| R      |                |                |                |                |                |                |                | B8_11DATA_MASK |                |                |                |                |                |                |                |                |
| Reset  | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
| Bits   | 15             | 14             | 13             | 12             | 11             | 10             | 9              | 8              | 7              | 6              | 5              | 4              | 3              | 2              | 1              | 0              |
| R      |                |                |                |                |                |                |                |                |                |                |                |                |                |                |                |                |
| W      | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK |
| Reset  | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |

## Fields

| Field                | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B8_11DATA_M ASK | Data Mask Bytes 8-11 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B8_11DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 8-11 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 8-11 on the read data bus is inverted. |

Error Injection Module (EIM)

## 74.10.7 Error Injection Channel Descriptor n, Word4 (EICHD2\_WORD4 - EICHD4\_WORD4)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD2_WORD4 | 190h     |
| EICHD3_WORD4 | 1D0h     |
| EICHD4_WORD4 | 210h     |

## Function

The fifth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B12\_15DATA\_MASK correspond to bytes 12-15 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B12_15DATA_ MASK | Data Mask Bytes 12-15 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B12_15DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 12-15 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 12-15 on the read data bus is inverted. |

## 74.10.8 Error Injection Channel Descriptor 5, Word1 (EICHD5\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD5_WORD1 | 244h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field              | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-7 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 6-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

Error Injection Module (EIM)

## 74.10.9 Error Injection Channel Descriptor 6, Word1 (EICHD6\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD6_WORD1 | 284h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-23 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 22-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

Error Injection Module (EIM)

Error Injection Module (EIM)

## 74.10.10 Error Injection Channel Descriptor n, Word1 (EICHD7\_WORD1 - EICHD8\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD7_WORD1 | 2C4h     |
| EICHD8_WORD1 | 304h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.10.11 Error Injection Channel Descriptor 9, Word1 (EICHD9\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD9_WORD1 | 344h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-14 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 13-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

Error Injection Module (EIM)

Error Injection Module (EIM)

## 74.10.12 Error Injection Channel Descriptor n, Word1 (EICHD10\_WORD1 - EICHD11\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD10_WORD1 | 384h     |
| EICHD11_WORD1 | 3C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-22 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 21-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.10.13 Error Injection Channel Descriptor 12, Word1 (EICHD12\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD12_WORD1 | 404h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 23-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

Error Injection Module (EIM)

Error Injection Module (EIM)

## 74.10.14 Error Injection Channel Descriptor n, Word1 (EICHD13\_WORD1 - EICHD14\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD13_WORD1 | 444h     |
| EICHD14_WORD1 | 484h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-22 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 21-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.10.15 Error Injection Channel Descriptor 15, Word1 (EICHD15\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD15_WORD1 | 4C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-15 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 14-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

Error Injection Module (EIM)

## 74.10.16 Error Injection Channel Descriptor 16, Word1 (EICHD16\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD16_WORD1 | 504h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 15-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.11 EIM\_PFE0 register descriptions

The EIM provides a programming model mapped to an on-platform peripheral slot.

## Programming model access

Error Injection Module (EIM)

All system bus masters can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes
- To undefined (reserved) addresses

Attempted updates to the programming model while the EIM is in the midst of an operation result in non-deterministic behavior.

## Error injection channel descriptor: function and structure

Each error injection channel descriptor:

- Specifies a mask that defines which bits of the read data and/or checkbit bus from target RAM are inverted on a read access.
- Consists of a 288-bit (36-byte) structure, composed of nine 32-bit words, in the EIM programming model. Unused words are not documented.
- Word0 (EICHDn\_WORD0), if present, defines the checkbit mask.
- Word1 (EICHDn\_WORD1) and additional words, if present, define the data mask. Word registers subsequent to Word1 are present only when required by the total width of the channel's data mask. Error injection channel descriptor: DATA\_MASK details.

The multiple channel descriptors are organized sequentially.

## Error injection channel descriptor: DATA\_MASK details

For each channel: The following tables show the distribution of DATA\_MASK's bits across the WORD registers. The first table shows the total width of DATA\_MASK and the distribution of its bits across WORD1, WORD2, and WORD3. The second table shows the distribution of DATA\_MASK's bits across WORD4 and subsequent registers.

Table 633. Error injection channel descriptor: DATA\_MASK details

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | DATA_MASK total width (bits)   | WORD1                           | WORD2                           | WORD3                           |
| 0         | 32                             | 31-0                            | -                               | -                               |
| 1         | 64                             | 63-32                           | 31-0                            | -                               |
| 2         | 124                            | 123-96                          | 95-64                           | 63-32                           |
| 3         | 48                             | 47-32                           | 31-0                            | -                               |
| 4         | 16                             | 15-0                            | -                               | -                               |
| 5         | 32                             | 31-0                            | -                               | -                               |
| 6         | 32                             | 31-0                            | -                               | -                               |
| 7         | 32                             | 31-0                            | -                               | -                               |
| 8         | 48                             | 47-32                           | 31-0                            | -                               |

Table continues on the next page...

Error Injection Module (EIM)

Table 633. Error injection channel descriptor: DATA\_MASK details (continued)

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | DATA_MASK total width (bits)   | WORD1                           | WORD2                           | WORD3                           |
| 9         | 16                             | 15-0                            | -                               | -                               |
| 10        | 32                             | 31-0                            | -                               | -                               |
| 11        | 32                             | 31-0                            | -                               | -                               |
| 12        | 32                             | 31-0                            | -                               | -                               |
| 13        | 48                             | 47-32                           | 31-0                            | -                               |
| 14        | 16                             | 15-0                            | -                               | -                               |
| 15        | 32                             | 31-0                            | -                               | -                               |
| 16        | 32                             | 31-0                            | -                               | -                               |
| 17        | 32                             | 31-0                            | -                               | -                               |
| 18        | 48                             | 47-32                           | 31-0                            | -                               |
| 19        | 16                             | 15-0                            | -                               | -                               |
| 20        | 32                             | 31-0                            | -                               | -                               |
| 21        | 32                             | 31-0                            | -                               | -                               |
| 22        | 32                             | 31-0                            | -                               | -                               |
| 23        | 48                             | 47-32                           | 31-0                            | -                               |
| 24        | 16                             | 15-0                            | -                               | -                               |
| 25        | 32                             | 31-0                            | -                               | -                               |
| 26        | 32                             | 31-0                            | -                               | -                               |
| 27        | 32                             | 31-0                            | -                               | -                               |
| 28        | 48                             | 47-32                           | 31-0                            | -                               |
| 29        | 16                             | 15-0                            | -                               | -                               |
| 30        | 32                             | 31-0                            | -                               | -                               |
| 31        | 32                             | 31-0                            | -                               | -                               |

Error Injection Module (EIM)

Table 634. DATA\_MASK bit: Channel-word mapping

| Channel   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
|           | WORD4                           | WORD5                           | WORD6                           | WORD7                           | WORD8                           |
| 2         | 31-0                            | -                               | -                               | -                               | -                               |

## 74.11.1 EIM\_PFE0 memory map

EIM\_PFE0 base address: 4405\_4000h

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | Error Injection Module Configuration Register (EIMCR)      |                32 | RW       | 0000_0000h    |
| 4h       | Error Injection Channel Enable register (EICHEN)           |                32 | RW       | 0000_0000h    |
| 100h     | Error Injection Channel Descriptor 0, Word0 (EICHD0_WORD0) |                32 | RW       | 0000_0000h    |
| 104h     | Error Injection Channel Descriptor 0, Word1 (EICHD0_WORD1) |                32 | RW       | 0000_0000h    |
| 140h     | Error Injection Channel Descriptor 1, Word0 (EICHD1_WORD0) |                32 | RW       | 0000_0000h    |
| 144h     | Error Injection Channel Descriptor 1, Word1 (EICHD1_WORD1) |                32 | RW       | 0000_0000h    |
| 148h     | Error Injection Channel Descriptor 1, Word2 (EICHD1_WORD2) |                32 | RW       | 0000_0000h    |
| 180h     | Error Injection Channel Descriptor 2, Word0 (EICHD2_WORD0) |                32 | RW       | 0000_0000h    |
| 184h     | Error Injection Channel Descriptor 2, Word1 (EICHD2_WORD1) |                32 | RW       | 0000_0000h    |
| 188h     | Error Injection Channel Descriptor 2, Word2 (EICHD2_WORD2) |                32 | RW       | 0000_0000h    |
| 18Ch     | Error Injection Channel Descriptor 2, Word3 (EICHD2_WORD3) |                32 | RW       | 0000_0000h    |
| 190h     | Error Injection Channel Descriptor 2, Word4 (EICHD2_WORD4) |                32 | RW       | 0000_0000h    |
| 1C0h     | Error Injection Channel Descriptor 3, Word0 (EICHD3_WORD0) |                32 | RW       | 0000_0000h    |
| 1C4h     | Error Injection Channel Descriptor 3, Word1 (EICHD3_WORD1) |                32 | RW       | 0000_0000h    |
| 1C8h     | Error Injection Channel Descriptor 3, Word2 (EICHD3_WORD2) |                32 | RW       | 0000_0000h    |
| 200h     | Error Injection Channel Descriptor 4, Word0 (EICHD4_WORD0) |                32 | RW       | 0000_0000h    |
| 204h     | Error Injection Channel Descriptor 4, Word1 (EICHD4_WORD1) |                32 | RW       | 0000_0000h    |
| 240h     | Error Injection Channel Descriptor 5, Word0 (EICHD5_WORD0) |                32 | RW       | 0000_0000h    |
| 244h     | Error Injection Channel Descriptor 5, Word1 (EICHD5_WORD1) |                32 | RW       | 0000_0000h    |
| 280h     | Error Injection Channel Descriptor 6, Word0 (EICHD6_WORD0) |                32 | RW       | 0000_0000h    |
| 284h     | Error Injection Channel Descriptor 6, Word1 (EICHD6_WORD1) |                32 | RW       | 0000_0000h    |
| 2C0h     | Error Injection Channel Descriptor 7, Word0 (EICHD7_WORD0) |                32 | RW       | 0000_0000h    |
| 2C4h     | Error Injection Channel Descriptor 7, Word1 (EICHD7_WORD1) |                32 | RW       | 0000_0000h    |
| 300h     | Error Injection Channel Descriptor 8, Word0 (EICHD8_WORD0) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 304h     | Error Injection Channel Descriptor 8, Word1 (EICHD8_WORD1)   |                32 | RW       | 0000_0000h    |
| 308h     | Error Injection Channel Descriptor 8, Word2 (EICHD8_WORD2)   |                32 | RW       | 0000_0000h    |
| 340h     | Error Injection Channel Descriptor 9, Word0 (EICHD9_WORD0)   |                32 | RW       | 0000_0000h    |
| 344h     | Error Injection Channel Descriptor 9, Word1 (EICHD9_WORD1)   |                32 | RW       | 0000_0000h    |
| 380h     | Error Injection Channel Descriptor 10, Word0 (EICHD10_WORD0) |                32 | RW       | 0000_0000h    |
| 384h     | Error Injection Channel Descriptor 10, Word1 (EICHD10_WORD1) |                32 | RW       | 0000_0000h    |
| 3C0h     | Error Injection Channel Descriptor 11, Word0 (EICHD11_WORD0) |                32 | RW       | 0000_0000h    |
| 3C4h     | Error Injection Channel Descriptor 11, Word1 (EICHD11_WORD1) |                32 | RW       | 0000_0000h    |
| 400h     | Error Injection Channel Descriptor 12, Word0 (EICHD12_WORD0) |                32 | RW       | 0000_0000h    |
| 404h     | Error Injection Channel Descriptor 12, Word1 (EICHD12_WORD1) |                32 | RW       | 0000_0000h    |
| 440h     | Error Injection Channel Descriptor 13, Word0 (EICHD13_WORD0) |                32 | RW       | 0000_0000h    |
| 444h     | Error Injection Channel Descriptor 13, Word1 (EICHD13_WORD1) |                32 | RW       | 0000_0000h    |
| 448h     | Error Injection Channel Descriptor 13, Word2 (EICHD13_WORD2) |                32 | RW       | 0000_0000h    |
| 480h     | Error Injection Channel Descriptor 14, Word0 (EICHD14_WORD0) |                32 | RW       | 0000_0000h    |
| 484h     | Error Injection Channel Descriptor 14, Word1 (EICHD14_WORD1) |                32 | RW       | 0000_0000h    |
| 4C0h     | Error Injection Channel Descriptor 15, Word0 (EICHD15_WORD0) |                32 | RW       | 0000_0000h    |
| 4C4h     | Error Injection Channel Descriptor 15, Word1 (EICHD15_WORD1) |                32 | RW       | 0000_0000h    |
| 500h     | Error Injection Channel Descriptor 16, Word0 (EICHD16_WORD0) |                32 | RW       | 0000_0000h    |
| 504h     | Error Injection Channel Descriptor 16, Word1 (EICHD16_WORD1) |                32 | RW       | 0000_0000h    |
| 540h     | Error Injection Channel Descriptor 17, Word0 (EICHD17_WORD0) |                32 | RW       | 0000_0000h    |
| 544h     | Error Injection Channel Descriptor 17, Word1 (EICHD17_WORD1) |                32 | RW       | 0000_0000h    |
| 580h     | Error Injection Channel Descriptor 18, Word0 (EICHD18_WORD0) |                32 | RW       | 0000_0000h    |
| 584h     | Error Injection Channel Descriptor 18, Word1 (EICHD18_WORD1) |                32 | RW       | 0000_0000h    |
| 588h     | Error Injection Channel Descriptor 18, Word2 (EICHD18_WORD2) |                32 | RW       | 0000_0000h    |
| 5C0h     | Error Injection Channel Descriptor 19, Word0 (EICHD19_WORD0) |                32 | RW       | 0000_0000h    |
| 5C4h     | Error Injection Channel Descriptor 19, Word1 (EICHD19_WORD1) |                32 | RW       | 0000_0000h    |
| 600h     | Error Injection Channel Descriptor 20, Word0 (EICHD20_WORD0) |                32 | RW       | 0000_0000h    |
| 604h     | Error Injection Channel Descriptor 20, Word1 (EICHD20_WORD1) |                32 | RW       | 0000_0000h    |
| 640h     | Error Injection Channel Descriptor 21, Word0 (EICHD21_WORD0) |                32 | RW       | 0000_0000h    |
| 644h     | Error Injection Channel Descriptor 21, Word1 (EICHD21_WORD1) |                32 | RW       | 0000_0000h    |
| 680h     | Error Injection Channel Descriptor 22, Word0 (EICHD22_WORD0) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

## Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 684h     | Error Injection Channel Descriptor 22, Word1 (EICHD22_WORD1) |                32 | RW       | 0000_0000h    |
| 6C0h     | Error Injection Channel Descriptor 23, Word0 (EICHD23_WORD0) |                32 | RW       | 0000_0000h    |
| 6C4h     | Error Injection Channel Descriptor 23, Word1 (EICHD23_WORD1) |                32 | RW       | 0000_0000h    |
| 6C8h     | Error Injection Channel Descriptor 23, Word2 (EICHD23_WORD2) |                32 | RW       | 0000_0000h    |
| 700h     | Error Injection Channel Descriptor 24, Word0 (EICHD24_WORD0) |                32 | RW       | 0000_0000h    |
| 704h     | Error Injection Channel Descriptor 24, Word1 (EICHD24_WORD1) |                32 | RW       | 0000_0000h    |
| 740h     | Error Injection Channel Descriptor 25, Word0 (EICHD25_WORD0) |                32 | RW       | 0000_0000h    |
| 744h     | Error Injection Channel Descriptor 25, Word1 (EICHD25_WORD1) |                32 | RW       | 0000_0000h    |
| 780h     | Error Injection Channel Descriptor 26, Word0 (EICHD26_WORD0) |                32 | RW       | 0000_0000h    |
| 784h     | Error Injection Channel Descriptor 26, Word1 (EICHD26_WORD1) |                32 | RW       | 0000_0000h    |
| 7C0h     | Error Injection Channel Descriptor 27, Word0 (EICHD27_WORD0) |                32 | RW       | 0000_0000h    |
| 7C4h     | Error Injection Channel Descriptor 27, Word1 (EICHD27_WORD1) |                32 | RW       | 0000_0000h    |
| 800h     | Error Injection Channel Descriptor 28, Word0 (EICHD28_WORD0) |                32 | RW       | 0000_0000h    |
| 804h     | Error Injection Channel Descriptor 28, Word1 (EICHD28_WORD1) |                32 | RW       | 0000_0000h    |
| 808h     | Error Injection Channel Descriptor 28, Word2 (EICHD28_WORD2) |                32 | RW       | 0000_0000h    |
| 840h     | Error Injection Channel Descriptor 29, Word0 (EICHD29_WORD0) |                32 | RW       | 0000_0000h    |
| 844h     | Error Injection Channel Descriptor 29, Word1 (EICHD29_WORD1) |                32 | RW       | 0000_0000h    |
| 880h     | Error Injection Channel Descriptor 30, Word0 (EICHD30_WORD0) |                32 | RW       | 0000_0000h    |
| 884h     | Error Injection Channel Descriptor 30, Word1 (EICHD30_WORD1) |                32 | RW       | 0000_0000h    |
| 8C0h     | Error Injection Channel Descriptor 31, Word0 (EICHD31_WORD0) |                32 | RW       | 0000_0000h    |
| 8C4h     | Error Injection Channel Descriptor 31, Word1 (EICHD31_WORD1) |                32 | RW       | 0000_0000h    |

## 74.11.2 Error Injection Module Configuration Register (EIMCR)

## Offset

| Register   | Offset   |
|------------|----------|
| EIMCR      | 0h       |

## Function

The EIM Configuration Register is used to globally enable/disable the error injection function.

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16    |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0     |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | GEIEN |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | GEIEN |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |

## Fields

| Field   | Function                                                                                                                                                                             |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -  | Reserved                                                                                                                                                                             |
| 0 GEIEN | Global Error Injection Enable This bit globally enables or disables the error injection function of the EIM. This field is initialized by hardware reset. 0b - Disabled 1b - Enabled |

## 74.11.3 Error Injection Channel Enable register (EICHEN)

## Offset

| Register   | Offset   |
|------------|----------|
| EICHEN     | 4h       |

## Function

Each field of the Error Injection Channel Enable register (EICHEN) is used to enable or disable the corresponding error injection channel.

NOTE

To enable an error injection channel, the Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted.

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        |
|--------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| R W    | EICH0 EN  | EICH1 EN  | EICH2 EN  | EICH3 EN  | EICH4 EN  | EICH5 EN  | EICH6 EN  | EICH7 EN  | EICH8 EN  | EICH9 EN  | EICH1 0EN | EICH1 1EN | EICH1 2EN | EICH1 3EN | EICH1 4EN | EICH1 5EN |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| Bits   | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| R W    | EICH1 6EN | EICH1 7EN | EICH1 8EN | EICH1 9EN | EICH2 0EN | EICH2 1EN | EICH2 2EN | EICH2 3EN | EICH2 4EN | EICH2 5EN | EICH2 6EN | EICH2 7EN | EICH2 8EN | EICH2 9EN | EICH3 0EN | EICH3 1EN |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 EICH0EN | Error Injection Channel 0 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 0 1b - Error injection is enabled on Error Injection Channel 0 |
| 30 EICH1EN | Error Injection Channel 1 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 1 1b - Error injection is enabled on Error Injection Channel 1 |
| 29 EICH2EN | Error Injection Channel 2 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software.                                                                                                                                                                                                                                                                            |

Table continues on the next page...

Error Injection Module (EIM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 2 1b - Error injection is enabled on Error Injection Channel 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 28 EICH3EN | Error Injection Channel 3 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 3 1b - Error injection is enabled on Error Injection Channel 3 |
| 27 EICH4EN | Error Injection Channel 4 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 4 1b - Error injection is enabled on Error Injection Channel 4 |
| 26 EICH5EN | Error Injection Channel 5 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 5 1b - Error injection is enabled on Error Injection Channel 5 |
| 25 EICH6EN | Error Injection Channel 6 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 6 1b - Error injection is enabled on Error Injection Channel 6                                                                                                                                                                                                        |
| 24 EICH7EN | Error Injection Channel 7 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 7 1b - Error injection is enabled on Error Injection Channel 7 |
| 23 EICH8EN | Error Injection Channel 8 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 8 1b - Error injection is enabled on Error Injection Channel 8 |
| 22 EICH9EN | Error Injection Channel 9 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 9 1b - Error injection is enabled on Error Injection Channel 9 |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 21 EICH10EN | Error Injection Channel 10 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 10 1b - Error injection is enabled on Error Injection Channel 10 |
| 20 EICH11EN | Error Injection Channel 11 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 11                                                               |
| 19 EICH12EN | Error Injection Channel 12 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 12 1b - Error injection is enabled on Error Injection Channel 12 |
| 18 EICH13EN | Error Injection Channel 13 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | 0b - Error injection is disabled on Error Injection Channel 13 1b - Error injection is enabled on Error Injection Channel 13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 17 EICH14EN | Error Injection Channel 14 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 14 1b - Error injection is enabled on Error Injection Channel 14 |
| 16 EICH15EN | Error Injection Channel 15 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 15 1b - Error injection is enabled on Error Injection Channel 15 |
| 15 EICH16EN | Error Injection Channel 16 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 16 1b - Error injection is enabled on Error Injection Channel 16 |
| 14 EICH17EN | Error Injection Channel 17 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 17 1b - Error injection is enabled on Error Injection Channel 17                                                                                                                                                                                                         |
| 13 EICH18EN | Error Injection Channel 18 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 18 1b - Error injection is enabled on Error Injection Channel 18 |
| 12 EICH19EN | Error Injection Channel 19 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 19 1b - Error injection is enabled on Error Injection Channel 19 |
| 11 EICH20EN | Error Injection Channel 20 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 20 1b - Error injection is enabled on Error Injection Channel 20 |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 10 EICH21EN | Error Injection Channel 21 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 21 1b - Error injection is enabled on Error Injection Channel 21 |
| 9 EICH22EN  | Error Injection Channel 22 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 22                                                               |
| 8 EICH23EN  | Error Injection Channel 23 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 23 1b - Error injection is enabled on Error Injection Channel 23 |
| 7 EICH24EN  | Error Injection Channel 24 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | 0b - Error injection is disabled on Error Injection Channel 24 1b - Error injection is enabled on Error Injection Channel 24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 6 EICH25EN | Error Injection Channel 25 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 25 1b - Error injection is enabled on Error Injection Channel 25 |
| 5 EICH26EN | Error Injection Channel 26 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 26 1b - Error injection is enabled on Error Injection Channel 26 |
| 4 EICH27EN | Error Injection Channel 27 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 27 1b - Error injection is enabled on Error Injection Channel 27 |
| 3 EICH28EN | Error Injection Channel 28 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 28 1b - Error injection is enabled on Error Injection Channel 28                                                                                                                                                                                                         |
| 2 EICH29EN | Error Injection Channel 29 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 29 1b - Error injection is enabled on Error Injection Channel 29 |
| 1 EICH30EN | Error Injection Channel 30 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 30 1b - Error injection is enabled on Error Injection Channel 30 |
| 0 EICH31EN | Error Injection Channel 31 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 31 1b - Error injection is enabled on Error Injection Channel 31 |

## 74.11.4 Error Injection Channel Descriptor 0, Word0 (EICHD0\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD0 | 100h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-25 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[6:0] (7 bits wide), CHKBIT_MASK[6] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 24-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

Error Injection Module (EIM)

Error Injection Module (EIM)

## 74.11.5 Error Injection Channel Descriptor n, Word1 (EICHD0\_WORD1 - EICHD1\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD1 | 104h     |
| EICHD1_WORD1 | 144h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.11.6 Error Injection Channel Descriptor 1, Word0 (EICHD1\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD1_WORD0 | 140h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[7:0] (8 bits wide), CHKBIT_MASK[7] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 23-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

Error Injection Module (EIM)

Error Injection Module (EIM)

## 74.11.7 Error Injection Channel Descriptor n, Word2 (EICHD1\_WORD2 - EICHD28\_WORD2)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD1_WORD2  | 148h     |
| EICHD2_WORD2  | 188h     |
| EICHD3_WORD2  | 1C8h     |
| EICHD8_WORD2  | 308h     |
| EICHD13_WORD2 | 448h     |
| EICHD18_WORD2 | 588h     |
| EICHD23_WORD2 | 6C8h     |
| EICHD28_WORD2 | 808h     |

## Function

The third word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B4\_7DATA\_MASK correspond to bytes 4-7 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field          | Function                                                                                                                                                                                                                                                                                                                  |
|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0           | Data Mask Bytes 4-7                                                                                                                                                                                                                                                                                                       |
| B4_7DATA_MA SK | This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B4_7DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE |

Table continues on the next page...

| Field   | Function                                                                                                                                                   |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - The corresponding bit of bytes 4-7 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 4-7 on the read data bus is inverted. |

## 74.11.8 Error Injection Channel Descriptor 2, Word0 (EICHD2\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD2_WORD0 | 180h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R W    |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|-------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[15:0] (16 bits wide), CHKBIT_MASK[15] is in the position of the most significant bit. NOTE |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                       |
|---------|--------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 15-0    | Reserved                                                                                                                       |

## 74.11.9 Error Injection Channel Descriptor 2, Word1 (EICHD2\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD2_WORD1 | 184h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22            | 21            | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|---------------|---------------|------|------|------|------|------|
| R       | 0    | 0    | 0    |      |      |      |      |               |      |               |               |      |      |      |      |      |
| W       |      |      |      |      |      |      |      |               |      | B0_3DATA_MASK | B0_3DATA_MASK |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0             | 0             | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6             | 5             | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |               |               |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0             | 0             | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function            |
|---------|---------------------|
| 31-28   | Reserved            |
| 27-0    | Data Mask Bytes 0-3 |

Table continues on the next page...

Table continued from the previous page...

| Field          | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| B0_3DATA_MA SK | This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.11.10 Error Injection Channel Descriptor 2, Word3 (EICHD2\_WORD3)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD2_WORD3 | 18Ch     |

## Function

The fourth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B8\_11DATA\_MASK correspond to bytes 8-11 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31             | 30             | 29             | 28             | 27             | 26             | 25             | 24             | 23             | 22             | 21             | 20             | 19             | 18             | 17             | 16             |
|--------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| R      |                |                |                |                |                |                |                | B8_11DATA_MASK |                |                |                |                |                |                |                |                |
| Reset  | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
| Bits   | 15             | 14             | 13             | 12             | 11             | 10             | 9              | 8              | 7              | 6              | 5              | 4              | 3              | 2              | 1              | 0              |
| R      |                |                |                |                |                |                |                |                |                |                |                |                |                |                |                |                |
| W      | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK |
| Reset  | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |

## Fields

| Field   | Function             |
|---------|----------------------|
| 31-0    | Data Mask Bytes 8-11 |

Table continues on the next page...

| Field           | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|-----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| B8_11DATA_M ASK | This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For the specific DATA_MASK bits to which B8_11DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 8-11 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 8-11 on the read data bus is inverted. |

## 74.11.11 Error Injection Channel Descriptor 2, Word4 (EICHD2\_WORD4)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD2_WORD4 | 190h     |

## Function

The fifth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B12\_15DATA\_MASK correspond to bytes 12-15 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R W    |                 |                 |                 |                 |                 |                 |                 | B12_15DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field            | Function                                                                                                                                                            |
|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0             | Data Mask Bytes 12-15                                                                                                                                               |
| B12_15DATA_ MASK | This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. |

Table continues on the next page...

| Field   | Function                                                                                                                                                                                                                                                                                             |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | For the specific DATA_MASK bits to which B12_15DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 12-15 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 12-15 on the read data bus is inverted. |

## 74.11.12 Error Injection Channel Descriptor 3, Word0 (EICHD3\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD3_WORD0 | 1C0h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field       | Function                                                                                                                                                                                                                                                                                                                                      |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-2        | Checkbit Mask                                                                                                                                                                                                                                                                                                                                 |
| CHKBIT_MASK | This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                 |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[29:0] (30 bits wide), CHKBIT_MASK[29] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 1-0 -   | Reserved                                                                                                                                                                                                                                                                                                                                                                 |

## 74.11.13 Error Injection Channel Descriptor n, Word1 (EICHD3\_WORD1 - EICHD4\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD3_WORD1 | 1C4h     |
| EICHD4_WORD1 | 204h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |               |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R W    |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 15-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.11.14 Error Injection Channel Descriptor 4, Word0 (EICHD4\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD4_WORD0 | 200h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27          | 26          | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|-------------|-------------|------|------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |             |             |      |      |      |      | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11          | 10          | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |             |             |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

Error Injection Module (EIM)

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-22 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[9:0] (10 bits wide), CHKBIT_MASK[9] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 21-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |

## 74.11.15 Error Injection Channel Descriptor n, Word0 (EICHD5\_WORD0 - EICHD6\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD5_WORD0 | 240h     |
| EICHD6_WORD0 | 280h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0 0         |      | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |             |             |             |             | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[19:0] (20 bits wide), CHKBIT_MASK[19] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 11-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.11.16 Error Injection Channel Descriptor n, Word1 (EICHD5\_WORD1 - EICHD7\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD5_WORD1 | 244h     |
| EICHD6_WORD1 | 284h     |
| EICHD7_WORD1 | 2C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.11.17 Error Injection Channel Descriptor 7, Word0 (EICHD7\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD7_WORD0 | 2C0h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-25 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[6:0] (7 bits wide), CHKBIT_MASK[6] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 24-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.11.18 Error Injection Channel Descriptor 8, Word0 (EICHD8\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD8_WORD0 | 300h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31            | 30            | 29            | 28            | 27            | 26            | 25            | 24            | 23            | 22            | 21            | 20            | 19            | 18            | 17            | 16            |
|--------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| R      |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
|        | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| Bits   | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0             |
| R      |               |               |               |               |               |               |               |               |               |               |               |               |               |               | 0             | 0             |
| W      | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   |               |               |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |

## Fields

| Field            | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-2 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[29:0] (30 bits wide), CHKBIT_MASK[29] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 1-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.11.19 Error Injection Channel Descriptor n, Word1 (EICHD8\_WORD1 - EICHD9\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD8_WORD1 | 304h     |
| EICHD9_WORD1 | 344h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W       |      |      |      |      |      |      |      |               |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 15-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.11.20 Error Injection Channel Descriptor 9, Word0 (EICHD9\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD9_WORD0 | 340h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23          | 22          | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             |             |             |             |      |      |      |      |      |      |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7           | 6           | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |             |             |             |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-22 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[9:0] (10 bits wide), CHKBIT_MASK[9] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 21-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |

## 74.11.21 Error Injection Channel Descriptor n, Word0 (EICHD10\_WORD0 - EICHD11\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD10_WORD0 | 380h     |
| EICHD11_WORD0 | 3C0h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |             |             |             |             | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[19:0] (20 bits wide), CHKBIT_MASK[19] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 11-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

74.11.22 Error Injection Channel Descriptor n, Word1 (EICHD10\_WORD1 - EICHD12\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD10_WORD1 | 384h     |
| EICHD11_WORD1 | 3C4h     |
| EICHD12_WORD1 | 404h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted

Error Injection Module (EIM)

Error Injection Module (EIM)

or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.11.23 Error Injection Channel Descriptor 12, Word0 (EICHD12\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD12_WORD0 | 400h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-25 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[6:0] (7 bits wide), CHKBIT_MASK[6] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 24-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.11.24 Error Injection Channel Descriptor 13, Word0 (EICHD13\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD13_WORD0 | 440h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23          | 22          | 21          | 20          | 19          | 18          | 17          | 16          |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| R      |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7           | 6           | 5           | 4           | 3           | 2           | 1           | 0           |
| R      |             |             |             |             |             |             |             |             |             |             |             |             |             |             | 0           | 0           |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |             |             |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           |

## Fields

| Field            | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-2 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[29:0] (30 bits wide), CHKBIT_MASK[29] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 1-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

74.11.25 Error Injection Channel Descriptor n, Word1 (EICHD13\_WORD1 - EICHD14\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD13_WORD1 | 444h     |
| EICHD14_WORD1 | 484h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W       |      |      |      |      |      |      |      |               |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 15-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.11.26 Error Injection Channel Descriptor 14, Word0 (EICHD14\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD14_WORD0 | 480h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23          | 22          | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             |             |             |             |      |      |      |      |      |      |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7           | 6           | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |             |             |             |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-22 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[9:0] (10 bits wide), CHKBIT_MASK[9] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 21-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |

## 74.11.27 Error Injection Channel Descriptor n, Word0 (EICHD15\_WORD0 - EICHD16\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD15_WORD0 | 4C0h     |
| EICHD16_WORD0 | 500h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |             |             |             |             | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[19:0] (20 bits wide), CHKBIT_MASK[19] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 11-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.11.28 Error Injection Channel Descriptor n, Word1 (EICHD15\_WORD1 - EICHD17\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD15_WORD1 | 4C4h     |
| EICHD16_WORD1 | 504h     |
| EICHD17_WORD1 | 544h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted

Error Injection Module (EIM)

Error Injection Module (EIM)

or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.11.29 Error Injection Channel Descriptor 17, Word0 (EICHD17\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD17_WORD0 | 540h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-25 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[6:0] (7 bits wide), CHKBIT_MASK[6] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 24-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.11.30 Error Injection Channel Descriptor 18, Word0 (EICHD18\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD18_WORD0 | 580h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31            | 30            | 29            | 28            | 27            | 26            | 25            | 24            | 23            | 22            | 21            | 20            | 19            | 18            | 17            | 16            |
|--------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| R      |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
|        | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| Bits   | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0             |
| R      |               |               |               |               |               |               |               |               |               |               |               |               |               |               | 0             | 0             |
| W      | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   |               |               |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |

## Fields

| Field            | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-2 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[29:0] (30 bits wide), CHKBIT_MASK[29] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 1-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.11.31 Error Injection Channel Descriptor n, Word1 (EICHD18\_WORD1 - EICHD19\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD18_WORD1 | 584h     |
| EICHD19_WORD1 | 5C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W       |      |      |      |      |      |      |      |               |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 15-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.11.32 Error Injection Channel Descriptor 19, Word0 (EICHD19\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD19_WORD0 | 5C0h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23          | 22          | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             |             |             |             |      |      |      |      |      |      |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7           | 6           | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |             |             |             |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-22 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[9:0] (10 bits wide), CHKBIT_MASK[9] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 21-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |

## 74.11.33 Error Injection Channel Descriptor n, Word0 (EICHD20\_WORD0 - EICHD21\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD20_WORD0 | 600h     |
| EICHD21_WORD0 | 640h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |             |             |             |             | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

74.11.34 Error Injection Channel Descriptor n, Word1 (EICHD20\_WORD1 - EICHD22\_WORD1)

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[19:0] (20 bits wide), CHKBIT_MASK[19] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 11-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD20_WORD1 | 604h     |
| EICHD21_WORD1 | 644h     |
| EICHD22_WORD1 | 684h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted

Error Injection Module (EIM)

Error Injection Module (EIM)

or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.11.35 Error Injection Channel Descriptor 22, Word0 (EICHD22\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD22_WORD0 | 680h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-25 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[6:0] (7 bits wide), CHKBIT_MASK[6] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 24-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.11.36 Error Injection Channel Descriptor 23, Word0 (EICHD23\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD23_WORD0 | 6C0h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31            | 30            | 29            | 28            | 27            | 26            | 25            | 24            | 23            | 22            | 21            | 20            | 19            | 18            | 17            | 16            |
|--------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| R      |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
|        | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W | CHKBIT_MASK W |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| Bits   | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0             |
| R      |               |               |               |               |               |               |               |               |               |               |               |               |               |               | 0             | 0             |
| W      | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   | CHKBIT_MASK   |               |               |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |

## Fields

| Field            | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-2 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[29:0] (30 bits wide), CHKBIT_MASK[29] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 1-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

74.11.37 Error Injection Channel Descriptor n, Word1 (EICHD23\_WORD1 - EICHD24\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD23_WORD1 | 6C4h     |
| EICHD24_WORD1 | 704h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W       |      |      |      |      |      |      |      |               |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 15-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.11.38 Error Injection Channel Descriptor 24, Word0 (EICHD24\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD24_WORD0 | 700h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23          | 22          | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             |             |             |             |      |      |      |      |      |      |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7           | 6           | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |             |             |             |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-22 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[9:0] (10 bits wide), CHKBIT_MASK[9] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 21-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |

## 74.11.39 Error Injection Channel Descriptor n, Word0 (EICHD25\_WORD0 - EICHD26\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD25_WORD0 | 740h     |
| EICHD26_WORD0 | 780h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |             |             |             |             | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[19:0] (20 bits wide), CHKBIT_MASK[19] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 11-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

74.11.40 Error Injection Channel Descriptor n, Word1 (EICHD25\_WORD1 - EICHD27\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD25_WORD1 | 744h     |
| EICHD26_WORD1 | 784h     |
| EICHD27_WORD1 | 7C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted

Error Injection Module (EIM)

Error Injection Module (EIM)

or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.11.41 Error Injection Channel Descriptor 27, Word0 (EICHD27\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD27_WORD0 | 7C0h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-25 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[6:0] (7 bits wide), CHKBIT_MASK[6] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 24-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.11.42 Error Injection Channel Descriptor 28, Word0 (EICHD28\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD28_WORD0 | 800h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23          | 22          | 21          | 20          | 19          | 18          | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|
| R      |             |             |             |             |             |             |             | CHKBIT_MASK |             |             |             |             |             |             |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7           | 6           | 5           | 4           | 3           | 2           | 1    | 0    |
| R      |             |             |             |             |             |             |             |             |             |             |             |             |             |             | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    |

## Fields

| Field            | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-2 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[29:0] (30 bits wide), CHKBIT_MASK[29] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 1-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

74.11.43 Error Injection Channel Descriptor n, Word1 (EICHD28\_WORD1 - EICHD29\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD28_WORD1 | 804h     |
| EICHD29_WORD1 | 844h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W       |      |      |      |      |      |      |      |               |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0 0  | 0    | 0    | 0    | 0    | 0    | 0    |               | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 15-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.11.44 Error Injection Channel Descriptor 29, Word0 (EICHD29\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD29_WORD0 | 840h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23          | 22          | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             |             |             |             |      |      |      |      |      |      |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7           | 6           | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |             |             |             |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-22 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[9:0] (10 bits wide), CHKBIT_MASK[9] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 21-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |

## 74.11.45 Error Injection Channel Descriptor n, Word0 (EICHD30\_WORD0 - EICHD31\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD30_WORD0 | 880h     |
| EICHD31_WORD0 | 8C0h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |             |             |             |             | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[19:0] (20 bits wide), CHKBIT_MASK[19] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 11-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

74.11.46 Error Injection Channel Descriptor n, Word1 (EICHD30\_WORD1 - EICHD31\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD30_WORD1 | 884h     |
| EICHD31_WORD1 | 8C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.12 EIM\_PFE1 register descriptions

The EIM provides a programming model mapped to an on-platform peripheral slot.

## Programming model access

All system bus masters can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes
- To undefined (reserved) addresses

Attempted updates to the programming model while the EIM is in the midst of an operation result in non-deterministic behavior.

## Error injection channel descriptor: function and structure

Each error injection channel descriptor:

- Specifies a mask that defines which bits of the read data and/or checkbit bus from target RAM are inverted on a read access.
- Consists of a 288-bit (36-byte) structure, composed of nine 32-bit words, in the EIM programming model. Unused words are not documented.

Error Injection Module (EIM)

- Word0 (EICHDn\_WORD0), if present, defines the checkbit mask.
- Word1 (EICHDn\_WORD1) and additional words, if present, define the data mask. Word registers subsequent to Word1 are present only when required by the total width of the channel's data mask. Error injection channel descriptor: DATA\_MASK details.

The multiple channel descriptors are organized sequentially.

## Error injection channel descriptor: DATA\_MASK details

For each channel: The following tables show the distribution of DATA\_MASK's bits across the WORD registers. The first table shows the total width of DATA\_MASK and the distribution of its bits across WORD1, WORD2, and WORD3. The second table shows the distribution of DATA\_MASK's bits across WORD4 and subsequent registers.

Table 635. Error injection channel descriptor: DATA\_MASK details

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | DATA_MASK total width (bits)   | WORD1                           | WORD2                           | WORD3                           |
| 0         | 32                             | 31-0                            | -                               | -                               |
| 1         | 48                             | 47-32                           | 31-0                            | -                               |
| 2         | 16                             | 15-0                            | -                               | -                               |
| 3         | 32                             | 31-0                            | -                               | -                               |
| 4         | 32                             | 31-0                            | -                               | -                               |
| 5         | 32                             | 31-0                            | -                               | -                               |
| 6         | 48                             | 47-32                           | 31-0                            | -                               |
| 7         | 16                             | 15-0                            | -                               | -                               |
| 8         | 32                             | 31-0                            | -                               | -                               |
| 9         | 32                             | 31-0                            | -                               | -                               |
| 10        | 32                             | 31-0                            | -                               | -                               |
| 11        | 32                             | 31-0                            | -                               | -                               |
| 12        | 64                             | 63-32                           | 31-0                            | -                               |
| 13        | 128                            | 127-96                          | 95-64                           | 63-32                           |
| 14        | 100                            | 99-96                           | 95-64                           | 63-32                           |

Table 636. DATA\_MASK bit: Channel-word mapping

|         | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|---------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel | WORD4                           | WORD5                           | WORD6                           | WORD7                           | WORD8                           |
| 13      | 31-0                            | -                               | -                               | -                               | -                               |
| 14      | 31-0                            | -                               | -                               | -                               | -                               |

Error Injection Module (EIM)

## 74.12.1 EIM\_PFE1 memory map

EIM\_PFE1 base address: 4405\_5000h

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | Error Injection Module Configuration Register (EIMCR)        |                32 | RW       | 0000_0000h    |
| 4h       | Error Injection Channel Enable register (EICHEN)             |                32 | RW       | 0000_0000h    |
| 100h     | Error Injection Channel Descriptor 0, Word0 (EICHD0_WORD0)   |                32 | RW       | 0000_0000h    |
| 104h     | Error Injection Channel Descriptor 0, Word1 (EICHD0_WORD1)   |                32 | RW       | 0000_0000h    |
| 140h     | Error Injection Channel Descriptor 1, Word0 (EICHD1_WORD0)   |                32 | RW       | 0000_0000h    |
| 144h     | Error Injection Channel Descriptor 1, Word1 (EICHD1_WORD1)   |                32 | RW       | 0000_0000h    |
| 148h     | Error Injection Channel Descriptor 1, Word2 (EICHD1_WORD2)   |                32 | RW       | 0000_0000h    |
| 180h     | Error Injection Channel Descriptor 2, Word0 (EICHD2_WORD0)   |                32 | RW       | 0000_0000h    |
| 184h     | Error Injection Channel Descriptor 2, Word1 (EICHD2_WORD1)   |                32 | RW       | 0000_0000h    |
| 1C0h     | Error Injection Channel Descriptor 3, Word0 (EICHD3_WORD0)   |                32 | RW       | 0000_0000h    |
| 1C4h     | Error Injection Channel Descriptor 3, Word1 (EICHD3_WORD1)   |                32 | RW       | 0000_0000h    |
| 200h     | Error Injection Channel Descriptor 4, Word0 (EICHD4_WORD0)   |                32 | RW       | 0000_0000h    |
| 204h     | Error Injection Channel Descriptor 4, Word1 (EICHD4_WORD1)   |                32 | RW       | 0000_0000h    |
| 240h     | Error Injection Channel Descriptor 5, Word0 (EICHD5_WORD0)   |                32 | RW       | 0000_0000h    |
| 244h     | Error Injection Channel Descriptor 5, Word1 (EICHD5_WORD1)   |                32 | RW       | 0000_0000h    |
| 280h     | Error Injection Channel Descriptor 6, Word0 (EICHD6_WORD0)   |                32 | RW       | 0000_0000h    |
| 284h     | Error Injection Channel Descriptor 6, Word1 (EICHD6_WORD1)   |                32 | RW       | 0000_0000h    |
| 288h     | Error Injection Channel Descriptor 6, Word2 (EICHD6_WORD2)   |                32 | RW       | 0000_0000h    |
| 2C0h     | Error Injection Channel Descriptor 7, Word0 (EICHD7_WORD0)   |                32 | RW       | 0000_0000h    |
| 2C4h     | Error Injection Channel Descriptor 7, Word1 (EICHD7_WORD1)   |                32 | RW       | 0000_0000h    |
| 300h     | Error Injection Channel Descriptor 8, Word0 (EICHD8_WORD0)   |                32 | RW       | 0000_0000h    |
| 304h     | Error Injection Channel Descriptor 8, Word1 (EICHD8_WORD1)   |                32 | RW       | 0000_0000h    |
| 340h     | Error Injection Channel Descriptor 9, Word0 (EICHD9_WORD0)   |                32 | RW       | 0000_0000h    |
| 344h     | Error Injection Channel Descriptor 9, Word1 (EICHD9_WORD1)   |                32 | RW       | 0000_0000h    |
| 380h     | Error Injection Channel Descriptor 10, Word0 (EICHD10_WORD0) |                32 | RW       | 0000_0000h    |
| 384h     | Error Injection Channel Descriptor 10, Word1 (EICHD10_WORD1) |                32 | RW       | 0000_0000h    |
| 3C0h     | Error Injection Channel Descriptor 11, Word0 (EICHD11_WORD0) |                32 | RW       | 0000_0000h    |
| 3C4h     | Error Injection Channel Descriptor 11, Word1 (EICHD11_WORD1) |                32 | RW       | 0000_0000h    |
| 400h     | Error Injection Channel Descriptor 12, Word0 (EICHD12_WORD0) |                32 | RW       | 0000_0000h    |
| 404h     | Error Injection Channel Descriptor 12, Word1 (EICHD12_WORD1) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 408h     | Error Injection Channel Descriptor 12, Word2 (EICHD12_WORD2) |                32 | RW       | 0000_0000h    |
| 440h     | Error Injection Channel Descriptor 13, Word0 (EICHD13_WORD0) |                32 | RW       | 0000_0000h    |
| 444h     | Error Injection Channel Descriptor 13, Word1 (EICHD13_WORD1) |                32 | RW       | 0000_0000h    |
| 448h     | Error Injection Channel Descriptor 13, Word2 (EICHD13_WORD2) |                32 | RW       | 0000_0000h    |
| 44Ch     | Error Injection Channel Descriptor 13, Word3 (EICHD13_WORD3) |                32 | RW       | 0000_0000h    |
| 450h     | Error Injection Channel Descriptor 13, Word4 (EICHD13_WORD4) |                32 | RW       | 0000_0000h    |
| 480h     | Error Injection Channel Descriptor 14, Word0 (EICHD14_WORD0) |                32 | RW       | 0000_0000h    |
| 484h     | Error Injection Channel Descriptor 14, Word1 (EICHD14_WORD1) |                32 | RW       | 0000_0000h    |
| 488h     | Error Injection Channel Descriptor 14, Word2 (EICHD14_WORD2) |                32 | RW       | 0000_0000h    |
| 48Ch     | Error Injection Channel Descriptor 14, Word3 (EICHD14_WORD3) |                32 | RW       | 0000_0000h    |
| 490h     | Error Injection Channel Descriptor 14, Word4 (EICHD14_WORD4) |                32 | RW       | 0000_0000h    |

## 74.12.2 Error Injection Module Configuration Register (EIMCR)

## Offset

| Register   | Offset   |
|------------|----------|
| EIMCR      | 0h       |

## Function

The EIM Configuration Register is used to globally enable/disable the error injection function.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16    |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| Reset  | 0    | 0    | 0    | 0 0  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0     |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | GEIEN |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | GEIEN |
| Reset  | 0    | 0    | 0    | 0 0  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |

Error Injection Module (EIM)

## Fields

| Field   | Function                                                                                                                                                                             |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -  | Reserved                                                                                                                                                                             |
| 0 GEIEN | Global Error Injection Enable This bit globally enables or disables the error injection function of the EIM. This field is initialized by hardware reset. 0b - Disabled 1b - Enabled |

## 74.12.3 Error Injection Channel Enable register (EICHEN)

## Offset

| Register   | Offset   |
|------------|----------|
| EICHEN     | 4h       |

## Function

Each field of the Error Injection Channel Enable register (EICHEN) is used to enable or disable the corresponding error injection channel.

NOTE

To enable an error injection channel, the Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21        | 20        | 19        | 18        | 17        | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-----------|-----------|-----------|-----------|-----------|------|
| R W    | EICH0 EN | EICH1 EN | EICH2 EN | EICH3 EN | EICH4 EN | EICH5 EN | EICH6 EN | EICH7 EN | EICH8 EN | EICH9 EN | EICH1 0EN | EICH1 1EN | EICH1 2EN | EICH1 3EN | EICH1 4EN | 0    |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0         | 0         | 0         | 0         | 0         | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5         | 4         | 3         | 2         | 1         | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0         | 0         | 0         | 0         | 0         | 0    |
| W      |          |          |          |          |          |          |          |          |          |          |           |           |           |           |           |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0         | 0         | 0         | 0         | 0         | 0    |

Error Injection Module (EIM)

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 EICH0EN | Error Injection Channel 0 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 0 1b - Error injection is enabled on Error Injection Channel 0 |
| 30 EICH1EN | Error Injection Channel 1 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 1                                                              |
| 29 EICH2EN | Error Injection Channel 2 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 2 1b - Error injection is enabled on Error Injection Channel 2 |
| 28 EICH3EN | Error Injection Channel 3 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                            |

Table continues on the next page...

Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | 0b - Error injection is disabled on Error Injection Channel 3 1b - Error injection is enabled on Error Injection Channel 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 27 EICH4EN | Error Injection Channel 4 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 4 1b - Error injection is enabled on Error Injection Channel 4 |
| 26 EICH5EN | Error Injection Channel 5 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 5 1b - Error injection is enabled on Error Injection Channel 5 |
| 25 EICH6EN | Error Injection Channel 6 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 6 1b - Error injection is enabled on Error Injection Channel 6 |
| 24 EICH7EN | Error Injection Channel 7 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 7 1b - Error injection is enabled on Error Injection Channel 7                                                                                                                                                                                                           |
| 23 EICH8EN  | Error Injection Channel 8 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 8 1b - Error injection is enabled on Error Injection Channel 8    |
| 22 EICH9EN  | Error Injection Channel 9 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 9 1b - Error injection is enabled on Error Injection Channel 9    |
| 21 EICH10EN | Error Injection Channel 10 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 10 1b - Error injection is enabled on Error Injection Channel 10 |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 20 EICH11EN | Error Injection Channel 11 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 11 1b - Error injection is enabled on Error Injection Channel 11 |
| 19 EICH12EN | Error Injection Channel 12 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 12                                                               |
| 18 EICH13EN | Error Injection Channel 13 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 13 1b - Error injection is enabled on Error Injection Channel 13 |
| 17 EICH14EN | Error Injection Channel 14 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                     |
|---------|------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - Error injection is disabled on Error Injection Channel 14 1b - Error injection is enabled on Error Injection Channel 14 |
| 16 -    | Reserved                                                                                                                     |
| 15 -    | Reserved                                                                                                                     |
| 14 -    | Reserved                                                                                                                     |
| 13 -    | Reserved                                                                                                                     |
| 12 -    | Reserved                                                                                                                     |
| 11 -    | Reserved                                                                                                                     |
| 10 -    | Reserved                                                                                                                     |
| 9 -     | Reserved                                                                                                                     |
| 8 -     | Reserved                                                                                                                     |
| 7 -     | Reserved                                                                                                                     |
| 6 -     | Reserved                                                                                                                     |
| 5 -     | Reserved                                                                                                                     |
| 4 -     | Reserved                                                                                                                     |
| 3       | Reserved                                                                                                                     |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |
| 2       | Reserved   |
| -       |            |
| 1       | Reserved   |
| 0       | Reserved   |
| -       |            |

## 74.12.4 Error Injection Channel Descriptor 0, Word0 (EICHD0\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD0 | 100h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23          | 22          | 21          | 20          | 19          | 18          | 17          | 16          |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7           | 6           | 5           | 4           | 3           | 2           | 1           | 0           |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           |
| W      |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |             |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           |

Error Injection Module (EIM)

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-25 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[6:0] (7 bits wide), CHKBIT_MASK[6] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 24-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.12.5 Error Injection Channel Descriptor 0, Word1 (EICHD0\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD1 | 104h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.12.6 Error Injection Channel Descriptor 1, Word0 (EICHD1\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD1_WORD0 | 140h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field   | Function      |
|---------|---------------|
| 31-2    | Checkbit Mask |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CHKBIT_MASK | This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[29:0] (30 bits wide), CHKBIT_MASK[29] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 1-0 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |

## 74.12.7 Error Injection Channel Descriptor n, Word1 (EICHD1\_WORD1 - EICHD2\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD1_WORD1 | 144h     |
| EICHD2_WORD1 | 184h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W       |      |      |      |      |      |      |      |               |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 15-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.12.8 Error Injection Channel Descriptor n, Word2 (EICHD1\_WORD2 - EICHD14\_WORD2)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD1_WORD2  | 148h     |
| EICHD6_WORD2  | 288h     |
| EICHD12_WORD2 | 408h     |
| EICHD13_WORD2 | 448h     |
| EICHD14_WORD2 | 488h     |

## Function

The third word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B4\_7DATA\_MASK correspond to bytes 4-7 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B4_7DATA_MA SK | Data Mask Bytes 4-7 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B4_7DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 4-7 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 4-7 on the read data bus is inverted. |

## 74.12.9 Error Injection Channel Descriptor 2, Word0 (EICHD2\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD2_WORD0 | 180h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23          | 22          | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             |             |             |             |      |      |      |      |      |      |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7           | 6           | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |             |             |             |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-22 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[9:0] (10 bits wide), CHKBIT_MASK[9] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 21-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |

## 74.12.10 Error Injection Channel Descriptor n, Word0 (EICHD3\_WORD0 - EICHD4\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD3_WORD0 | 1C0h     |
| EICHD4_WORD0 | 200h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |             |             |             |             | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[19:0] (20 bits wide), CHKBIT_MASK[19] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 11-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.12.11 Error Injection Channel Descriptor n, Word1 (EICHD3\_WORD1 - EICHD5\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD3_WORD1 | 1C4h     |
| EICHD4_WORD1 | 204h     |
| EICHD5_WORD1 | 244h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted

Error Injection Module (EIM)

Error Injection Module (EIM)

or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.12.12 Error Injection Channel Descriptor 5, Word0 (EICHD5\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD5_WORD0 | 240h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-25 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[6:0] (7 bits wide), CHKBIT_MASK[6] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 24-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.12.13 Error Injection Channel Descriptor 6, Word0 (EICHD6\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD6_WORD0 | 280h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23          | 22          | 21          | 20          | 19          | 18          | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|
| R      |             |             |             |             |             |             |             | CHKBIT_MASK |             |             |             |             |             |             |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7           | 6           | 5           | 4           | 3           | 2           | 1    | 0    |
| R      |             |             |             |             |             |             |             |             |             |             |             |             |             |             | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    |

## Fields

74.12.14 Error Injection Channel Descriptor n, Word1 (EICHD6\_WORD1 - EICHD7\_WORD1)

| Field            | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-2 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[29:0] (30 bits wide), CHKBIT_MASK[29] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 1-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD6_WORD1 | 284h     |
| EICHD7_WORD1 | 2C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W       |      |      |      |      |      |      |      |               |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 15-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.12.15 Error Injection Channel Descriptor 7, Word0 (EICHD7\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD7_WORD0 | 2C0h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23          | 22          | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             |             |             |             |      |      |      |      |      |      |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7           | 6           | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |             |             |             |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-22 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[9:0] (10 bits wide), CHKBIT_MASK[9] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 21-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |

## 74.12.16 Error Injection Channel Descriptor n, Word0 (EICHD8\_WORD0 - EICHD9\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD8_WORD0 | 300h     |
| EICHD9_WORD0 | 340h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |             |             |             |             | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[19:0] (20 bits wide), CHKBIT_MASK[19] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 11-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

74.12.17 Error Injection Channel Descriptor n, Word1 (EICHD8\_WORD1 - EICHD13\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD8_WORD1  | 304h     |
| EICHD9_WORD1  | 344h     |
| EICHD10_WORD1 | 384h     |
| EICHD11_WORD1 | 3C4h     |
| EICHD12_WORD1 | 404h     |
| EICHD13_WORD1 | 444h     |

Error Injection Module (EIM)

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.12.18 Error Injection Channel Descriptor 10, Word0 (EICHD10\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD10_WORD0 | 380h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-25 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[6:0] (7 bits wide), CHKBIT_MASK[6] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 24-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.12.19 Error Injection Channel Descriptor 11, Word0 (EICHD11\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD11_WORD0 | 3C0h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |             |             |             |             | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[19:0] (20 bits wide), CHKBIT_MASK[19] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 11-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

## 74.12.20 Error Injection Channel Descriptor 12, Word0 (EICHD12\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD12_WORD0 | 400h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[7:0] (8 bits wide), CHKBIT_MASK[7] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 23-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.12.21 Error Injection Channel Descriptor n, Word0 (EICHD13\_WORD0 - EICHD14\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD13_WORD0 | 440h     |
| EICHD14_WORD0 | 480h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R W    |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |             |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[15:0] (16 bits wide), CHKBIT_MASK[15] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 15-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |

74.12.22 Error Injection Channel Descriptor n, Word3 (EICHD13\_WORD3 - EICHD14\_WORD3)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD13_WORD3 | 44Ch     |
| EICHD14_WORD3 | 48Ch     |

## Function

The fourth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B8\_11DATA\_MASK correspond to bytes 8-11 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31             | 30             | 29             | 28             | 27             | 26             | 25             | 24             | 23             | 22             | 21             | 20             | 19             | 18             | 17             | 16             |
|--------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| R      |                |                |                |                |                |                |                | B8_11DATA_MASK |                |                |                |                |                |                |                |                |
| Reset  | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
| Bits   | 15             | 14             | 13             | 12             | 11             | 10             | 9              | 8              | 7              | 6              | 5              | 4              | 3              | 2              | 1              | 0              |
| R      |                |                |                |                |                |                |                |                |                |                |                |                |                |                |                |                |
| W      | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK |
| Reset  | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |

## Fields

| Field                | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B8_11DATA_M ASK | Data Mask Bytes 8-11 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B8_11DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 8-11 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 8-11 on the read data bus is inverted. |

## 74.12.23 Error Injection Channel Descriptor n, Word4 (EICHD13\_WORD4 - EICHD14\_WORD4)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD13_WORD4 | 450h     |
| EICHD14_WORD4 | 490h     |

## Function

The fifth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B12\_15DATA\_MASK correspond to bytes 12-15 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B12_15DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B12_15DATA_ MASK | Data Mask Bytes 12-15 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B12_15DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 12-15 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 12-15 on the read data bus is inverted. |

## 74.12.24 Error Injection Channel Descriptor 14, Word1 (EICHD14\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD14_WORD1 | 484h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19            | 18            | 17            | 16            |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|---------------|---------------|---------------|---------------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0             | 0             | 0             |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |               |               |               |               |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0             | 0             | 0             |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3             | 2             | 1             | 0             |
| R      |      |      |      |      |      |      |      |      |      |      |      |      |               |               |               |               |
| W      |      |      |      |      |      |      |      |      |      |      |      |      | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0             | 0             | 0             |

## Fields

| Field              | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-4 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 3-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.13 EIM\_PFE2 register descriptions

The EIM provides a programming model mapped to an on-platform peripheral slot.

## Programming model access

All system bus masters can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes
- To undefined (reserved) addresses

Attempted updates to the programming model while the EIM is in the midst of an operation result in non-deterministic behavior.

## Error injection channel descriptor: function and structure

Each error injection channel descriptor:

Error Injection Module (EIM)

Error Injection Module (EIM)

- Specifies a mask that defines which bits of the read data and/or checkbit bus from target RAM are inverted on a read access.
- Consists of a 288-bit (36-byte) structure, composed of nine 32-bit words, in the EIM programming model. Unused words are not documented.
- Word0 (EICHDn\_WORD0), if present, defines the checkbit mask.
- Word1 (EICHDn\_WORD1) and additional words, if present, define the data mask. Word registers subsequent to Word1 are present only when required by the total width of the channel's data mask. Error injection channel descriptor: DATA\_MASK details.

The multiple channel descriptors are organized sequentially.

## Error injection channel descriptor: DATA\_MASK details

For each channel: The following tables show the distribution of DATA\_MASK's bits across the WORD registers. The first table shows the total width of DATA\_MASK and the distribution of its bits across WORD1, WORD2, and WORD3. The second table shows the distribution of DATA\_MASK's bits across WORD4 and subsequent registers.

Table 637. Error injection channel descriptor: DATA\_MASK details

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | DATA_MASK total width (bits)   | WORD1                           | WORD2                           | WORD3                           |
| 0         | 16                             | 15-0                            | -                               | -                               |
| 1         | 16                             | 15-0                            | -                               | -                               |
| 2         | 16                             | 15-0                            | -                               | -                               |
| 3         | 16                             | 15-0                            | -                               | -                               |
| 4         | 8                              | 7-0                             | -                               | -                               |
| 5         | 8                              | 7-0                             | -                               | -                               |
| 6         | 16                             | 15-0                            | -                               | -                               |
| 7         | 8                              | 7-0                             | -                               | -                               |
| 8         | 8                              | 7-0                             | -                               | -                               |
| 9         | 16                             | 15-0                            | -                               | -                               |
| 10        | 8                              | 7-0                             | -                               | -                               |
| 11        | 8                              | 7-0                             | -                               | -                               |
| 12        | 16                             | 15-0                            | -                               | -                               |
| 13        | 8                              | 7-0                             | -                               | -                               |
| 14        | 8                              | 7-0                             | -                               | -                               |
| 15        | 16                             | 15-0                            | -                               | -                               |
| 16        | 64                             | 63-32                           | 31-0                            | -                               |

Table continues on the next page...

Table 637. Error injection channel descriptor: DATA\_MASK details (continued)

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | DATA_MASK total width (bits)   | WORD1                           | WORD2                           | WORD3                           |
| 17        | 64                             | 63-32                           | 31-0                            | -                               |
| 18        | 64                             | 63-32                           | 31-0                            | -                               |
| 19        | 64                             | 63-32                           | 31-0                            | -                               |
| 20        | 64                             | 63-32                           | 31-0                            | -                               |
| 21        | 64                             | 63-32                           | 31-0                            | -                               |
| 22        | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 23        | 64                             | 63-32                           | 31-0                            | -                               |
| 24        | 64                             | 63-32                           | 31-0                            | -                               |
| 25        | 64                             | 63-32                           | 31-0                            | -                               |
| 26        | 64                             | 63-32                           | 31-0                            | -                               |
| 27        | 64                             | 63-32                           | 31-0                            | -                               |
| 28        | 64                             | 63-32                           | 31-0                            | -                               |
| 29        | 64                             | 63-32                           | 31-0                            | -                               |
| 30        | 64                             | 63-32                           | 31-0                            | -                               |
| 31        | 16                             | 15-0                            | -                               | -                               |

## Table 638. DATA\_MASK bit: Channel-word mapping

|         | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|---------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel | WORD4                           | WORD5                           | WORD6                           | WORD7                           | WORD8                           |
| 22      | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |

## 74.13.1 EIM\_PFE2 memory map

EIM\_PFE2 base address: 4405\_6000h

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| 0h       | Error Injection Module Configuration Register (EIMCR) |                32 | RW       | 0000_0000h    |
| 4h       | Error Injection Channel Enable register (EICHEN)      |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 104h     | Error Injection Channel Descriptor 0, Word1 (EICHD0_WORD1)   |                32 | RW       | 0000_0000h    |
| 144h     | Error Injection Channel Descriptor 1, Word1 (EICHD1_WORD1)   |                32 | RW       | 0000_0000h    |
| 184h     | Error Injection Channel Descriptor 2, Word1 (EICHD2_WORD1)   |                32 | RW       | 0000_0000h    |
| 1C4h     | Error Injection Channel Descriptor 3, Word1 (EICHD3_WORD1)   |                32 | RW       | 0000_0000h    |
| 204h     | Error Injection Channel Descriptor 4, Word1 (EICHD4_WORD1)   |                32 | RW       | 0000_0000h    |
| 244h     | Error Injection Channel Descriptor 5, Word1 (EICHD5_WORD1)   |                32 | RW       | 0000_0000h    |
| 284h     | Error Injection Channel Descriptor 6, Word1 (EICHD6_WORD1)   |                32 | RW       | 0000_0000h    |
| 2C4h     | Error Injection Channel Descriptor 7, Word1 (EICHD7_WORD1)   |                32 | RW       | 0000_0000h    |
| 304h     | Error Injection Channel Descriptor 8, Word1 (EICHD8_WORD1)   |                32 | RW       | 0000_0000h    |
| 344h     | Error Injection Channel Descriptor 9, Word1 (EICHD9_WORD1)   |                32 | RW       | 0000_0000h    |
| 384h     | Error Injection Channel Descriptor 10, Word1 (EICHD10_WORD1) |                32 | RW       | 0000_0000h    |
| 3C4h     | Error Injection Channel Descriptor 11, Word1 (EICHD11_WORD1) |                32 | RW       | 0000_0000h    |
| 404h     | Error Injection Channel Descriptor 12, Word1 (EICHD12_WORD1) |                32 | RW       | 0000_0000h    |
| 444h     | Error Injection Channel Descriptor 13, Word1 (EICHD13_WORD1) |                32 | RW       | 0000_0000h    |
| 484h     | Error Injection Channel Descriptor 14, Word1 (EICHD14_WORD1) |                32 | RW       | 0000_0000h    |
| 4C4h     | Error Injection Channel Descriptor 15, Word1 (EICHD15_WORD1) |                32 | RW       | 0000_0000h    |
| 500h     | Error Injection Channel Descriptor 16, Word0 (EICHD16_WORD0) |                32 | RW       | 0000_0000h    |
| 504h     | Error Injection Channel Descriptor 16, Word1 (EICHD16_WORD1) |                32 | RW       | 0000_0000h    |
| 508h     | Error Injection Channel Descriptor 16, Word2 (EICHD16_WORD2) |                32 | RW       | 0000_0000h    |
| 540h     | Error Injection Channel Descriptor 17, Word0 (EICHD17_WORD0) |                32 | RW       | 0000_0000h    |
| 544h     | Error Injection Channel Descriptor 17, Word1 (EICHD17_WORD1) |                32 | RW       | 0000_0000h    |
| 548h     | Error Injection Channel Descriptor 17, Word2 (EICHD17_WORD2) |                32 | RW       | 0000_0000h    |
| 580h     | Error Injection Channel Descriptor 18, Word0 (EICHD18_WORD0) |                32 | RW       | 0000_0000h    |
| 584h     | Error Injection Channel Descriptor 18, Word1 (EICHD18_WORD1) |                32 | RW       | 0000_0000h    |
| 588h     | Error Injection Channel Descriptor 18, Word2 (EICHD18_WORD2) |                32 | RW       | 0000_0000h    |
| 5C0h     | Error Injection Channel Descriptor 19, Word0 (EICHD19_WORD0) |                32 | RW       | 0000_0000h    |
| 5C4h     | Error Injection Channel Descriptor 19, Word1 (EICHD19_WORD1) |                32 | RW       | 0000_0000h    |
| 5C8h     | Error Injection Channel Descriptor 19, Word2 (EICHD19_WORD2) |                32 | RW       | 0000_0000h    |
| 600h     | Error Injection Channel Descriptor 20, Word0 (EICHD20_WORD0) |                32 | RW       | 0000_0000h    |
| 604h     | Error Injection Channel Descriptor 20, Word1 (EICHD20_WORD1) |                32 | RW       | 0000_0000h    |
| 608h     | Error Injection Channel Descriptor 20, Word2 (EICHD20_WORD2) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 640h     | Error Injection Channel Descriptor 21, Word0 (EICHD21_WORD0) |                32 | RW       | 0000_0000h    |
| 644h     | Error Injection Channel Descriptor 21, Word1 (EICHD21_WORD1) |                32 | RW       | 0000_0000h    |
| 648h     | Error Injection Channel Descriptor 21, Word2 (EICHD21_WORD2) |                32 | RW       | 0000_0000h    |
| 680h     | Error Injection Channel Descriptor 22, Word0 (EICHD22_WORD0) |                32 | RW       | 0000_0000h    |
| 684h     | Error Injection Channel Descriptor 22, Word1 (EICHD22_WORD1) |                32 | RW       | 0000_0000h    |
| 688h     | Error Injection Channel Descriptor 22, Word2 (EICHD22_WORD2) |                32 | RW       | 0000_0000h    |
| 68Ch     | Error Injection Channel Descriptor 22, Word3 (EICHD22_WORD3) |                32 | RW       | 0000_0000h    |
| 690h     | Error Injection Channel Descriptor 22, Word4 (EICHD22_WORD4) |                32 | RW       | 0000_0000h    |
| 694h     | Error Injection Channel Descriptor 22, Word5 (EICHD22_WORD5) |                32 | RW       | 0000_0000h    |
| 698h     | Error Injection Channel Descriptor 22, Word6 (EICHD22_WORD6) |                32 | RW       | 0000_0000h    |
| 69Ch     | Error Injection Channel Descriptor 22, Word7 (EICHD22_WORD7) |                32 | RW       | 0000_0000h    |
| 6A0h     | Error Injection Channel Descriptor 22, Word8 (EICHD22_WORD8) |                32 | RW       | 0000_0000h    |
| 6C0h     | Error Injection Channel Descriptor 23, Word0 (EICHD23_WORD0) |                32 | RW       | 0000_0000h    |
| 6C4h     | Error Injection Channel Descriptor 23, Word1 (EICHD23_WORD1) |                32 | RW       | 0000_0000h    |
| 6C8h     | Error Injection Channel Descriptor 23, Word2 (EICHD23_WORD2) |                32 | RW       | 0000_0000h    |
| 700h     | Error Injection Channel Descriptor 24, Word0 (EICHD24_WORD0) |                32 | RW       | 0000_0000h    |
| 704h     | Error Injection Channel Descriptor 24, Word1 (EICHD24_WORD1) |                32 | RW       | 0000_0000h    |
| 708h     | Error Injection Channel Descriptor 24, Word2 (EICHD24_WORD2) |                32 | RW       | 0000_0000h    |
| 740h     | Error Injection Channel Descriptor 25, Word0 (EICHD25_WORD0) |                32 | RW       | 0000_0000h    |
| 744h     | Error Injection Channel Descriptor 25, Word1 (EICHD25_WORD1) |                32 | RW       | 0000_0000h    |
| 748h     | Error Injection Channel Descriptor 25, Word2 (EICHD25_WORD2) |                32 | RW       | 0000_0000h    |
| 780h     | Error Injection Channel Descriptor 26, Word0 (EICHD26_WORD0) |                32 | RW       | 0000_0000h    |
| 784h     | Error Injection Channel Descriptor 26, Word1 (EICHD26_WORD1) |                32 | RW       | 0000_0000h    |
| 788h     | Error Injection Channel Descriptor 26, Word2 (EICHD26_WORD2) |                32 | RW       | 0000_0000h    |
| 7C0h     | Error Injection Channel Descriptor 27, Word0 (EICHD27_WORD0) |                32 | RW       | 0000_0000h    |
| 7C4h     | Error Injection Channel Descriptor 27, Word1 (EICHD27_WORD1) |                32 | RW       | 0000_0000h    |
| 7C8h     | Error Injection Channel Descriptor 27, Word2 (EICHD27_WORD2) |                32 | RW       | 0000_0000h    |
| 800h     | Error Injection Channel Descriptor 28, Word0 (EICHD28_WORD0) |                32 | RW       | 0000_0000h    |
| 804h     | Error Injection Channel Descriptor 28, Word1 (EICHD28_WORD1) |                32 | RW       | 0000_0000h    |
| 808h     | Error Injection Channel Descriptor 28, Word2 (EICHD28_WORD2) |                32 | RW       | 0000_0000h    |
| 840h     | Error Injection Channel Descriptor 29, Word0 (EICHD29_WORD0) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 844h     | Error Injection Channel Descriptor 29, Word1 (EICHD29_WORD1) |                32 | RW       | 0000_0000h    |
| 848h     | Error Injection Channel Descriptor 29, Word2 (EICHD29_WORD2) |                32 | RW       | 0000_0000h    |
| 880h     | Error Injection Channel Descriptor 30, Word0 (EICHD30_WORD0) |                32 | RW       | 0000_0000h    |
| 884h     | Error Injection Channel Descriptor 30, Word1 (EICHD30_WORD1) |                32 | RW       | 0000_0000h    |
| 888h     | Error Injection Channel Descriptor 30, Word2 (EICHD30_WORD2) |                32 | RW       | 0000_0000h    |
| 8C0h     | Error Injection Channel Descriptor 31, Word0 (EICHD31_WORD0) |                32 | RW       | 0000_0000h    |
| 8C4h     | Error Injection Channel Descriptor 31, Word1 (EICHD31_WORD1) |                32 | RW       | 0000_0000h    |

## 74.13.2 Error Injection Module Configuration Register (EIMCR)

## Offset

| Register   | Offset   |
|------------|----------|
| EIMCR      | 0h       |

## Function

The EIM Configuration Register is used to globally enable/disable the error injection function.

## Diagram

<!-- image -->

## Fields

| Field   | Function   |
|---------|------------|
| 31-1    | Reserved   |
| -       |            |

Table continues on the next page...

## Diagram

<!-- image -->

| Bits   | 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        |
|--------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| R W    | EICH0 EN  | EICH1 EN  | EICH2 EN  | EICH3 EN  | EICH4 EN  | EICH5 EN  | EICH6 EN  | EICH7 EN  | EICH8 EN  | EICH9 EN  | EICH1 0EN | EICH1 1EN | EICH1 2EN | EICH1 3EN | EICH1 4EN | EICH1 5EN |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| Bits   | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| R W    | EICH1 6EN | EICH1 7EN | EICH1 8EN | EICH1 9EN | EICH2 0EN | EICH2 1EN | EICH2 2EN | EICH2 3EN | EICH2 4EN | EICH2 5EN | EICH2 6EN | EICH2 7EN | EICH2 8EN | EICH2 9EN | EICH3 0EN | EICH3 1EN |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |

## Fields

| Field   | Function                                                                                                                                                              |
|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31      | Error Injection Channel 0 Enable                                                                                                                                      |
| EICH0EN | This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                               |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0       | Global Error Injection Enable                                                                                                                          |
| GEIEN   | This bit globally enables or disables the error injection function of the EIM. This field is initialized by hardware reset. 0b - Disabled 1b - Enabled |

## 74.13.3 Error Injection Channel Enable register (EICHEN)

## Offset

| Register   | Offset   |
|------------|----------|
| EICHEN     | 4h       |

## Function

Each field of the Error Injection Channel Enable register (EICHEN) is used to enable or disable the corresponding error injection channel.

NOTE

To enable an error injection channel, the Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted.

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 0 1b - Error injection is enabled on Error Injection Channel 0                                                                                                                                                                                                        |
| 30 EICH1EN | Error Injection Channel 1 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 1 1b - Error injection is enabled on Error Injection Channel 1 |
| 29 EICH2EN | Error Injection Channel 2 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 2 1b - Error injection is enabled on Error Injection Channel 2 |
| 28 EICH3EN | Error Injection Channel 3 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 3 1b - Error injection is enabled on Error Injection Channel 3 |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27 EICH4EN | Error Injection Channel 4 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 4 1b - Error injection is enabled on Error Injection Channel 4 |
| 26 EICH5EN | Error Injection Channel 5 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 5                                                              |
| 25 EICH6EN | Error Injection Channel 6 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 6 1b - Error injection is enabled on Error Injection Channel 6 |
| 24 EICH7EN | Error Injection Channel 7 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                            |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | 0b - Error injection is disabled on Error Injection Channel 7 1b - Error injection is enabled on Error Injection Channel 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 23 EICH8EN  | Error Injection Channel 8 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 8 1b - Error injection is enabled on Error Injection Channel 8    |
| 22 EICH9EN  | Error Injection Channel 9 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 9 1b - Error injection is enabled on Error Injection Channel 9    |
| 21 EICH10EN | Error Injection Channel 10 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 10 1b - Error injection is enabled on Error Injection Channel 10 |
| 20 EICH11EN | Error Injection Channel 11 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 11 1b - Error injection is enabled on Error Injection Channel 11                                                                                                                                                                                                         |
| 19 EICH12EN | Error Injection Channel 12 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 12 1b - Error injection is enabled on Error Injection Channel 12 |
| 18 EICH13EN | Error Injection Channel 13 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 13 1b - Error injection is enabled on Error Injection Channel 13 |
| 17 EICH14EN | Error Injection Channel 14 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 14 1b - Error injection is enabled on Error Injection Channel 14 |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 16 EICH15EN | Error Injection Channel 15 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 15 1b - Error injection is enabled on Error Injection Channel 15 |
| 15 EICH16EN | Error Injection Channel 16 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 16                                                               |
| 14 EICH17EN | Error Injection Channel 17 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 17 1b - Error injection is enabled on Error Injection Channel 17 |
| 13 EICH18EN | Error Injection Channel 18 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | 0b - Error injection is disabled on Error Injection Channel 18 1b - Error injection is enabled on Error Injection Channel 18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 12 EICH19EN | Error Injection Channel 19 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 19 1b - Error injection is enabled on Error Injection Channel 19 |
| 11 EICH20EN | Error Injection Channel 20 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 20 1b - Error injection is enabled on Error Injection Channel 20 |
| 10 EICH21EN | Error Injection Channel 21 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 21 1b - Error injection is enabled on Error Injection Channel 21 |
| 9 EICH22EN  | Error Injection Channel 22 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 22 1b - Error injection is enabled on Error Injection Channel 22                                                                                                                                                                                                         |
| 8 EICH23EN | Error Injection Channel 23 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 23 1b - Error injection is enabled on Error Injection Channel 23 |
| 7 EICH24EN | Error Injection Channel 24 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 24 1b - Error injection is enabled on Error Injection Channel 24 |
| 6 EICH25EN | Error Injection Channel 25 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 25 1b - Error injection is enabled on Error Injection Channel 25 |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 5 EICH26EN | Error Injection Channel 26 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 26 1b - Error injection is enabled on Error Injection Channel 26 |
| 4 EICH27EN | Error Injection Channel 27 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 27                                                               |
| 3 EICH28EN | Error Injection Channel 28 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 28 1b - Error injection is enabled on Error Injection Channel 28 |
| 2 EICH29EN | Error Injection Channel 29 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | 0b - Error injection is disabled on Error Injection Channel 29 1b - Error injection is enabled on Error Injection Channel 29                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 1 EICH30EN | Error Injection Channel 30 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 30 1b - Error injection is enabled on Error Injection Channel 30 |
| 0 EICH31EN | Error Injection Channel 31 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 31 1b - Error injection is enabled on Error Injection Channel 31 |

## 74.13.4 Error Injection Channel Descriptor n, Word1 (EICHD0\_WORD1 - EICHD3\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD1 | 104h     |
| EICHD1_WORD1 | 144h     |
| EICHD2_WORD1 | 184h     |
| EICHD3_WORD1 | 1C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W       |      |      |      |      |      |      |      |               |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0 0  | 0    | 0    | 0    | 0    | 0    | 0    |               | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 15-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.13.5 Error Injection Channel Descriptor n, Word1 (EICHD4\_WORD1 - EICHD5\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD4_WORD1 | 204h     |
| EICHD5_WORD1 | 244h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31            | 30            | 29            | 28            | 27            | 26            | 25            | 24            | 23            | 22            | 21            | 20            | 19            | 18            | 17            | 16            |
|--------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| R      | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| W      |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| Bits   | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0             |
| R      | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| W      | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |

## Fields

| Field              | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 7-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.13.6 Error Injection Channel Descriptor 6, Word1 (EICHD6\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD6_WORD1 | 284h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W       |      |      |      |      |      |      |      |               |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0 0  | 0    | 0    | 0    | 0    | 0    | 0    |               | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 15-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.13.7 Error Injection Channel Descriptor n, Word1 (EICHD7\_WORD1 - EICHD8\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD7_WORD1 | 2C4h     |
| EICHD8_WORD1 | 304h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31            | 30            | 29            | 28            | 27            | 26            | 25            | 24            | 23            | 22            | 21            | 20            | 19            | 18            | 17            | 16            |
|--------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| R      | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| W      |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| Bits   | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0             |
| R      | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| W      | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |

## Fields

| Field              | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 7-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.13.8 Error Injection Channel Descriptor 9, Word1 (EICHD9\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD9_WORD1 | 344h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31            | 30            | 29            | 28            | 27            | 26            | 25            | 24            | 23            | 22            | 21            | 20            | 19            | 18            | 17            | 16            |
|--------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| R      | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| W      |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| Bits   | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0             |
| R      |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
| W      | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 15-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.13.9 Error Injection Channel Descriptor n, Word1 (EICHD10\_WORD1 - EICHD11\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD10_WORD1 | 384h     |
| EICHD11_WORD1 | 3C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31            | 30            | 29            | 28            | 27            | 26            | 25            | 24            | 23            | 22            | 21            | 20            | 19            | 18            | 17            | 16            |
|--------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| R      | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| W      |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| Bits   | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0             |
| R      | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| W      | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |

## Fields

| Field              | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 7-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.13.10 Error Injection Channel Descriptor 12, Word1 (EICHD12\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD12_WORD1 | 404h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31            | 30            | 29            | 28            | 27            | 26            | 25            | 24            | 23            | 22            | 21            | 20            | 19            | 18            | 17            | 16            |
|--------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| R      | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| W      |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| Bits   | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0             |
| R      |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
| W      | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 15-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.13.11 Error Injection Channel Descriptor n, Word1 (EICHD13\_WORD1 - EICHD14\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD13_WORD1 | 444h     |
| EICHD14_WORD1 | 484h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31            | 30            | 29            | 28            | 27            | 26            | 25            | 24            | 23            | 22            | 21            | 20            | 19            | 18            | 17            | 16            |
|--------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| R      | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| W      |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| Bits   | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0             |
| R      | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| W      | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK | B0_3DATA_MASK |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |

## Fields

| Field              | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 7-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.13.12 Error Injection Channel Descriptor 15, Word1 (EICHD15\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD15_WORD1 | 4C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W       |      |      |      |      |      |      |      |               |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0 0  | 0    |      | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 15-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.13.13 Error Injection Channel Descriptor n, Word0 (EICHD16\_WORD0 - EICHD21\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD16_WORD0 | 500h     |
| EICHD17_WORD0 | 540h     |
| EICHD18_WORD0 | 580h     |
| EICHD19_WORD0 | 5C0h     |
| EICHD20_WORD0 | 600h     |
| EICHD21_WORD0 | 640h     |

Error Injection Module (EIM)

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[7:0] (8 bits wide), CHKBIT_MASK[7] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 23-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.13.14 Error Injection Channel Descriptor n, Word1 (EICHD16\_WORD1 - EICHD30\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD16_WORD1 | 504h     |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Register      | Offset   |
|---------------|----------|
| EICHD17_WORD1 | 544h     |
| EICHD18_WORD1 | 584h     |
| EICHD19_WORD1 | 5C4h     |
| EICHD20_WORD1 | 604h     |
| EICHD21_WORD1 | 644h     |
| EICHD22_WORD1 | 684h     |
| EICHD23_WORD1 | 6C4h     |
| EICHD24_WORD1 | 704h     |
| EICHD25_WORD1 | 744h     |
| EICHD26_WORD1 | 784h     |
| EICHD27_WORD1 | 7C4h     |
| EICHD28_WORD1 | 804h     |
| EICHD29_WORD1 | 844h     |
| EICHD30_WORD1 | 884h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R      |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |               |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

Error Injection Module (EIM)

## Fields

74.13.15 Error Injection Channel Descriptor n, Word2 (EICHD16\_WORD2 - EICHD30\_WORD2)

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD16_WORD2 | 508h     |
| EICHD17_WORD2 | 548h     |
| EICHD18_WORD2 | 588h     |
| EICHD19_WORD2 | 5C8h     |
| EICHD20_WORD2 | 608h     |
| EICHD21_WORD2 | 648h     |
| EICHD22_WORD2 | 688h     |
| EICHD23_WORD2 | 6C8h     |
| EICHD24_WORD2 | 708h     |
| EICHD25_WORD2 | 748h     |
| EICHD26_WORD2 | 788h     |
| EICHD27_WORD2 | 7C8h     |
| EICHD28_WORD2 | 808h     |
| EICHD29_WORD2 | 848h     |
| EICHD30_WORD2 | 888h     |

## Function

The third word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B4\_7DATA\_MASK correspond to bytes 4-7 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B4_7DATA_MA SK | Data Mask Bytes 4-7 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B4_7DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 4-7 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 4-7 on the read data bus is inverted. |

## 74.13.16 Error Injection Channel Descriptor 22, Word0 (EICHD22\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD22_WORD0 | 680h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field            | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[31:0] (32 bits wide), CHKBIT_MASK[31] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |

## 74.13.17 Error Injection Channel Descriptor 22, Word3 (EICHD22\_WORD3)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD22_WORD3 | 68Ch     |

## Function

The fourth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B8\_11DATA\_MASK correspond to bytes 8-11 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31             | 30             | 29             | 28             | 27             | 26             | 25             | 24             | 23             | 22             | 21             | 20             | 19             | 18             | 17             | 16             |
|--------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| R      |                |                |                |                |                |                |                | B8_11DATA_MASK |                |                |                |                |                |                |                |                |
| Reset  | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
| Bits   | 15             | 14             | 13             | 12             | 11             | 10             | 9              | 8              | 7              | 6              | 5              | 4              | 3              | 2              | 1              | 0              |
| R      |                |                |                |                |                |                |                |                |                |                |                |                |                |                |                |                |
| W      | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK |
| Reset  | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |

## Fields

| Field                | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B8_11DATA_M ASK | Data Mask Bytes 8-11 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For the specific DATA_MASK bits to which B8_11DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 8-11 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 8-11 on the read data bus is inverted. |

## 74.13.18 Error Injection Channel Descriptor 22, Word4 (EICHD22\_WORD4)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD22_WORD4 | 690h     |

## Function

The fifth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B12\_15DATA\_MASK correspond to bytes 12-15 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B12_15DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B12_15DATA_ MASK | Data Mask Bytes 12-15 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For the specific DATA_MASK bits to which B12_15DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 12-15 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 12-15 on the read data bus is inverted. |

## 74.13.19 Error Injection Channel Descriptor 22, Word5 (EICHD22\_WORD5)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD22_WORD5 | 694h     |

## Function

The sixth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B16\_19DATA\_MASK correspond to bytes 16-19 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B16_19DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B16_19DATA_ MASK | Data Mask Bytes 16-19 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For the specific DATA_MASK bits to which B16_19DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 16-19 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 16-19 on the read data bus is inverted. |

## 74.13.20 Error Injection Channel Descriptor 22, Word6 (EICHD22\_WORD6)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD22_WORD6 | 698h     |

## Function

The seventh word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B20\_23DATA\_MASK correspond to bytes 20-23 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B20_23DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B20_23DATA_ MASK | Data Mask Bytes 20-23 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For the specific DATA_MASK bits to which B20_23DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 20-23 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 20-23 on the read data bus is inverted. |

## 74.13.21 Error Injection Channel Descriptor 22, Word7 (EICHD22\_WORD7)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD22_WORD7 | 69Ch     |

## Function

The eighth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B24\_27DATA\_MASK correspond to bytes 24-27 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B24_27DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B24_27DATA_ MASK | Data Mask Bytes 24-27 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For the specific DATA_MASK bits to which B24_27DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 24-27 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 24-27 on the read data bus is inverted. |

## 74.13.22 Error Injection Channel Descriptor 22, Word8 (EICHD22\_WORD8)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD22_WORD8 | 6A0h     |

## Function

The ninth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B28\_31DATA\_MASK correspond to bytes 28-31 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B28_31DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B28_31DATA_ MASK | Data Mask Bytes 28-31 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For the specific DATA_MASK bits to which B28_31DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 28-31 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 28-31 on the read data bus is inverted. |

## 74.13.23 Error Injection Channel Descriptor n, Word0 (EICHD23\_WORD0 - EICHD30\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD23_WORD0 | 6C0h     |
| EICHD24_WORD0 | 700h     |
| EICHD25_WORD0 | 740h     |
| EICHD26_WORD0 | 780h     |
| EICHD27_WORD0 | 7C0h     |
| EICHD28_WORD0 | 800h     |
| EICHD29_WORD0 | 840h     |
| EICHD30_WORD0 | 880h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or

Error Injection Module (EIM)

Error Injection Module (EIM)

remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[7:0] (8 bits wide), CHKBIT_MASK[7] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 23-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.13.24 Error Injection Channel Descriptor 31, Word0 (EICHD31\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD31_WORD0 | 8C0h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or

Error Injection Module (EIM)

remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-25 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[6:0] (7 bits wide), CHKBIT_MASK[6] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 24-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.13.25 Error Injection Channel Descriptor 31, Word1 (EICHD31\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD31_WORD1 | 8C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted

Error Injection Module (EIM)

or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W       |      |      |      |      |      |      |      |               |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 15-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.14 EIM\_PFE3 register descriptions

The EIM provides a programming model mapped to an on-platform peripheral slot.

## Programming model access

All system bus masters can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes
- To undefined (reserved) addresses

Attempted updates to the programming model while the EIM is in the midst of an operation result in non-deterministic behavior.

## Error injection channel descriptor: function and structure

Each error injection channel descriptor:

- Specifies a mask that defines which bits of the read data and/or checkbit bus from target RAM are inverted on a read access.
- Consists of a 288-bit (36-byte) structure, composed of nine 32-bit words, in the EIM programming model. Unused words are not documented.
- Word0 (EICHDn\_WORD0), if present, defines the checkbit mask.
- Word1 (EICHDn\_WORD1) and additional words, if present, define the data mask. Word registers subsequent to Word1 are present only when required by the total width of the channel's data mask. Error injection channel descriptor: DATA\_MASK details.

The multiple channel descriptors are organized sequentially.

## Error injection channel descriptor: DATA\_MASK details

For each channel: The following tables show the distribution of DATA\_MASK's bits across the WORD registers. The first table shows the total width of DATA\_MASK and the distribution of its bits across WORD1, WORD2, and WORD3. The second table shows the distribution of DATA\_MASK's bits across WORD4 and subsequent registers.

Table 639. Error injection channel descriptor: DATA\_MASK details

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | DATA_MASK total width (bits)   | WORD1                           | WORD2                           | WORD3                           |
| 0         | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 1         | 64                             | 63-32                           | 31-0                            | -                               |
| 2         | 64                             | 63-32                           | 31-0                            | -                               |
| 3         | 64                             | 63-32                           | 31-0                            | -                               |
| 4         | 64                             | 63-32                           | 31-0                            | -                               |
| 5         | 64                             | 63-32                           | 31-0                            | -                               |
| 6         | 64                             | 63-32                           | 31-0                            | -                               |
| 7         | 64                             | 63-32                           | 31-0                            | -                               |
| 8         | 64                             | 63-32                           | 31-0                            | -                               |
| 9         | 16                             | 15-0                            | -                               | -                               |
| 10        | 256                            | 255-224                         | 223-192                         | 191-160                         |
| 11        | 64                             | 63-32                           | 31-0                            | -                               |
| 12        | 64                             | 63-32                           | 31-0                            | -                               |
| 13        | 64                             | 63-32                           | 31-0                            | -                               |
| 14        | 64                             | 63-32                           | 31-0                            | -                               |

Table continues on the next page...

Error Injection Module (EIM)

Table 639. Error injection channel descriptor: DATA\_MASK details (continued)

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | DATA_MASK total width (bits)   | WORD1                           | WORD2                           | WORD3                           |
| 15        | 64                             | 63-32                           | 31-0                            | -                               |
| 16        | 64                             | 63-32                           | 31-0                            | -                               |
| 17        | 64                             | 63-32                           | 31-0                            | -                               |
| 18        | 64                             | 63-32                           | 31-0                            | -                               |
| 19        | 16                             | 15-0                            | -                               | -                               |
| 20        | 64                             | 63-32                           | 31-0                            | -                               |
| 21        | 64                             | 63-32                           | 31-0                            | -                               |
| 22        | 64                             | 63-32                           | 31-0                            | -                               |
| 23        | 64                             | 63-32                           | 31-0                            | -                               |
| 24        | 64                             | 63-32                           | 31-0                            | -                               |
| 25        | 64                             | 63-32                           | 31-0                            | -                               |
| 26        | 64                             | 63-32                           | 31-0                            | -                               |
| 27        | 64                             | 63-32                           | 31-0                            | -                               |
| 28        | 64                             | 63-32                           | 31-0                            | -                               |
| 29        | 64                             | 63-32                           | 31-0                            | -                               |
| 30        | 64                             | 63-32                           | 31-0                            | -                               |
| 31        | 64                             | 63-32                           | 31-0                            | -                               |

Table 640. DATA\_MASK bit: Channel-word mapping

|         | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|---------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel | WORD4                           | WORD5                           | WORD6                           | WORD7                           | WORD8                           |
| 0       | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |
| 10      | 159-128                         | 127-96                          | 95-64                           | 63-32                           | 31-0                            |

## 74.14.1 EIM\_PFE3 memory map

EIM\_PFE3 base address: 4405\_7000h

Error Injection Module (EIM)

Error Injection Module (EIM)

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | Error Injection Module Configuration Register (EIMCR)      |                32 | RW       | 0000_0000h    |
| 4h       | Error Injection Channel Enable register (EICHEN)           |                32 | RW       | 0000_0000h    |
| 100h     | Error Injection Channel Descriptor 0, Word0 (EICHD0_WORD0) |                32 | RW       | 0000_0000h    |
| 104h     | Error Injection Channel Descriptor 0, Word1 (EICHD0_WORD1) |                32 | RW       | 0000_0000h    |
| 108h     | Error Injection Channel Descriptor 0, Word2 (EICHD0_WORD2) |                32 | RW       | 0000_0000h    |
| 10Ch     | Error Injection Channel Descriptor 0, Word3 (EICHD0_WORD3) |                32 | RW       | 0000_0000h    |
| 110h     | Error Injection Channel Descriptor 0, Word4 (EICHD0_WORD4) |                32 | RW       | 0000_0000h    |
| 114h     | Error Injection Channel Descriptor 0, Word5 (EICHD0_WORD5) |                32 | RW       | 0000_0000h    |
| 118h     | Error Injection Channel Descriptor 0, Word6 (EICHD0_WORD6) |                32 | RW       | 0000_0000h    |
| 11Ch     | Error Injection Channel Descriptor 0, Word7 (EICHD0_WORD7) |                32 | RW       | 0000_0000h    |
| 120h     | Error Injection Channel Descriptor 0, Word8 (EICHD0_WORD8) |                32 | RW       | 0000_0000h    |
| 140h     | Error Injection Channel Descriptor 1, Word0 (EICHD1_WORD0) |                32 | RW       | 0000_0000h    |
| 144h     | Error Injection Channel Descriptor 1, Word1 (EICHD1_WORD1) |                32 | RW       | 0000_0000h    |
| 148h     | Error Injection Channel Descriptor 1, Word2 (EICHD1_WORD2) |                32 | RW       | 0000_0000h    |
| 180h     | Error Injection Channel Descriptor 2, Word0 (EICHD2_WORD0) |                32 | RW       | 0000_0000h    |
| 184h     | Error Injection Channel Descriptor 2, Word1 (EICHD2_WORD1) |                32 | RW       | 0000_0000h    |
| 188h     | Error Injection Channel Descriptor 2, Word2 (EICHD2_WORD2) |                32 | RW       | 0000_0000h    |
| 1C0h     | Error Injection Channel Descriptor 3, Word0 (EICHD3_WORD0) |                32 | RW       | 0000_0000h    |
| 1C4h     | Error Injection Channel Descriptor 3, Word1 (EICHD3_WORD1) |                32 | RW       | 0000_0000h    |
| 1C8h     | Error Injection Channel Descriptor 3, Word2 (EICHD3_WORD2) |                32 | RW       | 0000_0000h    |
| 200h     | Error Injection Channel Descriptor 4, Word0 (EICHD4_WORD0) |                32 | RW       | 0000_0000h    |
| 204h     | Error Injection Channel Descriptor 4, Word1 (EICHD4_WORD1) |                32 | RW       | 0000_0000h    |
| 208h     | Error Injection Channel Descriptor 4, Word2 (EICHD4_WORD2) |                32 | RW       | 0000_0000h    |
| 240h     | Error Injection Channel Descriptor 5, Word0 (EICHD5_WORD0) |                32 | RW       | 0000_0000h    |
| 244h     | Error Injection Channel Descriptor 5, Word1 (EICHD5_WORD1) |                32 | RW       | 0000_0000h    |
| 248h     | Error Injection Channel Descriptor 5, Word2 (EICHD5_WORD2) |                32 | RW       | 0000_0000h    |
| 280h     | Error Injection Channel Descriptor 6, Word0 (EICHD6_WORD0) |                32 | RW       | 0000_0000h    |
| 284h     | Error Injection Channel Descriptor 6, Word1 (EICHD6_WORD1) |                32 | RW       | 0000_0000h    |
| 288h     | Error Injection Channel Descriptor 6, Word2 (EICHD6_WORD2) |                32 | RW       | 0000_0000h    |
| 2C0h     | Error Injection Channel Descriptor 7, Word0 (EICHD7_WORD0) |                32 | RW       | 0000_0000h    |
| 2C4h     | Error Injection Channel Descriptor 7, Word1 (EICHD7_WORD1) |                32 | RW       | 0000_0000h    |
| 2C8h     | Error Injection Channel Descriptor 7, Word2 (EICHD7_WORD2) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 300h     | Error Injection Channel Descriptor 8, Word0 (EICHD8_WORD0)   |                32 | RW       | 0000_0000h    |
| 304h     | Error Injection Channel Descriptor 8, Word1 (EICHD8_WORD1)   |                32 | RW       | 0000_0000h    |
| 308h     | Error Injection Channel Descriptor 8, Word2 (EICHD8_WORD2)   |                32 | RW       | 0000_0000h    |
| 340h     | Error Injection Channel Descriptor 9, Word0 (EICHD9_WORD0)   |                32 | RW       | 0000_0000h    |
| 344h     | Error Injection Channel Descriptor 9, Word1 (EICHD9_WORD1)   |                32 | RW       | 0000_0000h    |
| 380h     | Error Injection Channel Descriptor 10, Word0 (EICHD10_WORD0) |                32 | RW       | 0000_0000h    |
| 384h     | Error Injection Channel Descriptor 10, Word1 (EICHD10_WORD1) |                32 | RW       | 0000_0000h    |
| 388h     | Error Injection Channel Descriptor 10, Word2 (EICHD10_WORD2) |                32 | RW       | 0000_0000h    |
| 38Ch     | Error Injection Channel Descriptor 10, Word3 (EICHD10_WORD3) |                32 | RW       | 0000_0000h    |
| 390h     | Error Injection Channel Descriptor 10, Word4 (EICHD10_WORD4) |                32 | RW       | 0000_0000h    |
| 394h     | Error Injection Channel Descriptor 10, Word5 (EICHD10_WORD5) |                32 | RW       | 0000_0000h    |
| 398h     | Error Injection Channel Descriptor 10, Word6 (EICHD10_WORD6) |                32 | RW       | 0000_0000h    |
| 39Ch     | Error Injection Channel Descriptor 10, Word7 (EICHD10_WORD7) |                32 | RW       | 0000_0000h    |
| 3A0h     | Error Injection Channel Descriptor 10, Word8 (EICHD10_WORD8) |                32 | RW       | 0000_0000h    |
| 3C0h     | Error Injection Channel Descriptor 11, Word0 (EICHD11_WORD0) |                32 | RW       | 0000_0000h    |
| 3C4h     | Error Injection Channel Descriptor 11, Word1 (EICHD11_WORD1) |                32 | RW       | 0000_0000h    |
| 3C8h     | Error Injection Channel Descriptor 11, Word2 (EICHD11_WORD2) |                32 | RW       | 0000_0000h    |
| 400h     | Error Injection Channel Descriptor 12, Word0 (EICHD12_WORD0) |                32 | RW       | 0000_0000h    |
| 404h     | Error Injection Channel Descriptor 12, Word1 (EICHD12_WORD1) |                32 | RW       | 0000_0000h    |
| 408h     | Error Injection Channel Descriptor 12, Word2 (EICHD12_WORD2) |                32 | RW       | 0000_0000h    |
| 440h     | Error Injection Channel Descriptor 13, Word0 (EICHD13_WORD0) |                32 | RW       | 0000_0000h    |
| 444h     | Error Injection Channel Descriptor 13, Word1 (EICHD13_WORD1) |                32 | RW       | 0000_0000h    |
| 448h     | Error Injection Channel Descriptor 13, Word2 (EICHD13_WORD2) |                32 | RW       | 0000_0000h    |
| 480h     | Error Injection Channel Descriptor 14, Word0 (EICHD14_WORD0) |                32 | RW       | 0000_0000h    |
| 484h     | Error Injection Channel Descriptor 14, Word1 (EICHD14_WORD1) |                32 | RW       | 0000_0000h    |
| 488h     | Error Injection Channel Descriptor 14, Word2 (EICHD14_WORD2) |                32 | RW       | 0000_0000h    |
| 4C0h     | Error Injection Channel Descriptor 15, Word0 (EICHD15_WORD0) |                32 | RW       | 0000_0000h    |
| 4C4h     | Error Injection Channel Descriptor 15, Word1 (EICHD15_WORD1) |                32 | RW       | 0000_0000h    |
| 4C8h     | Error Injection Channel Descriptor 15, Word2 (EICHD15_WORD2) |                32 | RW       | 0000_0000h    |
| 500h     | Error Injection Channel Descriptor 16, Word0 (EICHD16_WORD0) |                32 | RW       | 0000_0000h    |
| 504h     | Error Injection Channel Descriptor 16, Word1 (EICHD16_WORD1) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 508h     | Error Injection Channel Descriptor 16, Word2 (EICHD16_WORD2) |                32 | RW       | 0000_0000h    |
| 540h     | Error Injection Channel Descriptor 17, Word0 (EICHD17_WORD0) |                32 | RW       | 0000_0000h    |
| 544h     | Error Injection Channel Descriptor 17, Word1 (EICHD17_WORD1) |                32 | RW       | 0000_0000h    |
| 548h     | Error Injection Channel Descriptor 17, Word2 (EICHD17_WORD2) |                32 | RW       | 0000_0000h    |
| 580h     | Error Injection Channel Descriptor 18, Word0 (EICHD18_WORD0) |                32 | RW       | 0000_0000h    |
| 584h     | Error Injection Channel Descriptor 18, Word1 (EICHD18_WORD1) |                32 | RW       | 0000_0000h    |
| 588h     | Error Injection Channel Descriptor 18, Word2 (EICHD18_WORD2) |                32 | RW       | 0000_0000h    |
| 5C0h     | Error Injection Channel Descriptor 19, Word0 (EICHD19_WORD0) |                32 | RW       | 0000_0000h    |
| 5C4h     | Error Injection Channel Descriptor 19, Word1 (EICHD19_WORD1) |                32 | RW       | 0000_0000h    |
| 600h     | Error Injection Channel Descriptor 20, Word0 (EICHD20_WORD0) |                32 | RW       | 0000_0000h    |
| 604h     | Error Injection Channel Descriptor 20, Word1 (EICHD20_WORD1) |                32 | RW       | 0000_0000h    |
| 608h     | Error Injection Channel Descriptor 20, Word2 (EICHD20_WORD2) |                32 | RW       | 0000_0000h    |
| 640h     | Error Injection Channel Descriptor 21, Word0 (EICHD21_WORD0) |                32 | RW       | 0000_0000h    |
| 644h     | Error Injection Channel Descriptor 21, Word1 (EICHD21_WORD1) |                32 | RW       | 0000_0000h    |
| 648h     | Error Injection Channel Descriptor 21, Word2 (EICHD21_WORD2) |                32 | RW       | 0000_0000h    |
| 680h     | Error Injection Channel Descriptor 22, Word0 (EICHD22_WORD0) |                32 | RW       | 0000_0000h    |
| 684h     | Error Injection Channel Descriptor 22, Word1 (EICHD22_WORD1) |                32 | RW       | 0000_0000h    |
| 688h     | Error Injection Channel Descriptor 22, Word2 (EICHD22_WORD2) |                32 | RW       | 0000_0000h    |
| 6C0h     | Error Injection Channel Descriptor 23, Word0 (EICHD23_WORD0) |                32 | RW       | 0000_0000h    |
| 6C4h     | Error Injection Channel Descriptor 23, Word1 (EICHD23_WORD1) |                32 | RW       | 0000_0000h    |
| 6C8h     | Error Injection Channel Descriptor 23, Word2 (EICHD23_WORD2) |                32 | RW       | 0000_0000h    |
| 700h     | Error Injection Channel Descriptor 24, Word0 (EICHD24_WORD0) |                32 | RW       | 0000_0000h    |
| 704h     | Error Injection Channel Descriptor 24, Word1 (EICHD24_WORD1) |                32 | RW       | 0000_0000h    |
| 708h     | Error Injection Channel Descriptor 24, Word2 (EICHD24_WORD2) |                32 | RW       | 0000_0000h    |
| 740h     | Error Injection Channel Descriptor 25, Word0 (EICHD25_WORD0) |                32 | RW       | 0000_0000h    |
| 744h     | Error Injection Channel Descriptor 25, Word1 (EICHD25_WORD1) |                32 | RW       | 0000_0000h    |
| 748h     | Error Injection Channel Descriptor 25, Word2 (EICHD25_WORD2) |                32 | RW       | 0000_0000h    |
| 780h     | Error Injection Channel Descriptor 26, Word0 (EICHD26_WORD0) |                32 | RW       | 0000_0000h    |
| 784h     | Error Injection Channel Descriptor 26, Word1 (EICHD26_WORD1) |                32 | RW       | 0000_0000h    |
| 788h     | Error Injection Channel Descriptor 26, Word2 (EICHD26_WORD2) |                32 | RW       | 0000_0000h    |
| 7C0h     | Error Injection Channel Descriptor 27, Word0 (EICHD27_WORD0) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 7C4h     | Error Injection Channel Descriptor 27, Word1 (EICHD27_WORD1) |                32 | RW       | 0000_0000h    |
| 7C8h     | Error Injection Channel Descriptor 27, Word2 (EICHD27_WORD2) |                32 | RW       | 0000_0000h    |
| 800h     | Error Injection Channel Descriptor 28, Word0 (EICHD28_WORD0) |                32 | RW       | 0000_0000h    |
| 804h     | Error Injection Channel Descriptor 28, Word1 (EICHD28_WORD1) |                32 | RW       | 0000_0000h    |
| 808h     | Error Injection Channel Descriptor 28, Word2 (EICHD28_WORD2) |                32 | RW       | 0000_0000h    |
| 840h     | Error Injection Channel Descriptor 29, Word0 (EICHD29_WORD0) |                32 | RW       | 0000_0000h    |
| 844h     | Error Injection Channel Descriptor 29, Word1 (EICHD29_WORD1) |                32 | RW       | 0000_0000h    |
| 848h     | Error Injection Channel Descriptor 29, Word2 (EICHD29_WORD2) |                32 | RW       | 0000_0000h    |
| 880h     | Error Injection Channel Descriptor 30, Word0 (EICHD30_WORD0) |                32 | RW       | 0000_0000h    |
| 884h     | Error Injection Channel Descriptor 30, Word1 (EICHD30_WORD1) |                32 | RW       | 0000_0000h    |
| 888h     | Error Injection Channel Descriptor 30, Word2 (EICHD30_WORD2) |                32 | RW       | 0000_0000h    |
| 8C0h     | Error Injection Channel Descriptor 31, Word0 (EICHD31_WORD0) |                32 | RW       | 0000_0000h    |
| 8C4h     | Error Injection Channel Descriptor 31, Word1 (EICHD31_WORD1) |                32 | RW       | 0000_0000h    |
| 8C8h     | Error Injection Channel Descriptor 31, Word2 (EICHD31_WORD2) |                32 | RW       | 0000_0000h    |

## 74.14.2 Error Injection Module Configuration Register (EIMCR)

## Offset

| Register   | Offset   |
|------------|----------|
| EIMCR      | 0h       |

## Function

The EIM Configuration Register is used to globally enable/disable the error injection function.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16    |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0     |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | GEIEN |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | GEIEN |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |

## Fields

| Field   | Function                                                                                                                                                                             |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -  | Reserved                                                                                                                                                                             |
| 0 GEIEN | Global Error Injection Enable This bit globally enables or disables the error injection function of the EIM. This field is initialized by hardware reset. 0b - Disabled 1b - Enabled |

## 74.14.3 Error Injection Channel Enable register (EICHEN)

## Offset

| Register   | Offset   |
|------------|----------|
| EICHEN     | 4h       |

## Function

Each field of the Error Injection Channel Enable register (EICHEN) is used to enable or disable the corresponding error injection channel.

NOTE

To enable an error injection channel, the Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted.

## Diagram

<!-- image -->

| Bits   | 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        |
|--------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| R W    | EICH0 EN  | EICH1 EN  | EICH2 EN  | EICH3 EN  | EICH4 EN  | EICH5 EN  | EICH6 EN  | EICH7 EN  | EICH8 EN  | EICH9 EN  | EICH1 0EN | EICH1 1EN | EICH1 2EN | EICH1 3EN | EICH1 4EN | EICH1 5EN |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| Bits   | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| R W    | EICH1 6EN | EICH1 7EN | EICH1 8EN | EICH1 9EN | EICH2 0EN | EICH2 1EN | EICH2 2EN | EICH2 3EN | EICH2 4EN | EICH2 5EN | EICH2 6EN | EICH2 7EN | EICH2 8EN | EICH2 9EN | EICH3 0EN | EICH3 1EN |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |

Error Injection Module (EIM)

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 EICH0EN | Error Injection Channel 0 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 0 1b - Error injection is enabled on Error Injection Channel 0 |
| 30 EICH1EN | Error Injection Channel 1 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 1                                                              |
| 29 EICH2EN | Error Injection Channel 2 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 2 1b - Error injection is enabled on Error Injection Channel 2 |
| 28 EICH3EN | Error Injection Channel 3 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                            |

Table continues on the next page...

Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | 0b - Error injection is disabled on Error Injection Channel 3 1b - Error injection is enabled on Error Injection Channel 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 27 EICH4EN | Error Injection Channel 4 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 4 1b - Error injection is enabled on Error Injection Channel 4 |
| 26 EICH5EN | Error Injection Channel 5 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 5 1b - Error injection is enabled on Error Injection Channel 5 |
| 25 EICH6EN | Error Injection Channel 6 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 6 1b - Error injection is enabled on Error Injection Channel 6 |
| 24 EICH7EN | Error Injection Channel 7 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 7 1b - Error injection is enabled on Error Injection Channel 7                                                                                                                                                                                                           |
| 23 EICH8EN  | Error Injection Channel 8 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 8 1b - Error injection is enabled on Error Injection Channel 8    |
| 22 EICH9EN  | Error Injection Channel 9 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 9 1b - Error injection is enabled on Error Injection Channel 9    |
| 21 EICH10EN | Error Injection Channel 10 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 10 1b - Error injection is enabled on Error Injection Channel 10 |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 20 EICH11EN | Error Injection Channel 11 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 11 1b - Error injection is enabled on Error Injection Channel 11 |
| 19 EICH12EN | Error Injection Channel 12 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 12                                                               |
| 18 EICH13EN | Error Injection Channel 13 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 13 1b - Error injection is enabled on Error Injection Channel 13 |
| 17 EICH14EN | Error Injection Channel 14 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                              |

Table continues on the next page...

Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | 0b - Error injection is disabled on Error Injection Channel 14 1b - Error injection is enabled on Error Injection Channel 14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 16 EICH15EN | Error Injection Channel 15 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 15 1b - Error injection is enabled on Error Injection Channel 15 |
| 15 EICH16EN | Error Injection Channel 16 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 16 1b - Error injection is enabled on Error Injection Channel 16 |
| 14 EICH17EN | Error Injection Channel 17 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 17 1b - Error injection is enabled on Error Injection Channel 17 |
| 13 EICH18EN | Error Injection Channel 18 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 18 1b - Error injection is enabled on Error Injection Channel 18                                                                                                                                                                                                         |
| 12 EICH19EN | Error Injection Channel 19 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 19 1b - Error injection is enabled on Error Injection Channel 19 |
| 11 EICH20EN | Error Injection Channel 20 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 20 1b - Error injection is enabled on Error Injection Channel 20 |
| 10 EICH21EN | Error Injection Channel 21 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 21 1b - Error injection is enabled on Error Injection Channel 21 |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 9 EICH22EN | Error Injection Channel 22 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 22 1b - Error injection is enabled on Error Injection Channel 22 |
| 8 EICH23EN | Error Injection Channel 23 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 23                                                               |
| 7 EICH24EN | Error Injection Channel 24 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 24 1b - Error injection is enabled on Error Injection Channel 24 |
| 6 EICH25EN | Error Injection Channel 25 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | 0b - Error injection is disabled on Error Injection Channel 25 1b - Error injection is enabled on Error Injection Channel 25                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 5 EICH26EN | Error Injection Channel 26 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 26 1b - Error injection is enabled on Error Injection Channel 26 |
| 4 EICH27EN | Error Injection Channel 27 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 27 1b - Error injection is enabled on Error Injection Channel 27 |
| 3 EICH28EN | Error Injection Channel 28 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 28 1b - Error injection is enabled on Error Injection Channel 28 |
| 2 EICH29EN | Error Injection Channel 29 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 29 1b - Error injection is enabled on Error Injection Channel 29                                                                                                                                                                                                         |
| 1 EICH30EN | Error Injection Channel 30 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 30 1b - Error injection is enabled on Error Injection Channel 30 |
| 0 EICH31EN | Error Injection Channel 31 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 31 1b - Error injection is enabled on Error Injection Channel 31 |

## 74.14.4 Error Injection Channel Descriptor 0, Word0 (EICHD0\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD0 | 100h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or

Error Injection Module (EIM)

remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R W    |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field            | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[31:0] (32 bits wide), CHKBIT_MASK[31] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |

## 74.14.5 Error Injection Channel Descriptor n, Word1 (EICHD0\_WORD1 - EICHD8\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD1 | 104h     |
| EICHD1_WORD1 | 144h     |
| EICHD2_WORD1 | 184h     |
| EICHD3_WORD1 | 1C4h     |
| EICHD4_WORD1 | 204h     |
| EICHD5_WORD1 | 244h     |

Table continues on the next page...

Table continued from the previous page...

| Register     | Offset   |
|--------------|----------|
| EICHD6_WORD1 | 284h     |
| EICHD7_WORD1 | 2C4h     |
| EICHD8_WORD1 | 304h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

Error Injection Module (EIM)

## 74.14.6 Error Injection Channel Descriptor n, Word2 (EICHD0\_WORD2 - EICHD31\_WORD2)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD0_WORD2  | 108h     |
| EICHD1_WORD2  | 148h     |
| EICHD2_WORD2  | 188h     |
| EICHD3_WORD2  | 1C8h     |
| EICHD4_WORD2  | 208h     |
| EICHD5_WORD2  | 248h     |
| EICHD6_WORD2  | 288h     |
| EICHD7_WORD2  | 2C8h     |
| EICHD8_WORD2  | 308h     |
| EICHD10_WORD2 | 388h     |
| EICHD11_WORD2 | 3C8h     |
| EICHD12_WORD2 | 408h     |
| EICHD13_WORD2 | 448h     |
| EICHD14_WORD2 | 488h     |
| EICHD15_WORD2 | 4C8h     |
| EICHD16_WORD2 | 508h     |
| EICHD17_WORD2 | 548h     |
| EICHD18_WORD2 | 588h     |
| EICHD20_WORD2 | 608h     |
| EICHD21_WORD2 | 648h     |
| EICHD22_WORD2 | 688h     |
| EICHD23_WORD2 | 6C8h     |
| EICHD24_WORD2 | 708h     |
| EICHD25_WORD2 | 748h     |
| EICHD26_WORD2 | 788h     |
| EICHD27_WORD2 | 7C8h     |
| EICHD28_WORD2 | 808h     |
| EICHD29_WORD2 | 848h     |
| EICHD30_WORD2 | 888h     |
| EICHD31_WORD2 | 8C8h     |

## Function

The third word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B4\_7DATA\_MASK correspond to bytes 4-7 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B4_7DATA_MA SK | Data Mask Bytes 4-7 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B4_7DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 4-7 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 4-7 on the read data bus is inverted. |

## 74.14.7 Error Injection Channel Descriptor n, Word3 (EICHD0\_WORD3 - EICHD10\_WORD3)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD0_WORD3  | 10Ch     |
| EICHD10_WORD3 | 38Ch     |

## Function

The fourth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B8\_11DATA\_MASK correspond to bytes 8-11 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31             | 30             | 29             | 28             | 27             | 26             | 25             | 24             | 23             | 22             | 21             | 20             | 19             | 18             | 17             | 16             |
|--------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| R      |                |                |                |                |                |                |                | B8_11DATA_MASK |                |                |                |                |                |                |                |                |
| Reset  | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
| Bits   | 15             | 14             | 13             | 12             | 11             | 10             | 9              | 8              | 7              | 6              | 5              | 4              | 3              | 2              | 1              | 0              |
| R      |                |                |                |                |                |                |                |                |                |                |                |                |                |                |                |                |
| W      | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK | B8_11DATA_MASK |
| Reset  | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |

## Fields

| Field                | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B8_11DATA_M ASK | Data Mask Bytes 8-11 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B8_11DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 8-11 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 8-11 on the read data bus is inverted. |

## 74.14.8 Error Injection Channel Descriptor n, Word4 (EICHD0\_WORD4 - EICHD10\_WORD4)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD0_WORD4  | 110h     |
| EICHD10_WORD4 | 390h     |

## Function

The fifth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B12\_15DATA\_MASK correspond to bytes 12-15 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B12_15DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK | B12_15DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B12_15DATA_ MASK | Data Mask Bytes 12-15 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B12_15DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 12-15 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 12-15 on the read data bus is inverted. |

## 74.14.9 Error Injection Channel Descriptor n, Word5 (EICHD0\_WORD5 - EICHD10\_WORD5)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD0_WORD5  | 114h     |
| EICHD10_WORD5 | 394h     |

## Function

The sixth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B16\_19DATA\_MASK correspond to bytes 16-19 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B16_19DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK | B16_19DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B16_19DATA_ MASK | Data Mask Bytes 16-19 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B16_19DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 16-19 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 16-19 on the read data bus is inverted. |

## 74.14.10 Error Injection Channel Descriptor n, Word6 (EICHD0\_WORD6 - EICHD10\_WORD6)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD0_WORD6  | 118h     |
| EICHD10_WORD6 | 398h     |

## Function

The seventh word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B20\_23DATA\_MASK correspond to bytes 20-23 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B20_23DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK | B20_23DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B20_23DATA_ MASK | Data Mask Bytes 20-23 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B20_23DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 20-23 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 20-23 on the read data bus is inverted. |

## 74.14.11 Error Injection Channel Descriptor n, Word7 (EICHD0\_WORD7 - EICHD10\_WORD7)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD0_WORD7  | 11Ch     |
| EICHD10_WORD7 | 39Ch     |

## Function

The eighth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B24\_27DATA\_MASK correspond to bytes 24-27 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B24_27DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK | B24_27DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B24_27DATA_ MASK | Data Mask Bytes 24-27 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B24_27DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 24-27 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 24-27 on the read data bus is inverted. |

## 74.14.12 Error Injection Channel Descriptor n, Word8 (EICHD0\_WORD8 - EICHD10\_WORD8)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD0_WORD8  | 120h     |
| EICHD10_WORD8 | 3A0h     |

## Function

The ninth word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B28\_31DATA\_MASK correspond to bytes 28-31 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

Error Injection Module (EIM)

## Diagram

<!-- image -->

| Bits   | 31              | 30              | 29              | 28              | 27              | 26              | 25              | 24              | 23              | 22              | 21              | 20              | 19              | 18              | 17              | 16              |
|--------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| R      |                 |                 |                 |                 |                 |                 |                 | B28_31DATA_MASK |                 |                 |                 |                 |                 |                 |                 |                 |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |
| Bits   | 15              | 14              | 13              | 12              | 11              | 10              | 9               | 8               | 7               | 6               | 5               | 4               | 3               | 2               | 1               | 0               |
| R      |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |
| W      | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK | B28_31DATA_MASK |
| Reset  | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               | 0               |

## Fields

| Field                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B28_31DATA_ MASK | Data Mask Bytes 28-31 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. For each channel: For the specific DATA_MASK bits to which B28_31DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 28-31 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 28-31 on the read data bus is inverted. |

## 74.14.13 Error Injection Channel Descriptor n, Word0 (EICHD1\_WORD0 - EICHD8\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD1_WORD0 | 140h     |
| EICHD2_WORD0 | 180h     |
| EICHD3_WORD0 | 1C0h     |
| EICHD4_WORD0 | 200h     |
| EICHD5_WORD0 | 240h     |
| EICHD6_WORD0 | 280h     |
| EICHD7_WORD0 | 2C0h     |
| EICHD8_WORD0 | 300h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or

Error Injection Module (EIM)

Error Injection Module (EIM)

remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[7:0] (8 bits wide), CHKBIT_MASK[7] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 23-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.14.14 Error Injection Channel Descriptor 9, Word0 (EICHD9\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD9_WORD0 | 340h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or

Error Injection Module (EIM)

remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-25 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[6:0] (7 bits wide), CHKBIT_MASK[6] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 24-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.14.15 Error Injection Channel Descriptor 9, Word1 (EICHD9\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD9_WORD1 | 344h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted

Error Injection Module (EIM)

or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R       | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W       |      |      |      |      |      |      |      |               |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 15-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.14.16 Error Injection Channel Descriptor 10, Word0 (EICHD10\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD10_WORD0 | 380h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field            | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[31:0] (32 bits wide), CHKBIT_MASK[31] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |

## 74.14.17 Error Injection Channel Descriptor n, Word1 (EICHD10\_WORD1 - EICHD18\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD10_WORD1 | 384h     |
| EICHD11_WORD1 | 3C4h     |
| EICHD12_WORD1 | 404h     |
| EICHD13_WORD1 | 444h     |
| EICHD14_WORD1 | 484h     |
| EICHD15_WORD1 | 4C4h     |
| EICHD16_WORD1 | 504h     |
| EICHD17_WORD1 | 544h     |
| EICHD18_WORD1 | 584h     |

Error Injection Module (EIM)

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.14.18 Error Injection Channel Descriptor n, Word0 (EICHD11\_WORD0 - EICHD18\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD11_WORD0 | 3C0h     |
| EICHD12_WORD0 | 400h     |
| EICHD13_WORD0 | 440h     |
| EICHD14_WORD0 | 480h     |
| EICHD15_WORD0 | 4C0h     |
| EICHD16_WORD0 | 500h     |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Register      | Offset   |
|---------------|----------|
| EICHD17_WORD0 | 540h     |
| EICHD18_WORD0 | 580h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[7:0] (8 bits wide), CHKBIT_MASK[7] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 23-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.14.19 Error Injection Channel Descriptor 19, Word0 (EICHD19\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD19_WORD0 | 5C0h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-25 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[6:0] (7 bits wide), CHKBIT_MASK[6] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 24-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

Error Injection Module (EIM)

## 74.14.20 Error Injection Channel Descriptor 19, Word1 (EICHD19\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD19_WORD1 | 5C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 15-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

Error Injection Module (EIM)

Error Injection Module (EIM)

## 74.14.21 Error Injection Channel Descriptor n, Word0 (EICHD20\_WORD0 - EICHD31\_WORD0)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD20_WORD0 | 600h     |
| EICHD21_WORD0 | 640h     |
| EICHD22_WORD0 | 680h     |
| EICHD23_WORD0 | 6C0h     |
| EICHD24_WORD0 | 700h     |
| EICHD25_WORD0 | 740h     |
| EICHD26_WORD0 | 780h     |
| EICHD27_WORD0 | 7C0h     |
| EICHD28_WORD0 | 800h     |
| EICHD29_WORD0 | 840h     |
| EICHD30_WORD0 | 880h     |
| EICHD31_WORD0 | 8C0h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function      |
|---------|---------------|
| 31-24   | Checkbit Mask |

Table continues on the next page...

Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|-------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CHKBIT_MASK | This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[7:0] (8 bits wide), CHKBIT_MASK[7] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 23-0 -      | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |

## 74.14.22 Error Injection Channel Descriptor n, Word1 (EICHD20\_WORD1 - EICHD31\_WORD1)

## Offset

| Register      | Offset   |
|---------------|----------|
| EICHD20_WORD1 | 604h     |
| EICHD21_WORD1 | 644h     |
| EICHD22_WORD1 | 684h     |
| EICHD23_WORD1 | 6C4h     |
| EICHD24_WORD1 | 704h     |
| EICHD25_WORD1 | 744h     |
| EICHD26_WORD1 | 784h     |
| EICHD27_WORD1 | 7C4h     |
| EICHD28_WORD1 | 804h     |
| EICHD29_WORD1 | 844h     |
| EICHD30_WORD1 | 884h     |
| EICHD31_WORD1 | 8C4h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

## 74.15 EIM\_PFE4 register descriptions

The EIM provides a programming model mapped to an on-platform peripheral slot.

## Programming model access

All system bus masters can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes
- To undefined (reserved) addresses

Attempted updates to the programming model while the EIM is in the midst of an operation result in non-deterministic behavior.

## Error injection channel descriptor: function and structure

Each error injection channel descriptor:

- Specifies a mask that defines which bits of the read data and/or checkbit bus from target RAM are inverted on a read access.
- Consists of a 128-bit (16-byte) structure, composed of four 32-bit words, in the EIM programming model. Unused words are not documented.

Error Injection Module (EIM)

- Word0 (EICHDn\_WORD0), if present, defines the checkbit mask.
- Word1-3 (EICHDn\_WORD1-3), if present, define the data mask. Word2 and Word3 are present only when required by the total width of the channel's data mask. See Error injection channel descriptor: DATA\_MASK details.

The multiple channel descriptors are organized sequentially.

## Error injection channel descriptor: DATA\_MASK details

For each channel: The following table shows the total width of DATA\_MASK and the distribution of its bits across the WORD registers.

Table 641. Error injection channel descriptor: DATA\_MASK details

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | DATA_MASK total width (bits)   | WORD1                           | WORD2                           | WORD3                           |
| 0         | 64                             | 63-32                           | 31-0                            | -                               |
| 1         | 32                             | 31-0                            | -                               | -                               |
| 2         | 64                             | 63-32                           | 31-0                            | -                               |
| 3         | 64                             | 63-32                           | 31-0                            | -                               |
| 4         | 64                             | 63-32                           | 31-0                            | -                               |
| 5         | 64                             | 63-32                           | 31-0                            | -                               |
| 6         | 64                             | 63-32                           | 31-0                            | -                               |
| 7         | 64                             | 63-32                           | 31-0                            | -                               |
| 8         | 64                             | 63-32                           | 31-0                            | -                               |
| 9         | 64                             | 63-32                           | 31-0                            | -                               |

## 74.15.1 EIM\_PFE4 memory map

EIM\_PFE4 base address: 4405\_8000h

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | Error Injection Module Configuration Register (EIMCR)      |                32 | RW       | 0000_0000h    |
| 4h       | Error Injection Channel Enable register (EICHEN)           |                32 | RW       | 0000_0000h    |
| 100h     | Error Injection Channel Descriptor 0, Word0 (EICHD0_WORD0) |                32 | RW       | 0000_0000h    |
| 104h     | Error Injection Channel Descriptor 0, Word1 (EICHD0_WORD1) |                32 | RW       | 0000_0000h    |
| 108h     | Error Injection Channel Descriptor 0, Word2 (EICHD0_WORD2) |                32 | RW       | 0000_0000h    |
| 140h     | Error Injection Channel Descriptor 1, Word0 (EICHD1_WORD0) |                32 | RW       | 0000_0000h    |
| 144h     | Error Injection Channel Descriptor 1, Word1 (EICHD1_WORD1) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

## Table continued from the previous page...

| Offset   | Register                                                   |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------------|-------------------|----------|---------------|
| 180h     | Error Injection Channel Descriptor 2, Word0 (EICHD2_WORD0) |                32 | RW       | 0000_0000h    |
| 184h     | Error Injection Channel Descriptor 2, Word1 (EICHD2_WORD1) |                32 | RW       | 0000_0000h    |
| 188h     | Error Injection Channel Descriptor 2, Word2 (EICHD2_WORD2) |                32 | RW       | 0000_0000h    |
| 1C0h     | Error Injection Channel Descriptor 3, Word0 (EICHD3_WORD0) |                32 | RW       | 0000_0000h    |
| 1C4h     | Error Injection Channel Descriptor 3, Word1 (EICHD3_WORD1) |                32 | RW       | 0000_0000h    |
| 1C8h     | Error Injection Channel Descriptor 3, Word2 (EICHD3_WORD2) |                32 | RW       | 0000_0000h    |
| 200h     | Error Injection Channel Descriptor 4, Word0 (EICHD4_WORD0) |                32 | RW       | 0000_0000h    |
| 204h     | Error Injection Channel Descriptor 4, Word1 (EICHD4_WORD1) |                32 | RW       | 0000_0000h    |
| 208h     | Error Injection Channel Descriptor 4, Word2 (EICHD4_WORD2) |                32 | RW       | 0000_0000h    |
| 240h     | Error Injection Channel Descriptor 5, Word0 (EICHD5_WORD0) |                32 | RW       | 0000_0000h    |
| 244h     | Error Injection Channel Descriptor 5, Word1 (EICHD5_WORD1) |                32 | RW       | 0000_0000h    |
| 248h     | Error Injection Channel Descriptor 5, Word2 (EICHD5_WORD2) |                32 | RW       | 0000_0000h    |
| 280h     | Error Injection Channel Descriptor 6, Word0 (EICHD6_WORD0) |                32 | RW       | 0000_0000h    |
| 284h     | Error Injection Channel Descriptor 6, Word1 (EICHD6_WORD1) |                32 | RW       | 0000_0000h    |
| 288h     | Error Injection Channel Descriptor 6, Word2 (EICHD6_WORD2) |                32 | RW       | 0000_0000h    |
| 2C0h     | Error Injection Channel Descriptor 7, Word0 (EICHD7_WORD0) |                32 | RW       | 0000_0000h    |
| 2C4h     | Error Injection Channel Descriptor 7, Word1 (EICHD7_WORD1) |                32 | RW       | 0000_0000h    |
| 2C8h     | Error Injection Channel Descriptor 7, Word2 (EICHD7_WORD2) |                32 | RW       | 0000_0000h    |
| 300h     | Error Injection Channel Descriptor 8, Word0 (EICHD8_WORD0) |                32 | RW       | 0000_0000h    |
| 304h     | Error Injection Channel Descriptor 8, Word1 (EICHD8_WORD1) |                32 | RW       | 0000_0000h    |
| 308h     | Error Injection Channel Descriptor 8, Word2 (EICHD8_WORD2) |                32 | RW       | 0000_0000h    |
| 340h     | Error Injection Channel Descriptor 9, Word0 (EICHD9_WORD0) |                32 | RW       | 0000_0000h    |
| 344h     | Error Injection Channel Descriptor 9, Word1 (EICHD9_WORD1) |                32 | RW       | 0000_0000h    |
| 348h     | Error Injection Channel Descriptor 9, Word2 (EICHD9_WORD2) |                32 | RW       | 0000_0000h    |

## 74.15.2 Error Injection Module Configuration Register (EIMCR)

## Offset

| Register   | Offset   |
|------------|----------|
| EIMCR      | 0h       |

Error Injection Module (EIM)

## Function

The EIM Configuration Register is used to globally enable/disable the error injection function.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16    |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0     |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | GEIEN |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | GEIEN |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |

## Fields

| Field   | Function                                                                                                                                                                             |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -  | Reserved                                                                                                                                                                             |
| 0 GEIEN | Global Error Injection Enable This bit globally enables or disables the error injection function of the EIM. This field is initialized by hardware reset. 0b - Disabled 1b - Enabled |

## 74.15.3 Error Injection Channel Enable register (EICHEN)

## Offset

| Register   | Offset   |
|------------|----------|
| EICHEN     | 4h       |

## Function

Each field of the Error Injection Channel Enable register (EICHEN) is used to enable or disable the corresponding error injection channel.

NOTE

To enable an error injection channel, the Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted.

Error Injection Module (EIM)

## Diagram

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|------|------|------|------|------|------|
| R W    | EICH0 EN | EICH1 EN | EICH2 EN | EICH3 EN | EICH4 EN | EICH5 EN | EICH6 EN | EICH7 EN | EICH8 EN | EICH9 EN | 0    | 0    | 0    | 0    | 0    | 0    |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |          |          |          |          |          |          |          |          |          |          |      |      |      |      |      |      |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 EICH0EN | Error Injection Channel 0 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 0 1b - Error injection is enabled on Error Injection Channel 0 |
| 30 EICH1EN | Error Injection Channel 1 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 1 1b - Error injection is enabled on Error Injection Channel 1 |
| 29 EICH2EN | Error Injection Channel 2 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software.                                                                                                                                                                                                                                                                            |

Table continues on the next page...

Error Injection Module (EIM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 2 1b - Error injection is enabled on Error Injection Channel 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 28 EICH3EN | Error Injection Channel 3 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 3 1b - Error injection is enabled on Error Injection Channel 3 |
| 27 EICH4EN | Error Injection Channel 4 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 4 1b - Error injection is enabled on Error Injection Channel 4 |
| 26 EICH5EN | Error Injection Channel 5 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 5 1b - Error injection is enabled on Error Injection Channel 5 |
| 25 EICH6EN | Error Injection Channel 6 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 6 1b - Error injection is enabled on Error Injection Channel 6                                                                                                                                                                                                        |
| 24 EICH7EN | Error Injection Channel 7 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 7 1b - Error injection is enabled on Error Injection Channel 7 |
| 23 EICH8EN | Error Injection Channel 8 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 8 1b - Error injection is enabled on Error Injection Channel 8 |
| 22 EICH9EN | Error Injection Channel 9 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 9 1b - Error injection is enabled on Error Injection Channel 9 |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| 21 -    | Reserved   |
| 20 -    | Reserved   |
| 19 -    | Reserved   |
| 18 -    | Reserved   |
| 17 -    | Reserved   |
| 16 -    | Reserved   |
| 15 -    | Reserved   |
| 14 -    | Reserved   |
| 13 -    | Reserved   |
| 12 -    | Reserved   |
| 11 -    | Reserved   |
| 10 -    | Reserved   |
| 9 -     | Reserved   |
| 8 -     | Reserved   |
| 7       | Reserved   |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function   |
|---------|------------|
| -       |            |
| 6 -     | Reserved   |
| 5 -     | Reserved   |
| 4 -     | Reserved   |
| 3 -     | Reserved   |
| 2 -     | Reserved   |
| 1 -     | Reserved   |
| 0 -     | Reserved   |

## 74.15.4 Error Injection Channel Descriptor 0, Word0 (EICHD0\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD0 | 100h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[7:0] (8 bits wide), CHKBIT_MASK[7] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 23-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.15.5 Error Injection Channel Descriptor n, Word1 (EICHD0\_WORD1 - EICHD9\_WORD1)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD1 | 104h     |
| EICHD1_WORD1 | 144h     |
| EICHD2_WORD1 | 184h     |
| EICHD3_WORD1 | 1C4h     |
| EICHD4_WORD1 | 204h     |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Register     | Offset   |
|--------------|----------|
| EICHD5_WORD1 | 244h     |
| EICHD6_WORD1 | 284h     |
| EICHD7_WORD1 | 2C4h     |
| EICHD8_WORD1 | 304h     |
| EICHD9_WORD1 | 344h     |

## Function

The second word of the Error Injection Channel Descriptor defines a right-justified mask field. The bits in B0\_3DATA\_MASK correspond to bytes 0-3 of the target bus. Each bit specifies whether the corresponding bit of the target bus should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B0_3DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field               | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 B0_3DATA_MA SK | Data Mask Bytes 0-3 This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For the specific DATA_MASK bits to which B0_3DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 0-3 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 0-3 on the read data bus is inverted. |

Error Injection Module (EIM)

## 74.15.6 Error Injection Channel Descriptor n, Word2 (EICHD0\_WORD2 - EICHD9\_WORD2)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD0_WORD2 | 108h     |
| EICHD2_WORD2 | 188h     |
| EICHD3_WORD2 | 1C8h     |
| EICHD4_WORD2 | 208h     |
| EICHD5_WORD2 | 248h     |
| EICHD6_WORD2 | 288h     |
| EICHD7_WORD2 | 2C8h     |
| EICHD8_WORD2 | 308h     |
| EICHD9_WORD2 | 348h     |

## Function

The third word of the Error Injection Channel Descriptor, when present, defines a right-justified mask field. The bits in B4\_7DATA\_MASK correspond to bytes 4-7 of the read data bus. Each bit specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified on read accesses. A successful write to this field clears the corresponding error injection channel valid field, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24            | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|---------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8             | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | B4_7DATA_MASK |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field          | Function                                                                                                                                                            |
|----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0           | Data Mask Bytes 4-7                                                                                                                                                 |
| B4_7DATA_MA SK | This field defines a bit-mapped mask that specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified. |

Table continues on the next page...

| Field   | Function                                                                                                                                                                                                                                                                                                         |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | For each channel: For the specific DATA_MASK bits to which B4_7DATA_MASK corresponds, See Error injection channel descriptor: DATA_MASK details. NOTE 0b - The corresponding bit of bytes 4-7 on the read data bus remains unmodified. 1b - The corresponding bit of bytes 4-7 on the read data bus is inverted. |

## 74.15.7 Error Injection Channel Descriptor 1, Word0 (EICHD1\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD1_WORD0 | 140h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

## Fields

| Field       | Function                                                                                                                                                                                                                                                                                                                                      |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-25       | Checkbit Mask                                                                                                                                                                                                                                                                                                                                 |
| CHKBIT_MASK | This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                              |
|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[6:0] (7 bits wide), CHKBIT_MASK[6] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 24-0 -  | Reserved                                                                                                                                                                                                                                                                                                                                                              |

## 74.15.8 Error Injection Channel Descriptor n, Word0 (EICHD2\_WORD0 - EICHD9\_WORD0)

## Offset

| Register     | Offset   |
|--------------|----------|
| EICHD2_WORD0 | 180h     |
| EICHD3_WORD0 | 1C0h     |
| EICHD4_WORD0 | 200h     |
| EICHD5_WORD0 | 240h     |
| EICHD6_WORD0 | 280h     |
| EICHD7_WORD0 | 2C0h     |
| EICHD8_WORD0 | 300h     |
| EICHD9_WORD0 | 340h     |

## Function

The first word of the Error Injection Channel Descriptor defines a left-justified mask field: CHKBIT\_MASK. Each bit of CHKBIT\_MASK specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified on read accesses. Successful write to this field clears the corresponding error injection channel valid bit, EICHEN[EICHnEN].

## Diagram

<!-- image -->

| Bits   | 31          | 30          | 29          | 28          | 27          | 26          | 25          | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------|------|------|------|------|------|------|------|
| R      |             |             |             |             |             |             |             |             | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK | CHKBIT_MASK |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15          | 14          | 13          | 12          | 11          | 10          | 9           | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |             |             |             |             |             |             |             |             |      |      |      |      |      |      |      |      |
| Reset  | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 CHKBIT_MASK | Checkbit Mask This field defines a bit-mapped mask that specifies whether the corresponding bit of the checkbit bus from the target RAM should be inverted or remain unmodified. Writes to unimplemented bits are ignored. For any unique details about the mapping of CHKBIT_MASK's bits to a channel's target RAM, see the chip-specific EIM information. Because CHKBIT_MASK is left-justified, the highest bit in the bit range is always in the position of the most significant bit. For CHKBIT_MASK[7:0] (8 bits wide), CHKBIT_MASK[7] is in the position of the most significant bit. NOTE 0b - The corresponding bit of the checkbit bus remains unmodified. 1b - The corresponding bit of the checkbit bus is inverted. |
| 23-0 -            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

## 74.16 EIM\_PFE5 register descriptions

The EIM provides a programming model mapped to an on-platform peripheral slot.

## Programming model access

All system bus masters can access the programming model:

- Only in supervisor mode
- Using only 32-bit (word) accesses

Any of the following attempted references to the programming model generates an error termination:

- In user mode
- Using non-32-bit access sizes
- To undefined (reserved) addresses

Attempted updates to the programming model while the EIM is in the midst of an operation result in non-deterministic behavior.

Error Injection Module (EIM)

## Error injection channel descriptor: function and structure

Each error injection channel descriptor:

- Specifies a mask that defines which bits of the read data and/or checkbit bus from target RAM are inverted on a read access.
- Consists of a 288-bit (36-byte) structure, composed of nine 32-bit words, in the EIM programming model. Unused words are not documented.
- Word0 (EICHDn\_WORD0), if present, defines the checkbit mask.
- Word1 (EICHDn\_WORD1) and additional words, if present, define the data mask. Word registers subsequent to Word1 are present only when required by the total width of the channel's data mask. Error injection channel descriptor: DATA\_MASK details.

The multiple channel descriptors are organized sequentially.

## Error injection channel descriptor: DATA\_MASK details

For each channel: The following tables show the distribution of DATA\_MASK's bits across the WORD registers. The first table shows the total width of DATA\_MASK and the distribution of its bits across WORD1, WORD2, and WORD3. The second table shows the distribution of DATA\_MASK's bits across WORD4 and subsequent registers.

Table 642. Error injection channel descriptor: DATA\_MASK details

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | DATA_MASK total width (bits)   | WORD1                           | WORD2                           | WORD3                           |
| 0         | 16                             | 15-0                            | -                               | -                               |
| 1         | 16                             | 15-0                            | -                               | -                               |
| 2         | 8                              | 7-0                             | -                               | -                               |
| 3         | 8                              | 7-0                             | -                               | -                               |
| 4         | 16                             | 15-0                            | -                               | -                               |
| 5         | 8                              | 7-0                             | -                               | -                               |
| 6         | 8                              | 7-0                             | -                               | -                               |
| 7         | 16                             | 15-0                            | -                               | -                               |
| 8         | 64                             | 63-32                           | 31-0                            | -                               |
| 9         | 64                             | 63-32                           | 31-0                            | -                               |
| 10        | 64                             | 63-32                           | 31-0                            | -                               |
| 11        | 64                             | 63-32                           | 31-0                            | -                               |
| 12        | 64                             | 63-32                           | 31-0                            | -                               |
| 13        | 64                             | 63-32                           | 31-0                            | -                               |
| 14        | 32                             | 31-0                            | -                               | -                               |

Table continues on the next page...

Error Injection Module (EIM)

Table 642. Error injection channel descriptor: DATA\_MASK details (continued)

| Channel   | DATA_MASK total width (bits)   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|--------------------------------|---------------------------------|---------------------------------|---------------------------------|
| Channel   | DATA_MASK total width (bits)   | WORD1                           | WORD2                           | WORD3                           |
| 15        | 64                             | 63-32                           | 31-0                            | -                               |
| 16        | 32                             | 31-0                            | -                               | -                               |
| 17        | 64                             | 63-32                           | 31-0                            | -                               |
| 18        | 32                             | 31-0                            | -                               | -                               |
| 19        | 64                             | 63-32                           | 31-0                            | -                               |
| 20        | 32                             | 31-0                            | -                               | -                               |
| 21        | 64                             | 63-32                           | 31-0                            | -                               |
| 22        | 32                             | 31-0                            | -                               | -                               |
| 23        | 64                             | 63-32                           | 31-0                            | -                               |
| 24        | 32                             | 31-0                            | -                               | -                               |
| 25        | 128                            | 127-96                          | 95-64                           | 63-32                           |
| 26        | 64                             | 63-32                           | 31-0                            | -                               |
| 27        | 64                             | 63-32                           | 31-0                            | -                               |
| 28        | 48                             | 47-32                           | 31-0                            | -                               |
| 29        | 16                             | 15-0                            | -                               | -                               |
| 30        | 32                             | 31-0                            | -                               | -                               |
| 31        | 32                             | 31-0                            | -                               | -                               |

Table 643. DATA\_MASK bit: Channel-word mapping

| Channel   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   | Specific bits of DATA_MASK in   |
|-----------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|
|           | WORD4                           | WORD5                           | WORD6                           | WORD7                           | WORD8                           |
| 25        | 31-0                            | -                               | -                               | -                               | -                               |

## 74.16.1 EIM\_PFE5 memory map

EIM\_PFE5 base address: 4405\_9000h

Error Injection Module (EIM)

Error Injection Module (EIM)

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 0h       | Error Injection Module Configuration Register (EIMCR)        |                32 | RW       | 0000_0000h    |
| 4h       | Error Injection Channel Enable register (EICHEN)             |                32 | RW       | 0000_0000h    |
| 104h     | Error Injection Channel Descriptor 0, Word1 (EICHD0_WORD1)   |                32 | RW       | 0000_0000h    |
| 144h     | Error Injection Channel Descriptor 1, Word1 (EICHD1_WORD1)   |                32 | RW       | 0000_0000h    |
| 184h     | Error Injection Channel Descriptor 2, Word1 (EICHD2_WORD1)   |                32 | RW       | 0000_0000h    |
| 1C4h     | Error Injection Channel Descriptor 3, Word1 (EICHD3_WORD1)   |                32 | RW       | 0000_0000h    |
| 204h     | Error Injection Channel Descriptor 4, Word1 (EICHD4_WORD1)   |                32 | RW       | 0000_0000h    |
| 244h     | Error Injection Channel Descriptor 5, Word1 (EICHD5_WORD1)   |                32 | RW       | 0000_0000h    |
| 284h     | Error Injection Channel Descriptor 6, Word1 (EICHD6_WORD1)   |                32 | RW       | 0000_0000h    |
| 2C4h     | Error Injection Channel Descriptor 7, Word1 (EICHD7_WORD1)   |                32 | RW       | 0000_0000h    |
| 300h     | Error Injection Channel Descriptor 8, Word0 (EICHD8_WORD0)   |                32 | RW       | 0000_0000h    |
| 304h     | Error Injection Channel Descriptor 8, Word1 (EICHD8_WORD1)   |                32 | RW       | 0000_0000h    |
| 308h     | Error Injection Channel Descriptor 8, Word2 (EICHD8_WORD2)   |                32 | RW       | 0000_0000h    |
| 340h     | Error Injection Channel Descriptor 9, Word0 (EICHD9_WORD0)   |                32 | RW       | 0000_0000h    |
| 344h     | Error Injection Channel Descriptor 9, Word1 (EICHD9_WORD1)   |                32 | RW       | 0000_0000h    |
| 348h     | Error Injection Channel Descriptor 9, Word2 (EICHD9_WORD2)   |                32 | RW       | 0000_0000h    |
| 380h     | Error Injection Channel Descriptor 10, Word0 (EICHD10_WORD0) |                32 | RW       | 0000_0000h    |
| 384h     | Error Injection Channel Descriptor 10, Word1 (EICHD10_WORD1) |                32 | RW       | 0000_0000h    |
| 388h     | Error Injection Channel Descriptor 10, Word2 (EICHD10_WORD2) |                32 | RW       | 0000_0000h    |
| 3C0h     | Error Injection Channel Descriptor 11, Word0 (EICHD11_WORD0) |                32 | RW       | 0000_0000h    |
| 3C4h     | Error Injection Channel Descriptor 11, Word1 (EICHD11_WORD1) |                32 | RW       | 0000_0000h    |
| 3C8h     | Error Injection Channel Descriptor 11, Word2 (EICHD11_WORD2) |                32 | RW       | 0000_0000h    |
| 400h     | Error Injection Channel Descriptor 12, Word0 (EICHD12_WORD0) |                32 | RW       | 0000_0000h    |
| 404h     | Error Injection Channel Descriptor 12, Word1 (EICHD12_WORD1) |                32 | RW       | 0000_0000h    |
| 408h     | Error Injection Channel Descriptor 12, Word2 (EICHD12_WORD2) |                32 | RW       | 0000_0000h    |
| 440h     | Error Injection Channel Descriptor 13, Word0 (EICHD13_WORD0) |                32 | RW       | 0000_0000h    |
| 444h     | Error Injection Channel Descriptor 13, Word1 (EICHD13_WORD1) |                32 | RW       | 0000_0000h    |
| 448h     | Error Injection Channel Descriptor 13, Word2 (EICHD13_WORD2) |                32 | RW       | 0000_0000h    |
| 480h     | Error Injection Channel Descriptor 14, Word0 (EICHD14_WORD0) |                32 | RW       | 0000_0000h    |
| 484h     | Error Injection Channel Descriptor 14, Word1 (EICHD14_WORD1) |                32 | RW       | 0000_0000h    |
| 4C0h     | Error Injection Channel Descriptor 15, Word0 (EICHD15_WORD0) |                32 | RW       | 0000_0000h    |
| 4C4h     | Error Injection Channel Descriptor 15, Word1 (EICHD15_WORD1) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 4C8h     | Error Injection Channel Descriptor 15, Word2 (EICHD15_WORD2) |                32 | RW       | 0000_0000h    |
| 500h     | Error Injection Channel Descriptor 16, Word0 (EICHD16_WORD0) |                32 | RW       | 0000_0000h    |
| 504h     | Error Injection Channel Descriptor 16, Word1 (EICHD16_WORD1) |                32 | RW       | 0000_0000h    |
| 540h     | Error Injection Channel Descriptor 17, Word0 (EICHD17_WORD0) |                32 | RW       | 0000_0000h    |
| 544h     | Error Injection Channel Descriptor 17, Word1 (EICHD17_WORD1) |                32 | RW       | 0000_0000h    |
| 548h     | Error Injection Channel Descriptor 17, Word2 (EICHD17_WORD2) |                32 | RW       | 0000_0000h    |
| 580h     | Error Injection Channel Descriptor 18, Word0 (EICHD18_WORD0) |                32 | RW       | 0000_0000h    |
| 584h     | Error Injection Channel Descriptor 18, Word1 (EICHD18_WORD1) |                32 | RW       | 0000_0000h    |
| 5C0h     | Error Injection Channel Descriptor 19, Word0 (EICHD19_WORD0) |                32 | RW       | 0000_0000h    |
| 5C4h     | Error Injection Channel Descriptor 19, Word1 (EICHD19_WORD1) |                32 | RW       | 0000_0000h    |
| 5C8h     | Error Injection Channel Descriptor 19, Word2 (EICHD19_WORD2) |                32 | RW       | 0000_0000h    |
| 600h     | Error Injection Channel Descriptor 20, Word0 (EICHD20_WORD0) |                32 | RW       | 0000_0000h    |
| 604h     | Error Injection Channel Descriptor 20, Word1 (EICHD20_WORD1) |                32 | RW       | 0000_0000h    |
| 640h     | Error Injection Channel Descriptor 21, Word0 (EICHD21_WORD0) |                32 | RW       | 0000_0000h    |
| 644h     | Error Injection Channel Descriptor 21, Word1 (EICHD21_WORD1) |                32 | RW       | 0000_0000h    |
| 648h     | Error Injection Channel Descriptor 21, Word2 (EICHD21_WORD2) |                32 | RW       | 0000_0000h    |
| 680h     | Error Injection Channel Descriptor 22, Word0 (EICHD22_WORD0) |                32 | RW       | 0000_0000h    |
| 684h     | Error Injection Channel Descriptor 22, Word1 (EICHD22_WORD1) |                32 | RW       | 0000_0000h    |
| 6C0h     | Error Injection Channel Descriptor 23, Word0 (EICHD23_WORD0) |                32 | RW       | 0000_0000h    |
| 6C4h     | Error Injection Channel Descriptor 23, Word1 (EICHD23_WORD1) |                32 | RW       | 0000_0000h    |
| 6C8h     | Error Injection Channel Descriptor 23, Word2 (EICHD23_WORD2) |                32 | RW       | 0000_0000h    |
| 700h     | Error Injection Channel Descriptor 24, Word0 (EICHD24_WORD0) |                32 | RW       | 0000_0000h    |
| 704h     | Error Injection Channel Descriptor 24, Word1 (EICHD24_WORD1) |                32 | RW       | 0000_0000h    |
| 740h     | Error Injection Channel Descriptor 25, Word0 (EICHD25_WORD0) |                32 | RW       | 0000_0000h    |
| 744h     | Error Injection Channel Descriptor 25, Word1 (EICHD25_WORD1) |                32 | RW       | 0000_0000h    |
| 748h     | Error Injection Channel Descriptor 25, Word2 (EICHD25_WORD2) |                32 | RW       | 0000_0000h    |
| 74Ch     | Error Injection Channel Descriptor 25, Word3 (EICHD25_WORD3) |                32 | RW       | 0000_0000h    |
| 750h     | Error Injection Channel Descriptor 25, Word4 (EICHD25_WORD4) |                32 | RW       | 0000_0000h    |
| 780h     | Error Injection Channel Descriptor 26, Word0 (EICHD26_WORD0) |                32 | RW       | 0000_0000h    |
| 784h     | Error Injection Channel Descriptor 26, Word1 (EICHD26_WORD1) |                32 | RW       | 0000_0000h    |
| 788h     | Error Injection Channel Descriptor 26, Word2 (EICHD26_WORD2) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Error Injection Module (EIM)

Table continued from the previous page...

| Offset   | Register                                                     |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------------|-------------------|----------|---------------|
| 7C0h     | Error Injection Channel Descriptor 27, Word0 (EICHD27_WORD0) |                32 | RW       | 0000_0000h    |
| 7C4h     | Error Injection Channel Descriptor 27, Word1 (EICHD27_WORD1) |                32 | RW       | 0000_0000h    |
| 7C8h     | Error Injection Channel Descriptor 27, Word2 (EICHD27_WORD2) |                32 | RW       | 0000_0000h    |
| 800h     | Error Injection Channel Descriptor 28, Word0 (EICHD28_WORD0) |                32 | RW       | 0000_0000h    |
| 804h     | Error Injection Channel Descriptor 28, Word1 (EICHD28_WORD1) |                32 | RW       | 0000_0000h    |
| 808h     | Error Injection Channel Descriptor 28, Word2 (EICHD28_WORD2) |                32 | RW       | 0000_0000h    |
| 840h     | Error Injection Channel Descriptor 29, Word0 (EICHD29_WORD0) |                32 | RW       | 0000_0000h    |
| 844h     | Error Injection Channel Descriptor 29, Word1 (EICHD29_WORD1) |                32 | RW       | 0000_0000h    |
| 880h     | Error Injection Channel Descriptor 30, Word0 (EICHD30_WORD0) |                32 | RW       | 0000_0000h    |
| 884h     | Error Injection Channel Descriptor 30, Word1 (EICHD30_WORD1) |                32 | RW       | 0000_0000h    |
| 8C0h     | Error Injection Channel Descriptor 31, Word0 (EICHD31_WORD0) |                32 | RW       | 0000_0000h    |
| 8C4h     | Error Injection Channel Descriptor 31, Word1 (EICHD31_WORD1) |                32 | RW       | 0000_0000h    |

## 74.16.2 Error Injection Module Configuration Register (EIMCR)

## Offset

| Register   | Offset   |
|------------|----------|
| EIMCR      | 0h       |

## Function

The EIM Configuration Register is used to globally enable/disable the error injection function.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16    |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|-------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |       |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0     |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | GEIEN |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | GEIEN |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     |

## Fields

| Field   | Function                                                                                                                                                                             |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 -  | Reserved                                                                                                                                                                             |
| 0 GEIEN | Global Error Injection Enable This bit globally enables or disables the error injection function of the EIM. This field is initialized by hardware reset. 0b - Disabled 1b - Enabled |

## 74.16.3 Error Injection Channel Enable register (EICHEN)

## Offset

| Register   | Offset   |
|------------|----------|
| EICHEN     | 4h       |

## Function

Each field of the Error Injection Channel Enable register (EICHEN) is used to enable or disable the corresponding error injection channel.

NOTE

To enable an error injection channel, the Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted.

## Diagram

<!-- image -->

| Bits   | 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        |
|--------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| R W    | EICH0 EN  | EICH1 EN  | EICH2 EN  | EICH3 EN  | EICH4 EN  | EICH5 EN  | EICH6 EN  | EICH7 EN  | EICH8 EN  | EICH9 EN  | EICH1 0EN | EICH1 1EN | EICH1 2EN | EICH1 3EN | EICH1 4EN | EICH1 5EN |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |
| Bits   | 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
| R W    | EICH1 6EN | EICH1 7EN | EICH1 8EN | EICH1 9EN | EICH2 0EN | EICH2 1EN | EICH2 2EN | EICH2 3EN | EICH2 4EN | EICH2 5EN | EICH2 6EN | EICH2 7EN | EICH2 8EN | EICH2 9EN | EICH3 0EN | EICH3 1EN |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         | 0         |

Error Injection Module (EIM)

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 EICH0EN | Error Injection Channel 0 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 0 1b - Error injection is enabled on Error Injection Channel 0 |
| 30 EICH1EN | Error Injection Channel 1 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 1                                                              |
| 29 EICH2EN | Error Injection Channel 2 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 2 1b - Error injection is enabled on Error Injection Channel 2 |
| 28 EICH3EN | Error Injection Channel 3 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                            |

Table continues on the next page...

Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | 0b - Error injection is disabled on Error Injection Channel 3 1b - Error injection is enabled on Error Injection Channel 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| 27 EICH4EN | Error Injection Channel 4 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 4 1b - Error injection is enabled on Error Injection Channel 4 |
| 26 EICH5EN | Error Injection Channel 5 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 5 1b - Error injection is enabled on Error Injection Channel 5 |
| 25 EICH6EN | Error Injection Channel 6 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 6 1b - Error injection is enabled on Error Injection Channel 6 |
| 24 EICH7EN | Error Injection Channel 7 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 7 1b - Error injection is enabled on Error Injection Channel 7                                                                                                                                                                                                           |
| 23 EICH8EN  | Error Injection Channel 8 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 8 1b - Error injection is enabled on Error Injection Channel 8    |
| 22 EICH9EN  | Error Injection Channel 9 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 9 1b - Error injection is enabled on Error Injection Channel 9    |
| 21 EICH10EN | Error Injection Channel 10 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 10 1b - Error injection is enabled on Error Injection Channel 10 |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 20 EICH11EN | Error Injection Channel 11 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 11 1b - Error injection is enabled on Error Injection Channel 11 |
| 19 EICH12EN | Error Injection Channel 12 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 12                                                               |
| 18 EICH13EN | Error Injection Channel 13 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel. 0b - Error injection is disabled on Error Injection Channel 13 1b - Error injection is enabled on Error Injection Channel 13 |
| 17 EICH14EN | Error Injection Channel 14 Enable This field enables the corresponding error injection channel. The Global Error Injection Enable (EIMCR[GEIEN]) field must also be asserted to enable error injection. After error injection is enabled, all subsequent read accesses incur one or more bit inversions as defined in the corresponding EICHD n _WORD registers. Error injection remains in effect until the error injection channel is manually disabled via software. Any write to the corresponding EICHD n _WORD registers clears the corresponding EICHEN[EICH n EN] field, disabling the error injection channel.                                                                                                                              |

Table continues on the next page...