// Seed: 1805213552
module module_0 (
    input wire id_0
    , id_15,
    input wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input wire id_5,
    input tri id_6,
    input supply0 id_7,
    input uwire id_8,
    input tri id_9,
    input tri1 id_10,
    output wor id_11,
    output uwire id_12
    , id_16,
    input tri0 id_13
);
  tri id_17 = id_7 ? ~1'h0 : id_0;
  initial begin : LABEL_0
    id_15 <= 1'h0;
  end
  wire id_18;
  assign id_11 = 1;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input wire id_2,
    input wor id_3,
    input wor id_4,
    input tri0 id_5,
    input tri0 id_6#(.id_28(1)),
    output uwire id_7,
    input tri1 id_8,
    input tri0 id_9,
    output supply1 id_10
    , id_29,
    input wand id_11,
    input wand id_12,
    input supply0 id_13,
    output tri id_14,
    output tri1 id_15,
    output supply1 id_16,
    output wand id_17,
    input tri1 id_18,
    input tri id_19,
    output uwire id_20,
    input wand id_21,
    input uwire id_22,
    input wand id_23,
    output tri1 id_24,
    input tri0 id_25,
    input supply1 id_26
);
  tri  id_30 = id_5;
  wire id_31;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_5,
      id_11,
      id_13,
      id_22,
      id_25,
      id_21,
      id_6,
      id_22,
      id_8,
      id_10,
      id_14,
      id_21
  );
  assign modCall_1.id_0 = 0;
  wire id_32;
endmodule
