#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 19 16:48:41 2018
# Process ID: 21358
# Current directory: /home/2017csb1120/github/Catch_the_Light/Catch_the_Light.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /home/2017csb1120/github/Catch_the_Light/Catch_the_Light.runs/synth_1/main.vds
# Journal file: /home/2017csb1120/github/Catch_the_Light/Catch_the_Light.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21365 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1259.312 ; gain = 79.863 ; free physical = 1330 ; free virtual = 22264
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
INFO: [Synth 8-6157] synthesizing module 'binToBcd' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/binToBcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'binToBcd' (1#1) [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/binToBcd.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'B2' does not match port width (16) of module 'binToBcd' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:54]
INFO: [Synth 8-6157] synthesizing module 'seg7decimal' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/Seg_7_Display.v:21]
INFO: [Synth 8-226] default block is never used [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/Seg_7_Display.v:46]
INFO: [Synth 8-6155] done synthesizing module 'seg7decimal' (2#1) [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/Seg_7_Display.v:21]
WARNING: [Synth 8-689] width (20) of port connection 'x' does not match port width (16) of module 'seg7decimal' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:56]
INFO: [Synth 8-6157] synthesizing module 'SapnaModule' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/sapnamodule.v:4]
INFO: [Synth 8-4471] merging register 'rand_reg[3:0]' into 'rnd_reg[3:0]' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/sapnamodule.v:51]
WARNING: [Synth 8-6014] Unused sequential element rand_reg was removed.  [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/sapnamodule.v:51]
INFO: [Synth 8-6155] done synthesizing module 'SapnaModule' (3#1) [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/sapnamodule.v:4]
INFO: [Synth 8-6157] synthesizing module 'RishabhModule' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/RishabhModule.v:4]
INFO: [Synth 8-6155] done synthesizing module 'RishabhModule' (4#1) [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/RishabhModule.v:4]
INFO: [Synth 8-6155] done synthesizing module 'main' (5#1) [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
WARNING: [Synth 8-3331] design RishabhModule has unconnected port reset1
WARNING: [Synth 8-3331] design RishabhModule has unconnected port clk
WARNING: [Synth 8-3331] design SapnaModule has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1305.938 ; gain = 126.488 ; free physical = 1336 ; free virtual = 22271
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1305.938 ; gain = 126.488 ; free physical = 1337 ; free virtual = 22271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1305.938 ; gain = 126.488 ; free physical = 1337 ; free virtual = 22271
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/2017csb1120/github/Catch_the_Light/Basys3_Master.xdc]
Finished Parsing XDC File [/home/2017csb1120/github/Catch_the_Light/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/2017csb1120/github/Catch_the_Light/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1664.266 ; gain = 0.000 ; free physical = 1088 ; free virtual = 22023
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.266 ; gain = 484.816 ; free physical = 1167 ; free virtual = 22102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.266 ; gain = 484.816 ; free physical = 1167 ; free virtual = 22102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.266 ; gain = 484.816 ; free physical = 1169 ; free virtual = 22103
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'cnt_reg' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/RishabhModule.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'pressed_reg' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'reset_reg' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'flag_reg' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'gameOn_reg' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:102]
WARNING: [Synth 8-327] inferring latch for variable 'score_reg' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'flag2_reg' [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:76]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1664.266 ; gain = 484.816 ; free physical = 1160 ; free virtual = 22095
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 61    
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 122   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module binToBcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 61    
	   2 Input      3 Bit       Adders := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 121   
Module seg7decimal 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module SapnaModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module RishabhModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1664.266 ; gain = 484.816 ; free physical = 1145 ; free virtual = 22083
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1664.266 ; gain = 484.816 ; free physical = 1022 ; free virtual = 21959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1664.266 ; gain = 484.816 ; free physical = 1020 ; free virtual = 21957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_125/O (LUT2)
     1: i_125/I1 (LUT2)
     2: i_49/O (LUT6)
     3: i_49/I5 (LUT6)
     4: i_59/O (LUT6)
     5: i_59/I5 (LUT6)
     6: i_60/O (LUT6)
     7: i_60/I5 (LUT6)
     8: i_142/O (LUT2)
     9: i_142/I1 (LUT2)
    10: i_125/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
Inferred a: "set_disable_timing -from I1 -to O i_125"
Found timing loop:
     0: i_125/O (LUT2)
     1: i_125/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
Found timing loop:
     0: i_125/O (LUT2)
     1: i_125/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
Found timing loop:
     0: i_125/O (LUT2)
     1: i_125/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
Found timing loop:
     0: i_46/O (LUT6)
     1: i_46/I3 (LUT6)
     2: i_128/O (LUT2)
     3: i_128/I1 (LUT2)
     4: i_64/O (LUT2)
     5: i_64/I1 (LUT2)
     6: i_125/O (LUT2)
     7: i_125/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
Inferred a: "set_disable_timing -from I3 -to O i_46"
Found timing loop:
     0: i_49/O (LUT6)
     1: i_49/I5 (LUT6)
     2: i_59/O (LUT6)
     3: i_59/I0 (LUT6)
     4: i_122/O (LUT2)
     5: i_122/I1 (LUT2)
     6: i_45/O (LUT3)
     7: i_45/I2 (LUT3)
     8: i_46/O (LUT6)
     9: i_46/I0 (LUT6)
    10: i_59/O (LUT6)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
Inferred a: "set_disable_timing -from I5 -to O i_49"
Found timing loop:
     0: i_125/O (LUT2)
     1: i_125/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
Found timing loop:
     0: i_59/O (LUT6)
     1: i_59/I0 (LUT6)
     2: i_122/O (LUT2)
     3: i_122/I0 (LUT2)
     4: i_121/O (LUT2)
     5: i_121/I1 (LUT2)
     6: i_56/O (LUT3)
     7: i_56/I1 (LUT3)
     8: i_58/O (LUT6)
     9: i_58/I4 (LUT6)
    10: i_59/O (LUT6)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
Inferred a: "set_disable_timing -from I0 -to O i_59"
Found timing loop:
     0: i_124/O (LUT2)
     1: i_124/I1 (LUT2)
     2: i_48/O (LUT4)
     3: i_48/I2 (LUT4)
     4: i_124/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
Inferred a: "set_disable_timing -from I1 -to O i_124"
Found timing loop:
     0: i_125/O (LUT2)
     1: i_125/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
Found timing loop:
     0: i_128/O (LUT2)
     1: i_128/I1 (LUT2)
     2: i_64/O (LUT2)
     3: i_64/I1 (LUT2)
     4: i_125/O (LUT2)
     5: i_125/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
Inferred a: "set_disable_timing -from I1 -to O i_128"
Found timing loop:
     0: i_59/O (LUT6)
     1: i_59/O (LUT6)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
Found timing loop:
     0: i_46/O (LUT6)
     1: i_46/I0 (LUT6)
     2: i_59/O (LUT6)
     3: i_59/O (LUT6)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
Inferred a: "set_disable_timing -from I0 -to O i_46"
Found timing loop:
     0: i_121/O (LUT2)
     1: i_121/I1 (LUT2)
     2: i_56/O (LUT3)
     3: i_56/I1 (LUT3)
     4: i_58/O (LUT6)
     5: i_58/I4 (LUT6)
     6: i_59/O (LUT6)
     7: i_59/O (LUT6)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
Inferred a: "set_disable_timing -from I1 -to O i_121"
Found timing loop:
     0: i_125/O (LUT2)
     1: i_125/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
Found timing loop:
     0: i_128/O (LUT2)
     1: i_128/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
Found timing loop:
     0: i_125/O (LUT2)
     1: i_125/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
Found timing loop:
     0: i_128/O (LUT2)
     1: i_128/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.srcs/sources_1/new/main.v:24]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1664.266 ; gain = 484.816 ; free physical = 1019 ; free virtual = 21956
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1664.266 ; gain = 484.816 ; free physical = 1020 ; free virtual = 21957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1664.266 ; gain = 484.816 ; free physical = 1020 ; free virtual = 21957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1664.266 ; gain = 484.816 ; free physical = 1020 ; free virtual = 21957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1664.266 ; gain = 484.816 ; free physical = 1020 ; free virtual = 21957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1664.266 ; gain = 484.816 ; free physical = 1020 ; free virtual = 21957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1664.266 ; gain = 484.816 ; free physical = 1020 ; free virtual = 21957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    12|
|3     |LUT1   |     6|
|4     |LUT2   |    44|
|5     |LUT3   |    10|
|6     |LUT4   |    37|
|7     |LUT5   |    10|
|8     |LUT6   |    39|
|9     |FDCE   |    20|
|10    |FDRE   |    16|
|11    |LD     |    39|
|12    |LDC    |     2|
|13    |IBUF   |    19|
|14    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   283|
|2     |  dis    |seg7decimal   |    56|
|3     |  r      |RishabhModule |    76|
|4     |  s      |SapnaModule   |    45|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1664.266 ; gain = 484.816 ; free physical = 1020 ; free virtual = 21957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 18 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1664.266 ; gain = 126.488 ; free physical = 1073 ; free virtual = 22010
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1664.266 ; gain = 484.816 ; free physical = 1073 ; free virtual = 22010
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  LD => LDCE: 39 instances
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 15 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1664.266 ; gain = 484.953 ; free physical = 1071 ; free virtual = 22008
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/2017csb1120/github/Catch_the_Light/Catch_the_Light.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1688.277 ; gain = 0.000 ; free physical = 1072 ; free virtual = 22009
INFO: [Common 17-206] Exiting Vivado at Mon Nov 19 16:49:11 2018...
