{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744927805764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744927805764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 18:10:05 2025 " "Processing started: Thu Apr 17 18:10:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744927805764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927805764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927805764 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744927806264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744927806264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/compile/stopwatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/compile/stopwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stopwatch-stopwatch " "Found design unit 1: stopwatch-stopwatch" {  } { { "../compile/stopwatch.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927814761 ""} { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "../compile/stopwatch.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927814761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/src/sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/src/sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-behavioral " "Found design unit 1: sevenseg-behavioral" {  } { { "../src/sevenseg.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/sevenseg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927814762 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "../src/sevenseg.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/sevenseg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927814762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/src/bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/src/bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_counter-behavioral " "Found design unit 1: BCD_counter-behavioral" {  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927814764 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter " "Found entity 1: BCD_counter" {  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927814764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/compile/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/compile/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-Controller_arch " "Found design unit 1: Controller-Controller_arch" {  } { { "../compile/Controller.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Controller.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927814765 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../compile/Controller.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927814765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/compile/clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/compile/clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Gen-Clock_Gen " "Found design unit 1: Clock_Gen-Clock_Gen" {  } { { "../compile/Clock_Gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Clock_Gen.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927814766 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Gen " "Found entity 1: Clock_Gen" {  } { { "../compile/Clock_Gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Clock_Gen.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927814766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/neros/documents/github/ece441_final/stopwatch/src/clk_div_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /neros/documents/github/ece441_final/stopwatch/src/clk_div_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_gen-behavior " "Found design unit 1: clk_div_gen-behavior" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927814768 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_gen " "Found entity 1: clk_div_gen" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927814768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744927814821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:U1 " "Elaborating entity \"Controller\" for hierarchy \"Controller:U1\"" {  } { { "../compile/stopwatch.vhd" "U1" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744927814823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:U2 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:U2\"" {  } { { "../compile/stopwatch.vhd" "U2" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744927814824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_counter BCD_counter:U6 " "Elaborating entity \"BCD_counter\" for hierarchy \"BCD_counter:U6\"" {  } { { "../compile/stopwatch.vhd" "U6" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744927814826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Gen Clock_Gen:U7 " "Elaborating entity \"Clock_Gen\" for hierarchy \"Clock_Gen:U7\"" {  } { { "../compile/stopwatch.vhd" "U7" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/stopwatch.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744927814827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_gen Clock_Gen:U7\|clk_div_gen:U1 " "Elaborating entity \"clk_div_gen\" for hierarchy \"Clock_Gen:U7\|clk_div_gen:U1\"" {  } { { "../compile/Clock_Gen.vhd" "U1" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/compile/Clock_Gen.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744927814828 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count clk_div_gen.vhd(55) " "VHDL Process Statement warning at clk_div_gen.vhd(55): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744927814829 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count clk_div_gen.vhd(56) " "VHDL Process Statement warning at clk_div_gen.vhd(56): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744927814830 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_clk clk_div_gen.vhd(59) " "VHDL Process Statement warning at clk_div_gen.vhd(59): signal \"out_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744927814830 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_clk clk_div_gen.vhd(51) " "VHDL Process Statement warning at clk_div_gen.vhd(51): inferring latch(es) for signal or variable \"out_clk\", which holds its previous value in one or more paths through the process" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1744927814830 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count clk_div_gen.vhd(51) " "VHDL Process Statement warning at clk_div_gen.vhd(51): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1744927814830 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[0\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[1\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[2\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[3\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[4\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[5\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[6\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[7\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[8\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[9\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[10\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[11\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[12\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[13\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[14\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[15\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[16\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[17\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] clk_div_gen.vhd(51) " "Inferred latch for \"count\[18\]\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_clk clk_div_gen.vhd(51) " "Inferred latch for \"out_clk\" at clk_div_gen.vhd(51)" {  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927814831 "|stopwatch|Clock_Gen:U7|clk_div_gen:U1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_counter:U6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_counter:U6\|Mod0\"" {  } { { "../src/BCD_counter.vhd" "Mod0" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744927815155 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_counter:U6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_counter:U6\|Div0\"" {  } { { "../src/BCD_counter.vhd" "Div0" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744927815155 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_counter:U6\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_counter:U6\|Mod1\"" {  } { { "../src/BCD_counter.vhd" "Mod1" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744927815155 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_counter:U6\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_counter:U6\|Div1\"" {  } { { "../src/BCD_counter.vhd" "Div1" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744927815155 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_counter:U6\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_counter:U6\|Mod2\"" {  } { { "../src/BCD_counter.vhd" "Mod2" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744927815155 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_counter:U6\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_counter:U6\|Div2\"" {  } { { "../src/BCD_counter.vhd" "Div2" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744927815155 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCD_counter:U6\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCD_counter:U6\|Mod3\"" {  } { { "../src/BCD_counter.vhd" "Mod3" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744927815155 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1744927815155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_counter:U6\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BCD_counter:U6\|lpm_divide:Mod0\"" {  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744927815206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_counter:U6\|lpm_divide:Mod0 " "Instantiated megafunction \"BCD_counter:U6\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744927815206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744927815206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744927815206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744927815206 ""}  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744927815206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927815259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927815259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927815274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927815274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927815301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927815301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_counter:U6\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BCD_counter:U6\|lpm_divide:Div0\"" {  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744927815313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_counter:U6\|lpm_divide:Div0 " "Instantiated megafunction \"BCD_counter:U6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744927815313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744927815313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744927815313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744927815313 ""}  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744927815313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/lpm_divide_ibm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927815365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927815365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927815379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927815379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/alt_u_div_mve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927815400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927815400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_counter:U6\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BCD_counter:U6\|lpm_divide:Div1\"" {  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744927815417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_counter:U6\|lpm_divide:Div1 " "Instantiated megafunction \"BCD_counter:U6\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744927815417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744927815417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744927815417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744927815417 ""}  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744927815417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/lpm_divide_lbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927815470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927815470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927815483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927815483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/alt_u_div_sve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927815505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927815505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BCD_counter:U6\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BCD_counter:U6\|lpm_divide:Div2\"" {  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744927815523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCD_counter:U6\|lpm_divide:Div2 " "Instantiated megafunction \"BCD_counter:U6\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744927815523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744927815523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744927815523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744927815523 ""}  } { { "../src/BCD_counter.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/BCD_counter.vhd" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744927815523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/lpm_divide_vcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927815578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927815578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927815590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927815590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744927815616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927815616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744927816512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744927817055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744927817055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1157 " "Implemented 1157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744927817137 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744927817137 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1126 " "Implemented 1126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744927817137 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744927817137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744927817157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 17 18:10:17 2025 " "Processing ended: Thu Apr 17 18:10:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744927817157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744927817157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744927817157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744927817157 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1744927818471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744927818471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 18:10:18 2025 " "Processing started: Thu Apr 17 18:10:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744927818471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1744927818471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Stopwatch -c stopwatch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1744927818471 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1744927818610 ""}
{ "Info" "0" "" "Project  = Stopwatch" {  } {  } 0 0 "Project  = Stopwatch" 0 0 "Fitter" 0 0 1744927818610 ""}
{ "Info" "0" "" "Revision = stopwatch" {  } {  } 0 0 "Revision = stopwatch" 0 0 "Fitter" 0 0 1744927818611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1744927818769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1744927818769 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stopwatch 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"stopwatch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1744927818782 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1744927818831 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1744927818831 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1744927819306 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1744927819330 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1744927819499 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1744927831989 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clock_50~inputCLKENA0 2 global CLKCTRL_G6 " "Clock_50~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1744927832115 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1744927832115 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744927832116 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1744927832130 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744927832130 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744927832131 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1744927832131 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1744927832131 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1744927832132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1744927832132 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1744927832132 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1744927832132 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744927832203 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1744927838212 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stopwatch.sdc " "Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1744927838213 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1744927838213 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U7\|U1\|out_clk~0\|combout " "Node \"U7\|U1\|out_clk~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744927838219 ""} { "Warning" "WSTA_SCC_NODE" "U7\|U1\|out_clk~0\|dataa " "Node \"U7\|U1\|out_clk~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744927838219 ""}  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1744927838219 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1744927838223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1744927838223 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1744927838224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1744927838246 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1744927838387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:23 " "Fitter placement preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744927861317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1744927883045 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1744927886318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744927886318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1744927887778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1744927891931 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1744927891931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1744927893296 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1744927893296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744927893300 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1744927895989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744927896037 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744927896583 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744927896584 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744927897120 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744927902110 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/stopwatch.fit.smsg " "Generated suppressed messages file F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/stopwatch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1744927902550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7265 " "Peak virtual memory: 7265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744927903269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 17 18:11:43 2025 " "Processing ended: Thu Apr 17 18:11:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744927903269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744927903269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:03 " "Total CPU time (on all processors): 00:06:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744927903269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1744927903269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1744927904491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744927904491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 18:11:44 2025 " "Processing started: Thu Apr 17 18:11:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744927904491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1744927904491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Stopwatch -c stopwatch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1744927904491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1744927905391 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1744927912010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744927915608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 17 18:11:55 2025 " "Processing ended: Thu Apr 17 18:11:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744927915608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744927915608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744927915608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1744927915608 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1744927916293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1744927916958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744927916959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 18:11:56 2025 " "Processing started: Thu Apr 17 18:11:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744927916959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1744927916959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Stopwatch -c stopwatch " "Command: quartus_sta Stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1744927916959 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1744927917091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1744927917868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1744927917868 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1744927917915 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1744927917915 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1744927918530 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stopwatch.sdc " "Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1744927918569 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927918569 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Key0 Key0 " "create_clock -period 1.000 -name Key0 Key0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1744927918573 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_50 Clock_50 " "create_clock -period 1.000 -name Clock_50 Clock_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1744927918573 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744927918573 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "U7\|U1\|out_clk~0\|combout " "Node \"U7\|U1\|out_clk~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744927918576 ""} { "Warning" "WSTA_SCC_NODE" "U7\|U1\|out_clk~0\|datab " "Node \"U7\|U1\|out_clk~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744927918576 ""}  } { { "../src/clk_div_gen.vhd" "" { Text "F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/src/clk_div_gen.vhd" 51 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1744927918576 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1744927918579 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744927918580 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1744927918581 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1744927918590 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1744927918614 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744927918614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.551 " "Worst-case setup slack is -3.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.551             -90.971 Key0  " "   -3.551             -90.971 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.447              -4.889 Clock_50  " "   -2.447              -4.889 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927918622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.831 " "Worst-case hold slack is -0.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.831             -11.634 Key0  " "   -0.831             -11.634 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Clock_50  " "    0.430               0.000 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927918626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.067 " "Worst-case recovery slack is -0.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.067              -0.917 Key0  " "   -0.067              -0.917 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927918636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.797 " "Worst-case removal slack is -0.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.797             -11.130 Key0  " "   -0.797             -11.130 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927918638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.398 " "Worst-case minimum pulse width slack is -0.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.398             -11.093 Key0  " "   -0.398             -11.093 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.138 Clock_50  " "   -0.394              -1.138 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927918649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927918649 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744927918661 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1744927918699 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1744927919849 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744927919951 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1744927919960 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744927919960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.577 " "Worst-case setup slack is -3.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.577             -91.062 Key0  " "   -3.577             -91.062 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.270              -4.524 Clock_50  " "   -2.270              -4.524 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927919967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.644 " "Worst-case hold slack is -0.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644              -9.016 Key0  " "   -0.644              -9.016 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 Clock_50  " "    0.350               0.000 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927919972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.261 " "Worst-case recovery slack is -0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.261              -3.626 Key0  " "   -0.261              -3.626 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927919981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.585 " "Worst-case removal slack is -0.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.585              -8.162 Key0  " "   -0.585              -8.162 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927919984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.437 " "Worst-case minimum pulse width slack is -0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437             -11.664 Key0  " "   -0.437             -11.664 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.031 Clock_50  " "   -0.394              -1.031 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927919993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927919993 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1744927920007 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1744927920185 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1744927921185 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744927921286 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1744927921289 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744927921289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.038 " "Worst-case setup slack is -2.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.038              -3.947 Clock_50  " "   -2.038              -3.947 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.558             -38.632 Key0  " "   -1.558             -38.632 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927921290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.599 " "Worst-case hold slack is -0.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.599              -8.386 Key0  " "   -0.599              -8.386 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 Clock_50  " "    0.254               0.000 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927921300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.271 " "Worst-case recovery slack is 0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 Key0  " "    0.271               0.000 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927921304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.508 " "Worst-case removal slack is -0.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.508              -7.098 Key0  " "   -0.508              -7.098 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927921314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.577 " "Worst-case minimum pulse width slack is -0.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.577             -20.144 Key0  " "   -0.577             -20.144 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.279              -0.670 Clock_50  " "   -0.279              -0.670 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927921351 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744927921362 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744927921569 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1744927921572 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744927921572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.863 " "Worst-case setup slack is -1.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.863              -3.639 Clock_50  " "   -1.863              -3.639 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.395             -34.258 Key0  " "   -1.395             -34.258 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927921574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.544 " "Worst-case hold slack is -0.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.544              -7.609 Key0  " "   -0.544              -7.609 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 Clock_50  " "    0.197               0.000 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927921583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.262 " "Worst-case recovery slack is 0.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 Key0  " "    0.262               0.000 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927921587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.463 " "Worst-case removal slack is -0.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.463              -6.468 Key0  " "   -0.463              -6.468 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927921596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.591 " "Worst-case minimum pulse width slack is -0.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.591             -21.392 Key0  " "   -0.591             -21.392 Key0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302              -0.820 Clock_50  " "   -0.302              -0.820 Clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744927921599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744927921599 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744927923239 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744927923247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5251 " "Peak virtual memory: 5251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744927923329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 17 18:12:03 2025 " "Processing ended: Thu Apr 17 18:12:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744927923329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744927923329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744927923329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1744927923329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1744927924500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744927924501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 18:12:04 2025 " "Processing started: Thu Apr 17 18:12:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744927924501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1744927924501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Stopwatch -c stopwatch " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1744927924501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1744927925590 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stopwatch.vho F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/simulation/activehdl/ simulation " "Generated file stopwatch.vho in folder \"F:/Neros/Documents/GitHub/ECE441_final/Stopwatch/synthesis/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1744927925788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744927925839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 17 18:12:05 2025 " "Processing ended: Thu Apr 17 18:12:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744927925839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744927925839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744927925839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1744927925839 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus Prime Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1744927926521 ""}
