5 18 101 6 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (mbit_sel6.1.vcd) 2 -o (mbit_sel6.1.cdd) 2 -v (mbit_sel6.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 mbit_sel6.1.v 1 27 1
2 1 1 0 0 4 1008 0 0 5 1 c
2 2 29 0 0 4 1008 1 0 1 18 0 1 0 0 0 0
2 3 1 0 0 1 1008 0 0 16 1 a
2 4 29 0 0 1 1008 3 0 1 18 0 1 0 0 0 0
2 5 2b 0 0 4 1008 2 4 1 18 0 1 0 0 0 0
2 6 45 7 70008 9 100a 5 0 1 18 0 1 0 0 0 0
2 7 0 8 70007 1 1008 0 0 32 48 4 0
2 8 1 8 80008 4 1008 0 0 5 1 c
2 9 4a 8 6000c 4 1008 7 8 4 18 0 f 0 0 0 0 a
2 10 1 8 20002 0 1410 0 0 4 1 b
2 11 37 8 2000c 4 1a 9 10
1 a 1 3 7000c 1 0 16 1 16 17 0 ffff 0 0 0 0
1 b 2 4 107000c 1 0 3 0 4 17 0 f 0 e 7 0
1 c 3 5 7000c 1 0 4 0 5 17 0 1f 0 1c c 0
4 6 7 7 1 11 0 6
4 11 8 2 6 6 6 6
3 1 main.$u0 "main.$u0" 0 mbit_sel6.1.v 0 25 1
