# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 16:11:47 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:12:02 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:12:02 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:12:02 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:12:02 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:12:02 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:12:02 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:12:02 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:12:02 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:12:02 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:12:02 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:12:02 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:12:02 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:12:02 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 16:12:02 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:12:02 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 16:12:02 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:12:02 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# ** Warning: ./reduction_WDDL.v(46): (vlog-2697) MSB 25 of part-select into 'x' is out of bounds.
# 
# Top level modules:
# 	reduction_WDDL
# End time: 16:12:02 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:12:02 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 16:12:02 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:12:02 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 16:12:02 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:12:02 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 16:12:02 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:12:02 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 16:12:02 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:12:06 on Sep 19,2022, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 16:12:06 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position insertpoint  \
sim:/reduction_WDDL_tb/dut3/naive \
sim:/reduction_WDDL_tb/dut3/reducted \
sim:/reduction_WDDL_tb/dut3/TRUE \
sim:/reduction_WDDL_tb/dut3/reducted_n \
sim:/reduction_WDDL_tb/dut3/x \
sim:/reduction_WDDL_tb/dut3/y \
sim:/reduction_WDDL_tb/dut3/x_n \
sim:/reduction_WDDL_tb/dut3/y_n
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/t-ekarabulut/OneDrive - Microsoft/Caliptra_masked_arith/masked_design/wave_red_WDDL.do}
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:14:24 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:14:24 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:14:24 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:14:24 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:14:24 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:14:24 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:14:24 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:14:24 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:14:24 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:14:24 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:14:24 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:14:24 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:14:24 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 16:14:24 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:14:24 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 16:14:24 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:14:24 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# ** Warning: ./reduction_WDDL.v(46): (vlog-2697) MSB 25 of part-select into 'x' is out of bounds.
# 
# Top level modules:
# 	reduction_WDDL
# End time: 16:14:25 on Sep 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:14:25 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 16:14:25 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:14:25 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 16:14:25 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:14:25 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 16:14:25 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:14:25 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 16:14:25 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:14:28 on Sep 19,2022, Elapsed time: 0:02:22
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 16:14:28 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position insertpoint  \
sim:/reduction_WDDL_tb/dut3/add1/A \
sim:/reduction_WDDL_tb/dut3/add1/B \
sim:/reduction_WDDL_tb/dut3/add1/C \
sim:/reduction_WDDL_tb/dut3/add1/TRUE \
sim:/reduction_WDDL_tb/dut3/add1/C_n \
sim:/reduction_WDDL_tb/dut3/add1/carry \
sim:/reduction_WDDL_tb/dut3/add1/carry_n
add wave -position insertpoint  \
sim:/reduction_WDDL_tb/dut3/add2/A \
sim:/reduction_WDDL_tb/dut3/add2/B \
sim:/reduction_WDDL_tb/dut3/add2/C \
sim:/reduction_WDDL_tb/dut3/add2/TRUE \
sim:/reduction_WDDL_tb/dut3/add2/C_n \
sim:/reduction_WDDL_tb/dut3/add2/carry \
sim:/reduction_WDDL_tb/dut3/add2/carry_n
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/t-ekarabulut/OneDrive - Microsoft/Caliptra_masked_arith/masked_design/wave_red_WDDL.do}
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:15:52 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:15:52 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:15:52 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:15:52 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:15:52 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:15:52 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:15:52 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:15:52 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:15:52 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:15:52 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:15:52 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:15:52 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:15:52 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 16:15:52 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:15:52 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 16:15:52 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:15:52 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# ** Warning: ./reduction_WDDL.v(46): (vlog-2697) MSB 25 of part-select into 'x' is out of bounds.
# 
# Top level modules:
# 	reduction_WDDL
# End time: 16:15:52 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:15:52 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 16:15:53 on Sep 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:15:53 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 16:15:53 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:15:53 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 16:15:53 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:15:53 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 16:15:53 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:15:56 on Sep 19,2022, Elapsed time: 0:01:28
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 16:15:56 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run 100ns
run 100ns
run 100ns
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:12 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:23:13 on Sep 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:23:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:23:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:23:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:23:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:23:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 16:23:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# ** Error (suppressible): ./adder_13_bit_WDDL.v(19): (vlog-2388) 'carry_n' already declared in this scope (adder_13_bit_WDDL) at ./adder_13_bit_WDDL.v(15).
# End time: 16:23:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/21.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./compile.do line 14
# C:/intelFPGA_pro/21.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work "./adder_13_bit_WDDL.v""
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:44 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:23:44 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:44 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:23:44 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:44 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:23:44 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:44 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:23:44 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:44 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:23:44 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:44 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:23:44 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:44 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 16:23:44 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:44 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 16:23:44 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:44 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# ** Warning: ./reduction_WDDL.v(57): (vlog-2697) MSB 25 of part-select into 'x' is out of bounds.
# 
# Top level modules:
# 	reduction_WDDL
# End time: 16:23:44 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:44 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 16:23:44 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:44 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 16:23:44 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:44 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 16:23:44 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:23:44 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 16:23:45 on Sep 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:23:48 on Sep 19,2022, Elapsed time: 0:07:52
# Errors: 1, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 16:23:48 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:24:08 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:24:09 on Sep 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:24:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:24:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:24:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:24:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:24:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:24:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:24:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:24:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:24:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:24:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:24:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 16:24:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:24:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 16:24:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:24:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# ** Warning: ./reduction_WDDL.v(57): (vlog-2697) MSB 25 of part-select into 'x' is out of bounds.
# 
# Top level modules:
# 	reduction_WDDL
# End time: 16:24:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:24:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 16:24:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:24:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 16:24:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:24:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 16:24:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:24:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 16:24:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:24:13 on Sep 19,2022, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 16:24:13 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** UI-Msg: (vish-4014) No objects found matching '/reduction_WDDL_tb/dut3/add1/TRUE'.
# Executing ONERROR command at macro ./wave_red_WDDL.do line 14
# ** UI-Msg: (vish-4014) No objects found matching '/reduction_WDDL_tb/dut3/add2/TRUE'.
# Executing ONERROR command at macro ./wave_red_WDDL.do line 21
run 100ns
run 100ns
add wave -position insertpoint  \
sim:/reduction_WDDL_tb/dut3/add1/u1/i_bit1 \
sim:/reduction_WDDL_tb/dut3/add1/u1/i_bit2 \
sim:/reduction_WDDL_tb/dut3/add1/u1/i_carry \
sim:/reduction_WDDL_tb/dut3/add1/u1/o_sum \
sim:/reduction_WDDL_tb/dut3/add1/u1/o_carry \
sim:/reduction_WDDL_tb/dut3/add1/u1/o_sum_n \
sim:/reduction_WDDL_tb/dut3/add1/u1/o_carry_n \
sim:/reduction_WDDL_tb/dut3/add1/u1/w_WIRE_1 \
sim:/reduction_WDDL_tb/dut3/add1/u1/w_WIRE_2 \
sim:/reduction_WDDL_tb/dut3/add1/u1/w_WIRE_3 \
sim:/reduction_WDDL_tb/dut3/add1/u1/i_bit1_n \
sim:/reduction_WDDL_tb/dut3/add1/u1/i_bit2_n \
sim:/reduction_WDDL_tb/dut3/add1/u1/i_carry_n \
sim:/reduction_WDDL_tb/dut3/add1/u1/w_WIRE_1_n \
sim:/reduction_WDDL_tb/dut3/add1/u1/w_WIRE_2_n \
sim:/reduction_WDDL_tb/dut3/add1/u1/w_WIRE_3_n
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/t-ekarabulut/OneDrive - Microsoft/Caliptra_masked_arith/masked_design/wave_red_WDDL.do}
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:25:47 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:25:47 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:25:47 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:25:47 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:25:47 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:25:47 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:25:47 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:25:47 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:25:47 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:25:47 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:25:47 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:25:47 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:25:47 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 16:25:47 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:25:48 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 16:25:48 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:25:48 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# ** Warning: ./reduction_WDDL.v(57): (vlog-2697) MSB 25 of part-select into 'x' is out of bounds.
# 
# Top level modules:
# 	reduction_WDDL
# End time: 16:25:48 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:25:48 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 16:25:48 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:25:48 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 16:25:48 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:25:48 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 16:25:48 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:25:48 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 16:25:48 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:25:51 on Sep 19,2022, Elapsed time: 0:01:38
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 16:25:51 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:28:01 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:28:01 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:28:01 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:28:01 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:28:01 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:28:01 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:28:01 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:28:01 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:28:01 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:28:01 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:28:01 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:28:01 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:28:01 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 16:28:01 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:28:01 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 16:28:01 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:28:01 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# ** Warning: ./reduction_WDDL.v(57): (vlog-2697) MSB 25 of part-select into 'x' is out of bounds.
# 
# Top level modules:
# 	reduction_WDDL
# End time: 16:28:01 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:28:01 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 16:28:01 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:28:02 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 16:28:02 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:28:02 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 16:28:02 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:28:02 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 16:28:02 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:28:05 on Sep 19,2022, Elapsed time: 0:02:14
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 16:28:05 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:34:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:34:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:34:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:34:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:34:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:34:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:34:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:34:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:34:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:34:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:34:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:34:50 on Sep 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:34:50 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 16:34:50 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:34:50 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 16:34:50 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:34:50 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 16:34:50 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:34:50 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 16:34:50 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:34:50 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 16:34:50 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:34:50 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 16:34:50 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:34:50 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 16:34:50 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:34:54 on Sep 19,2022, Elapsed time: 0:06:49
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 16:34:54 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:31 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:38:31 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:31 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:38:31 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:31 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:38:31 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:31 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:38:31 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:32 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:38:32 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:32 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:38:32 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:32 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# ** Error: ./full_adder_WDDL.v(59): (vlog-2110) Illegal reference to net "o_sum_n".
# ** Error: ./full_adder_WDDL.v(60): (vlog-2110) Illegal reference to net "o_carry_n".
# End time: 16:38:32 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_pro/21.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./compile.do line 13
# C:/intelFPGA_pro/21.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work "./full_adder_WDDL.v""
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:38:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:38:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:38:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:38:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:38:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:38:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 16:38:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 16:38:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 16:38:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 16:38:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 16:38:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 16:38:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:38:49 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 16:38:49 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:38:53 on Sep 19,2022, Elapsed time: 0:03:59
# Errors: 1, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 16:38:53 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position insertpoint  \
sim:/reduction_WDDL_tb/dut3/add1/A \
sim:/reduction_WDDL_tb/dut3/add1/B \
sim:/reduction_WDDL_tb/dut3/add1/C \
sim:/reduction_WDDL_tb/dut3/add1/C_n \
sim:/reduction_WDDL_tb/dut3/add1/carry \
sim:/reduction_WDDL_tb/dut3/add1/carry_n \
{{generate_N_bit_Adder[12]}} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[12]/i}
# ** UI-Msg: (vish-4014) No objects found matching '{generate_N_bit_Adder[12]'.
restart -f
run 200ns
restart -f
add wave -position insertpoint  \
sim:/reduction_WDDL_tb/dut3/add1/A \
sim:/reduction_WDDL_tb/dut3/add1/B \
sim:/reduction_WDDL_tb/dut3/add1/C \
sim:/reduction_WDDL_tb/dut3/add1/C_n \
sim:/reduction_WDDL_tb/dut3/add1/carry \
sim:/reduction_WDDL_tb/dut3/add1/carry_n \
{{generate_N_bit_Adder[0]}} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[0]/i}
# ** UI-Msg: (vish-4014) No objects found matching '{generate_N_bit_Adder[0]'.
run 200ns
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:41:45 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:41:46 on Sep 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:41:46 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:41:46 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:41:46 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:41:46 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:41:46 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:41:46 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:41:46 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:41:46 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:41:46 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:41:46 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:41:46 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 16:41:46 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:41:46 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 16:41:46 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:41:46 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 16:41:46 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:41:46 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 16:41:46 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:41:46 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 16:41:46 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:41:46 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 16:41:46 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:41:46 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 16:41:46 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:41:50 on Sep 19,2022, Elapsed time: 0:02:57
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 16:41:50 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position insertpoint  \
sim:/reduction_WDDL_tb/dut3/add1/A \
sim:/reduction_WDDL_tb/dut3/add1/B \
sim:/reduction_WDDL_tb/dut3/add1/C \
sim:/reduction_WDDL_tb/dut3/add1/C_n \
sim:/reduction_WDDL_tb/dut3/add1/carry \
sim:/reduction_WDDL_tb/dut3/add1/carry_n \
{{generate_N_bit_Adder[0]}} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[0]/i}
# ** UI-Msg: (vish-4014) No objects found matching '{generate_N_bit_Adder[0]'.
run 200ns
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:42:31 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:42:31 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:42:31 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:42:31 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:42:32 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:42:32 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:42:32 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:42:32 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:42:32 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:42:32 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:42:32 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:42:32 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:42:32 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 16:42:32 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:42:32 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 16:42:32 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:42:32 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 16:42:32 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:42:32 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 16:42:32 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:42:32 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 16:42:32 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:42:32 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 16:42:32 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:42:32 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 16:42:32 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:42:36 on Sep 19,2022, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 16:42:36 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run 200ns
restart -f
add wave -position insertpoint  \
sim:/reduction_WDDL_tb/dut3/add1/A \
sim:/reduction_WDDL_tb/dut3/add1/B \
sim:/reduction_WDDL_tb/dut3/add1/C \
sim:/reduction_WDDL_tb/dut3/add1/C_n \
sim:/reduction_WDDL_tb/dut3/add1/carry \
sim:/reduction_WDDL_tb/dut3/add1/carry_n \
{{generate_N_bit_Adder[1]}} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/i}
# ** UI-Msg: (vish-4014) No objects found matching '{generate_N_bit_Adder[1]'.
run 200ns
add wave -position insertpoint  \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/i_bit1} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/i_bit2} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/i_carry} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/o_sum} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/o_carry} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/o_sum_n} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/o_carry_n} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/w_WIRE_1} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/w_WIRE_2} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/w_WIRE_3} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/i_bit1_n} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/i_bit2_n} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/i_carry_n} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/w_WIRE_1_n} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/w_WIRE_2_n} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/w_WIRE_3_n} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/xnor_wire}
restart -f
run 200ns
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:45:29 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:45:29 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:45:29 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:45:29 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:45:29 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:45:29 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:45:29 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:45:29 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:45:29 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:45:29 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:45:29 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:45:29 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:45:29 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 16:45:29 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:45:29 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 16:45:29 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:45:29 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 16:45:29 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:45:30 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 16:45:30 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:45:30 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 16:45:30 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:45:30 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 16:45:30 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:45:30 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 16:45:30 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:45:34 on Sep 19,2022, Elapsed time: 0:02:58
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 16:45:34 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position insertpoint  \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/i_bit1} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/i_bit2} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/i_carry} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/o_sum} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/o_carry} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/o_sum_n} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/o_carry_n} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/w_WIRE_1} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/w_WIRE_2} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/w_WIRE_3} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/i_bit1_n} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/i_bit2_n} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/i_carry_n} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/w_WIRE_1_n} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/w_WIRE_2_n} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/w_WIRE_3_n} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/u2/xnor_wire}
add wave -position insertpoint  \
sim:/reduction_WDDL_tb/dut3/add1/A \
sim:/reduction_WDDL_tb/dut3/add1/B \
sim:/reduction_WDDL_tb/dut3/add1/C \
sim:/reduction_WDDL_tb/dut3/add1/C_n \
sim:/reduction_WDDL_tb/dut3/add1/carry \
sim:/reduction_WDDL_tb/dut3/add1/carry_n \
{{generate_N_bit_Adder[1]}} \
{sim:/reduction_WDDL_tb/dut3/add1/generate_N_bit_Adder[1]/i}
# ** UI-Msg: (vish-4014) No objects found matching '{generate_N_bit_Adder[1]'.
run 200ns
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:48:39 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:48:39 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:48:39 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:48:39 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:48:39 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:48:39 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:48:39 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:48:39 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:48:39 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:48:39 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:48:39 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:48:39 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:48:39 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 16:48:39 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:48:39 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 16:48:39 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:48:39 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 16:48:39 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:48:39 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 16:48:39 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:48:39 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 16:48:39 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:48:39 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 16:48:39 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:48:39 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 16:48:39 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:48:43 on Sep 19,2022, Elapsed time: 0:03:09
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 16:48:43 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run 200ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/t-ekarabulut/OneDrive - Microsoft/Caliptra_masked_arith/masked_design/wave_red_WDDL.do}
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:49:22 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:49:22 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:49:22 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:49:22 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:49:22 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:49:22 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:49:22 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:49:22 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:49:23 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:49:23 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:49:23 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:49:23 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:49:23 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 16:49:23 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:49:23 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 16:49:23 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:49:23 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 16:49:23 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:49:23 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 16:49:23 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:49:23 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 16:49:23 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:49:23 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 16:49:23 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:49:23 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 16:49:23 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:49:27 on Sep 19,2022, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 16:49:27 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:51:38 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:51:38 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:51:38 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:51:38 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:51:38 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:51:38 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:51:38 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:51:38 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:51:38 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:51:38 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:51:38 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:51:38 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:51:38 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 16:51:38 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:51:38 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 16:51:38 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:51:38 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 16:51:38 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:51:38 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 16:51:38 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:51:38 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 16:51:38 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:51:39 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 16:51:39 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:51:39 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 16:51:39 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:51:43 on Sep 19,2022, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 16:51:43 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:52:04 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 16:52:04 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:52:04 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 16:52:05 on Sep 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:52:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 16:52:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:52:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:52:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:52:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:52:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:52:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 16:52:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:52:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 16:52:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:52:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 16:52:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:52:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 16:52:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:52:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 16:52:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:52:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 16:52:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:52:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 16:52:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 16:52:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 16:52:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:52:09 on Sep 19,2022, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 16:52:09 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run 1000ns
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:07:53 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 17:07:53 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:07:53 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 17:07:53 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:07:53 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 17:07:53 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:07:53 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 17:07:54 on Sep 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:07:54 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 17:07:54 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:07:54 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 17:07:54 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:07:54 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 17:07:54 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:07:54 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# ** Error: ./adder_13_bit_WDDL.v(37): (vlog-13161) unexpected '$display'
# End time: 17:07:54 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/21.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./compile.do line 14
# C:/intelFPGA_pro/21.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work "./adder_13_bit_WDDL.v""
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:09:12 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 17:09:12 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:09:12 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 17:09:13 on Sep 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:09:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 17:09:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:09:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 17:09:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:09:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 17:09:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:09:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 17:09:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:09:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 17:09:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:09:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 17:09:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:09:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 17:09:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:09:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 17:09:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:09:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 17:09:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:09:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 17:09:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:09:13 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 17:09:13 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:09:17 on Sep 19,2022, Elapsed time: 0:17:08
# Errors: 1, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 17:09:17 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Break in Module adder_13_bit_WDDL at ./adder_13_bit_WDDL.v line 38
run 200ns
# Break key hit
# Break in Module adder_13_bit_WDDL at ./adder_13_bit_WDDL.v line 38
restart -f




do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:10:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 17:10:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:10:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 17:10:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:10:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 17:10:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:10:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 17:10:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:10:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 17:10:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:10:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 17:10:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:10:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 17:10:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:10:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 17:10:06 on Sep 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:10:06 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 17:10:06 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:10:06 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 17:10:06 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:10:06 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 17:10:06 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:10:06 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 17:10:06 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:10:06 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 17:10:06 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:10:10 on Sep 19,2022, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 17:10:10 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:11:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 17:11:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:11:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 17:11:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:11:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 17:11:05 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:11:05 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 17:11:06 on Sep 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:11:06 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 17:11:06 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:11:06 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 17:11:06 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:11:06 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 17:11:06 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:11:06 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 17:11:06 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:11:06 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 17:11:06 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:11:06 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 17:11:06 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:11:06 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 17:11:06 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:11:06 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 17:11:06 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:11:06 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 17:11:06 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:11:46 on Sep 19,2022, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 17:11:46 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:13:17 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 17:13:18 on Sep 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:13:18 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 17:13:18 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:13:18 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 17:13:18 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:13:18 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 17:13:18 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:13:18 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 17:13:18 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:13:18 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 17:13:18 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:13:18 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 17:13:18 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:13:18 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 17:13:18 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:13:18 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 17:13:18 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:13:18 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 17:13:18 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:13:18 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 17:13:18 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:13:18 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 17:13:18 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:13:18 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 17:13:18 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:13:22 on Sep 19,2022, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 17:13:22 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:15:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 17:15:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:15:10 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 17:15:10 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:15:10 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 17:15:10 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:15:10 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 17:15:10 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:15:10 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 17:15:10 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:15:10 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 17:15:10 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:15:10 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 17:15:10 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:15:10 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 17:15:10 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:15:10 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 17:15:10 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:15:10 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 17:15:10 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:15:10 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 17:15:10 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:15:10 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 17:15:10 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:15:10 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 17:15:10 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:15:14 on Sep 19,2022, Elapsed time: 0:01:52
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 17:15:14 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:15:59 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 17:15:59 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:16:00 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 17:16:00 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:16:00 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 17:16:00 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:16:00 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 17:16:00 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:16:00 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 17:16:00 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:16:00 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 17:16:00 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:16:00 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 17:16:00 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:16:00 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 17:16:00 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:16:00 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 17:16:00 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:16:00 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 17:16:00 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:16:00 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 17:16:00 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:16:00 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 17:16:00 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:16:00 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 17:16:00 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:16:04 on Sep 19,2022, Elapsed time: 0:00:50
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 17:16:04 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:18:14 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 17:18:14 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:18:14 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 17:18:14 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:18:14 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 17:18:14 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:18:14 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 17:18:14 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:18:14 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 17:18:14 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:18:14 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 17:18:14 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:18:14 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 17:18:14 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:18:14 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 17:18:14 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:18:15 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 17:18:15 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:18:15 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 17:18:15 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:18:15 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 17:18:15 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:18:15 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 17:18:15 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:18:15 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 17:18:15 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:18:19 on Sep 19,2022, Elapsed time: 0:02:15
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 17:18:19 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
# error reduction reducted=    0 and reducted_n=    0
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:19:08 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 17:19:08 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:19:08 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 17:19:08 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:19:08 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 17:19:08 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:19:08 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 17:19:09 on Sep 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:19:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 17:19:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:19:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 17:19:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:19:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 17:19:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:19:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 17:19:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:19:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 17:19:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:19:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 17:19:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:19:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 17:19:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:19:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 17:19:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 17:19:09 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 17:19:09 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:19:13 on Sep 19,2022, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 17:19:13 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run 10ms
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:28:11 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 19:28:11 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:28:11 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 19:28:11 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:28:11 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 19:28:11 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:28:11 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:28:11 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:28:11 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 19:28:11 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:28:11 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 19:28:11 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:28:12 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# ** Error: ./full_adder_WDDL.v(10): (vlog-13294) Identifier must be declared with a port mode: i_carry_n.
# End time: 19:28:12 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_pro/21.2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./compile.do line 13
# C:/intelFPGA_pro/21.2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work "./full_adder_WDDL.v""
do compile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:28:59 on Sep 19,2022
# vlog -reportprogress 300 -work work ./xorshift.v 
# -- Compiling module xorshift
# 
# Top level modules:
# 	xorshift
# End time: 19:28:59 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:28:59 on Sep 19,2022
# vlog -reportprogress 300 -work work ./PRNG.v 
# -- Compiling module PRNG
# 
# Top level modules:
# 	PRNG
# End time: 19:28:59 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:28:59 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction.v 
# -- Compiling module reduction
# 
# Top level modules:
# 	reduction
# End time: 19:28:59 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:28:59 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 19:28:59 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:28:59 on Sep 19,2022
# vlog -reportprogress 300 -work work ./multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 19:28:59 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:28:59 on Sep 19,2022
# vlog -reportprogress 300 -work work ./masked_arith.v 
# -- Compiling module masked_arith
# 
# Top level modules:
# 	masked_arith
# End time: 19:28:59 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:28:59 on Sep 19,2022
# vlog -reportprogress 300 -work work ./full_adder_WDDL.v 
# -- Compiling module full_adder_WDDL
# 
# Top level modules:
# 	full_adder_WDDL
# End time: 19:28:59 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:28:59 on Sep 19,2022
# vlog -reportprogress 300 -work work ./adder_13_bit_WDDL.v 
# -- Compiling module adder_13_bit_WDDL
# 
# Top level modules:
# 	adder_13_bit_WDDL
# End time: 19:28:59 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:28:59 on Sep 19,2022
# vlog -reportprogress 300 -work work ./reduction_WDDL.v 
# -- Compiling module reduction_WDDL
# 
# Top level modules:
# 	reduction_WDDL
# End time: 19:28:59 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:28:59 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/PRNG_tb.sv 
# -- Compiling module PRNG_tb
# 
# Top level modules:
# 	PRNG_tb
# End time: 19:28:59 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:29:00 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_tb.sv 
# -- Compiling module reduction_tb
# 
# Top level modules:
# 	reduction_tb
# End time: 19:29:00 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:29:00 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/masked_arith_tb.sv 
# -- Compiling module masked_arith_tb
# 
# Top level modules:
# 	masked_arith_tb
# End time: 19:29:00 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
# Start time: 19:29:00 on Sep 19,2022
# vlog -reportprogress 300 -work work ./tb/reduction_WDDL_tb.sv 
# -- Compiling module reduction_WDDL_tb
# 
# Top level modules:
# 	reduction_WDDL_tb
# End time: 19:29:00 on Sep 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:29:04 on Sep 19,2022, Elapsed time: 2:09:51
# Errors: 1, Warnings: 0
# vsim -l transcript.log -t 1ps -lib work reduction_WDDL_tb 
# Start time: 19:29:04 on Sep 19,2022
# Loading sv_std.std
# Loading work.reduction_WDDL_tb
# Loading work.PRNG
# Loading work.xorshift
# Loading work.reduction
# Loading work.reduction_WDDL
# Loading work.adder_13_bit_WDDL
# Loading work.full_adder_WDDL
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 14:10:42 on Sep 20,2022, Elapsed time: 18:41:38
# Errors: 0, Warnings: 0
