// Seed: 843276460
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic id_3;
endmodule
module module_1 #(
    parameter id_0  = 32'd19,
    parameter id_25 = 32'd89,
    parameter id_27 = 32'd44,
    parameter id_4  = 32'd69,
    parameter id_43 = 32'd38,
    parameter id_46 = 32'd51
) (
    input tri1 _id_0,
    input uwire id_1,
    input tri id_2,
    input tri0 id_3,
    input supply1 _id_4,
    output wor id_5,
    output tri id_6,
    output supply1 id_7,
    output uwire id_8,
    input tri0 id_9,
    input wand id_10,
    output tri1 id_11,
    output tri1 id_12,
    input wor id_13,
    output wire id_14,
    output uwire id_15,
    input tri id_16
    , id_51,
    input supply1 id_17,
    input supply1 id_18,
    output supply1 id_19,
    input wire id_20,
    output wire id_21,
    input supply0 id_22,
    output tri id_23,
    input tri id_24[(  1  ) : id_0],
    input wire _id_25,
    input wand id_26,
    input tri0 _id_27,
    inout wor id_28,
    input supply1 id_29,
    input supply0 id_30,
    input supply0 id_31,
    input uwire id_32,
    output tri0 id_33,
    input wire id_34,
    input uwire id_35,
    input tri0 id_36,
    input wand id_37,
    input uwire id_38,
    input supply1 id_39[id_4 : id_27  -  {  id_43  ,  id_25  &&  id_46  }],
    output tri1 id_40,
    output wor id_41,
    input wand void id_42,
    output tri _id_43,
    output tri1 id_44,
    output supply1 id_45,
    output wire _id_46,
    input tri0 id_47,
    output supply0 id_48,
    input wire id_49
);
  wire id_52;
  assign id_48 = id_26;
  logic id_53;
  ;
  id_54 :
  assert property (@(id_13 ? id_3 : id_54) id_18 * id_4) id_51 <= -1;
  wire [1 : 1] id_55[1 : 1], id_56, id_57;
  wire [-1 : !  -1] id_58;
  module_0 modCall_1 (
      id_52,
      id_57
  );
  logic id_59;
  ;
  id_60(
      -1, id_52 & id_25, 1, id_2
  );
  localparam id_61 = 1;
  assign id_8 = 1;
endmodule
