#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Aug  6 15:59:07 2020
# Process ID: 8342
# Current directory: /home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/r2SDF_FFT_proj/r2SDF_FFT_proj.runs/synth_1
# Command line: vivado -log rTwoSDF.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rTwoSDF.tcl
# Log file: /home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/r2SDF_FFT_proj/r2SDF_FFT_proj.runs/synth_1/rTwoSDF.vds
# Journal file: /home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/r2SDF_FFT_proj/r2SDF_FFT_proj.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source rTwoSDF.tcl -notrace
Command: synth_design -top rTwoSDF -part xc7vx690tffg1927-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8360 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1592.402 ; gain = 166.656 ; free physical = 5944 ; free virtual = 15052
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function split_w does not always return a value [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_pkg/common_pkg.vhd:2111]
INFO: [Synth 8-638] synthesizing module 'rTwoSDF' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDF.vhd:98]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_use_reorder bound to: 1 - type: bool 
	Parameter g_in_dat_w bound to: 8 - type: integer 
	Parameter g_out_dat_w bound to: 14 - type: integer 
	Parameter g_stage_dat_w bound to: 18 - type: integer 
	Parameter g_guard_w bound to: 2 - type: integer 
	Parameter g_nof_points bound to: 512 - type: integer 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_stage_lat bound to: 1 - type: integer 
	Parameter g_weight_lat bound to: 1 - type: integer 
	Parameter g_mult_lat bound to: 4 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_device bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 9 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 9 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter' (1#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 9 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rTwoBF' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBF.vhd:90]
	Parameter g_in_a_zdly bound to: 0 - type: integer 
	Parameter g_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 18 - type: integer 
	Parameter g_depth bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay' (2#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'rTwoBF' (3#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBF.vhd:90]
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized0' (3#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 256 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay' (4#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-638] synthesizing module 'common_pipeline' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 36 - type: integer 
	Parameter g_out_dat_w bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline' (5#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-638] synthesizing module 'common_pipeline_sl' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_out_invert bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: UNSIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 1 - type: integer 
	Parameter g_out_dat_w bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized0' (5#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_pipeline_sl' (6#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage' (7#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 9 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights' (8#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 9 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_complex_mult' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/common_complex_mult.vhd:78]
	Parameter g_sim bound to: 1 - type: bool 
	Parameter g_sim_level bound to: 0 - type: integer 
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_in_a_w bound to: 18 - type: integer 
	Parameter g_in_b_w bound to: 18 - type: integer 
	Parameter g_out_p_w bound to: 37 - type: integer 
	Parameter g_conjugate_b bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 1 - type: integer 
	Parameter g_pipeline_product bound to: 0 - type: integer 
	Parameter g_pipeline_adder bound to: 1 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline_sl__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
	Parameter g_pipeline bound to: 3 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_out_invert bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: UNSIGNED - type: string 
	Parameter g_pipeline bound to: 3 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 1 - type: integer 
	Parameter g_out_dat_w bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized1' (8#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_pipeline_sl__parameterized0' (8#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
INFO: [Synth 8-638] synthesizing module 'tech_complex_mult' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/tech_complex_mult.vhd:55]
	Parameter g_sim bound to: 1 - type: bool 
	Parameter g_sim_level bound to: 0 - type: integer 
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_in_a_w bound to: 18 - type: integer 
	Parameter g_in_b_w bound to: 18 - type: integer 
	Parameter g_out_p_w bound to: 37 - type: integer 
	Parameter g_conjugate_b bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 1 - type: integer 
	Parameter g_pipeline_product bound to: 0 - type: integer 
	Parameter g_pipeline_adder bound to: 1 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_in_a_w bound to: 18 - type: integer 
	Parameter g_in_b_w bound to: 18 - type: integer 
	Parameter g_out_p_w bound to: 37 - type: integer 
	Parameter g_conjugate_b bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 1 - type: integer 
	Parameter g_pipeline_product bound to: 0 - type: integer 
	Parameter g_pipeline_adder bound to: 1 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ip_cmult_rtl_3dsp' declared at '/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:6' bound to instance 'u1' of component 'ip_cmult_rtl_3dsp' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/tech_complex_mult.vhd:98]
INFO: [Synth 8-638] synthesizing module 'ip_cmult_rtl_3dsp' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:33]
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_in_a_w bound to: 18 - type: integer 
	Parameter g_in_b_w bound to: 18 - type: integer 
	Parameter g_out_p_w bound to: 37 - type: integer 
	Parameter g_conjugate_b bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 1 - type: integer 
	Parameter g_pipeline_product bound to: 0 - type: integer 
	Parameter g_pipeline_adder bound to: 1 - type: integer 
	Parameter g_pipeline_output bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element reg_k1_reg was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element reg_k2_reg was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element reg_k3_reg was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'ip_cmult_rtl_3dsp' (9#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'tech_complex_mult' (10#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/tech_complex_mult.vhd:55]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 37 - type: integer 
	Parameter g_out_dat_w bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized2' (10#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_complex_mult' (11#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/common_complex_mult.vhd:78]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 4 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized3' (11#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-638] synthesizing module 'common_pipeline_sl__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
	Parameter g_pipeline bound to: 4 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_out_invert bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: UNSIGNED - type: string 
	Parameter g_pipeline bound to: 4 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 1 - type: integer 
	Parameter g_out_dat_w bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized4' (11#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_pipeline_sl__parameterized1' (11#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline_sl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul' (12#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-638] synthesizing module 'common_requantize' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_lsb_w bound to: 1 - type: integer 
	Parameter g_lsb_round bound to: 1 - type: bool 
	Parameter g_lsb_round_clip bound to: 0 - type: bool 
	Parameter g_msb_clip bound to: 0 - type: bool 
	Parameter g_msb_clip_symmetric bound to: 0 - type: bool 
	Parameter g_gain_w bound to: 0 - type: integer 
	Parameter g_pipeline_remove_lsb bound to: 0 - type: integer 
	Parameter g_pipeline_remove_msb bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_round' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_round bound to: 1 - type: bool 
	Parameter g_round_clip bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized5' (12#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 17 - type: integer 
	Parameter g_out_dat_w bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized6' (12#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_round' (13#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
INFO: [Synth 8-638] synthesizing module 'common_resize' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_clip bound to: 0 - type: bool 
	Parameter g_clip_symmetric bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 17 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 19 - type: integer 
	Parameter g_out_dat_w bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized7' (13#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_resize' (14#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'common_requantize' (15#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized8' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized8' (15#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 8 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 128 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized0' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 8 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 7 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 64 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized1' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 7 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized1' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 6 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 32 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized2' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized2' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 6 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized2' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 5 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 16 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized3' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized3' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 5 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized3' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 4 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 8 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized4' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized4' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 4 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized4' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 1 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 3 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 4 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized5' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized5' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 3 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized5' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 0 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 2 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 2 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized6' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized6' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 2 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-638] synthesizing module 'common_requantize__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_lsb_w bound to: 0 - type: integer 
	Parameter g_lsb_round bound to: 1 - type: bool 
	Parameter g_lsb_round_clip bound to: 0 - type: bool 
	Parameter g_msb_clip bound to: 0 - type: bool 
	Parameter g_msb_clip_symmetric bound to: 0 - type: bool 
	Parameter g_gain_w bound to: 0 - type: integer 
	Parameter g_pipeline_remove_lsb bound to: 0 - type: integer 
	Parameter g_pipeline_remove_msb bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_round__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_round bound to: 1 - type: bool 
	Parameter g_round_clip bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_round__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
INFO: [Synth 8-638] synthesizing module 'common_resize__parameterized0' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_clip bound to: 0 - type: bool 
	Parameter g_clip_symmetric bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_resize__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'common_requantize__parameterized0' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized6' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoSDFStage__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_scale_enable bound to: 0 - type: bool 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_pipeline bound to: 217'b0000000000000000000000000000001000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:69]
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 1 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'rTwoBFStage__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_bf_lat bound to: 1 - type: integer 
	Parameter g_bf_use_zdly bound to: 1 - type: integer 
	Parameter g_bf_in_a_zdly bound to: 0 - type: integer 
	Parameter g_bf_out_d_zdly bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_delay__parameterized8' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_depth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_delay__parameterized8' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_delay.vhd:42]
INFO: [Synth 8-638] synthesizing module 'common_bit_delay__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
	Parameter g_depth bound to: 1 - type: integer 
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'gen_reg.shift_reg_reg' in module 'common_bit_delay__parameterized7' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'common_bit_delay__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_bit_delay.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'rTwoBFStage__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoBFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoWeights__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_lat bound to: 1 - type: integer 
	Parameter g_twiddle_offset bound to: 0 - type: integer 
	Parameter g_stage_offset bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'in_wAdr' ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:46]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:59]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'rTwoWeights__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWeights.vhd:52]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:141]
INFO: [Synth 8-638] synthesizing module 'rTwoWMul__parameterized7' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_use_dsp bound to: yes - type: string 
	Parameter g_variant bound to: 3DSP - type: string 
	Parameter g_stage bound to: 1 - type: integer 
	Parameter g_lat bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rTwoWMul__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoWMul.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDFStage__parameterized7' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDFStage.vhd:50]
INFO: [Synth 8-638] synthesizing module 'rTwoOrder' [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoOrder.vhd:71]
	Parameter g_device bound to: 7SERIES - type: string 
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_nof_points bound to: 512 - type: integer 
	Parameter g_bit_flip bound to: 1 - type: bool 
	Parameter g_nof_chan bound to: 0 - type: integer 
	Parameter g_dat_w bound to: 36 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoOrder.vhd:81]
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized8' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 9 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized8' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
INFO: [Synth 8-638] synthesizing module 'common_counter__parameterized9' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
	Parameter g_latency bound to: 1 - type: integer 
	Parameter g_init bound to: 0 - type: integer 
	Parameter g_width bound to: 0 - type: integer 
	Parameter g_max bound to: 0 - type: integer 
	Parameter g_step_size bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'cnt_max' ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:80]
WARNING: [Synth 8-506] null port 'load' ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:81]
WARNING: [Synth 8-506] null port 'count' ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:82]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:89]
WARNING: [Synth 8-3919] null assignment ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:89]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:90]
WARNING: [Synth 8-3919] null assignment ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:90]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:91]
WARNING: [Synth 8-3919] null assignment ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'common_counter__parameterized9' (16#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_counter/common_counter.vhd:86]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoOrder.vhd:167]
INFO: [Synth 8-638] synthesizing module 'common_paged_ram_r_w' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_r_w.vhd:64]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_str bound to: use_mux - type: string 
	Parameter g_data_w bound to: 36 - type: integer 
	Parameter g_nof_pages bound to: 2 - type: integer 
	Parameter g_page_sz bound to: 512 - type: integer 
	Parameter g_wr_start_page bound to: 0 - type: integer 
	Parameter g_rd_start_page bound to: 1 - type: integer 
	Parameter g_rd_latency bound to: 1 - type: integer 
	Parameter g_bram_size bound to: 18Kb - type: string 
	Parameter g_device bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'common_paged_ram_rw_rw' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_rw_rw.vhd:70]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_str bound to: use_mux - type: string 
	Parameter g_data_w bound to: 36 - type: integer 
	Parameter g_nof_pages bound to: 2 - type: integer 
	Parameter g_page_sz bound to: 512 - type: integer 
	Parameter g_start_page_a bound to: 0 - type: integer 
	Parameter g_start_page_b bound to: 1 - type: integer 
	Parameter g_rd_latency bound to: 1 - type: integer 
	Parameter g_true_dual_port bound to: 0 - type: bool 
	Parameter g_bram_size bound to: 18Kb - type: string 
	Parameter g_device bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'common_paged_ram_crw_crw' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_crw_crw.vhd:83]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_str bound to: use_mux - type: string 
	Parameter g_data_w bound to: 36 - type: integer 
	Parameter g_nof_pages bound to: 2 - type: integer 
	Parameter g_page_sz bound to: 512 - type: integer 
	Parameter g_start_page_a bound to: 0 - type: integer 
	Parameter g_start_page_b bound to: 1 - type: integer 
	Parameter g_bram_size bound to: 18Kb - type: string 
	Parameter g_device bound to: 7SERIES - type: string 
	Parameter g_rd_latency bound to: 1 - type: integer 
	Parameter g_true_dual_port bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'common_ram_crw_crw' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_ram_crw_crw.vhd:58]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_ram bound to: 125'b00000000000000000000000000000010000000000000000000000000001001000000000000000000000000010010000000000000000000000010000000000 
	Parameter g_init_file bound to: UNUSED - type: string 
	Parameter g_true_dual_port bound to: 0 - type: bool 
	Parameter g_bram_size bound to: 18Kb - type: string 
	Parameter g_device bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'tech_memory_ram_cr_cw' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/tech_memory_ram_cr_cw.vhd:57]
	Parameter g_technology bound to: 0 - type: integer 
	Parameter g_adr_w bound to: 9 - type: integer 
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_nof_words bound to: 512 - type: integer 
	Parameter g_bram_size bound to: 18Kb - type: string 
	Parameter g_rd_latency bound to: 2 - type: integer 
	Parameter g_init_file bound to: UNUSED - type: string 
	Parameter g_device bound to: 7SERIES - type: string 
	Parameter g_adr_w bound to: 9 - type: integer 
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_bram_size bound to: 18Kb - type: string 
	Parameter g_rd_latency bound to: 2 - type: integer 
	Parameter g_init_file bound to: UNUSED - type: string 
	Parameter g_device bound to: 7SERIES - type: string 
INFO: [Synth 8-3491] module 'ip_xilinx_ram_cr_cw' declared at '/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/ip_xilinx_ram_cr_cw.vhd:9' bound to instance 'u1' of component 'ip_xilinx_ram_cr_cw' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/tech_memory_ram_cr_cw.vhd:61]
INFO: [Synth 8-638] synthesizing module 'ip_xilinx_ram_cr_cw' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/ip_xilinx_ram_cr_cw.vhd:32]
	Parameter g_adr_w bound to: 9 - type: integer 
	Parameter g_dat_w bound to: 36 - type: integer 
	Parameter g_bram_size bound to: 18Kb - type: string 
	Parameter g_rd_latency bound to: 2 - type: integer 
	Parameter g_init_file bound to: UNUSED - type: string 
	Parameter g_device bound to: 7SERIES - type: string 
	Parameter BRAM_SIZE bound to: 18Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH bound to: 36 - type: integer 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_SDP_MACRO' declared at '/opt/Vivado/2019.1/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd:38' bound to instance 'sdp_ram_comp' of component 'BRAM_SDP_MACRO' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/ip_xilinx_ram_cr_cw.vhd:91]
INFO: [Synth 8-638] synthesizing module 'unimacro_BRAM_SDP_MACRO' [/opt/Vivado/2019.1/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd:217]
	Parameter BRAM_SIZE bound to: 18Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH bound to: 36 - type: integer 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH bound to: 36 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 20'b00000000000000000000 
	Parameter INIT_B bound to: 20'b00000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: SDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 20'b00000000000000000000 
	Parameter SRVAL_B bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram18sd_bl3' to cell 'RAMB18E1' [/opt/Vivado/2019.1/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd:2730]
INFO: [Synth 8-256] done synthesizing module 'unimacro_BRAM_SDP_MACRO' (17#1) [/opt/Vivado/2019.1/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'ip_xilinx_ram_cr_cw' (18#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/ip_xilinx_ram_cr_cw.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'tech_memory_ram_cr_cw' (19#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/tech_memory_ram_cr_cw.vhd:57]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized9' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 36 - type: integer 
	Parameter g_out_dat_w bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized9' (19#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized10' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 1 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 1 - type: integer 
	Parameter g_out_dat_w bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized10' (19#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
WARNING: [Synth 8-3848] Net ram_rd_dat_a in module/entity common_ram_crw_crw does not have driver. [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_ram_crw_crw.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'common_ram_crw_crw' (20#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_ram_crw_crw.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element page_ofs_a_reg was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_crw_crw.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element page_ofs_b_reg was removed.  [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_crw_crw.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'common_paged_ram_crw_crw' (21#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_crw_crw.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'common_paged_ram_rw_rw' (22#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_rw_rw.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'common_paged_ram_r_w' (23#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_ram/common_paged_ram_r_w.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'rTwoOrder' (24#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoOrder.vhd:71]
INFO: [Synth 8-638] synthesizing module 'common_requantize__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_lsb_w bound to: 4 - type: integer 
	Parameter g_lsb_round bound to: 1 - type: bool 
	Parameter g_lsb_round_clip bound to: 0 - type: bool 
	Parameter g_msb_clip bound to: 0 - type: bool 
	Parameter g_msb_clip_symmetric bound to: 0 - type: bool 
	Parameter g_gain_w bound to: 0 - type: integer 
	Parameter g_pipeline_remove_lsb bound to: 0 - type: integer 
	Parameter g_pipeline_remove_msb bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_round__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_round bound to: 1 - type: bool 
	Parameter g_round_clip bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 18 - type: integer 
	Parameter g_out_dat_w bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized11' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 14 - type: integer 
	Parameter g_out_dat_w bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized11' (24#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_round__parameterized1' (24#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_round.vhd:57]
INFO: [Synth 8-638] synthesizing module 'common_resize__parameterized1' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_clip bound to: 0 - type: bool 
	Parameter g_clip_symmetric bound to: 0 - type: bool 
	Parameter g_pipeline_input bound to: 0 - type: integer 
	Parameter g_pipeline_output bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 14 - type: integer 
	Parameter g_out_dat_w bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'common_pipeline__parameterized12' [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
	Parameter g_representation bound to: SIGNED - type: string 
	Parameter g_pipeline bound to: 0 - type: integer 
	Parameter g_reset_value bound to: 0 - type: integer 
	Parameter g_in_dat_w bound to: 15 - type: integer 
	Parameter g_out_dat_w bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'common_pipeline__parameterized12' (24#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/common_components/common_pipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'common_resize__parameterized1' (24#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_resize.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'common_requantize__parameterized1' (24#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_requantize/common_requantize.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rTwoSDF' (25#1) [/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/rTwoSDF.vhd:98]
WARNING: [Synth 8-3331] design ip_xilinx_ram_cr_cw has unconnected port wrclocken
WARNING: [Synth 8-3331] design common_pipeline__parameterized9 has unconnected port rst
WARNING: [Synth 8-3331] design common_pipeline__parameterized9 has unconnected port clk
WARNING: [Synth 8-3331] design common_pipeline__parameterized9 has unconnected port clken
WARNING: [Synth 8-3331] design common_pipeline__parameterized9 has unconnected port in_clr
WARNING: [Synth 8-3331] design common_pipeline__parameterized9 has unconnected port in_en
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port rst_a
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port rst_b
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_en_b
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[35]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[34]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[33]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[32]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[31]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[30]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[29]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[28]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[27]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[26]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[25]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[24]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[23]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[22]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[21]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[20]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[19]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[18]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[17]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[16]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[15]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[14]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[13]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[12]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[11]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[10]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[9]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[8]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[7]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[6]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[5]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[4]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[3]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[2]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[1]
WARNING: [Synth 8-3331] design common_ram_crw_crw has unconnected port wr_dat_b[0]
WARNING: [Synth 8-3331] design common_counter__parameterized9 has unconnected port rst
WARNING: [Synth 8-3331] design common_counter__parameterized9 has unconnected port clk
WARNING: [Synth 8-3331] design common_counter__parameterized9 has unconnected port clken
WARNING: [Synth 8-3331] design common_counter__parameterized9 has unconnected port cnt_clr
WARNING: [Synth 8-3331] design common_counter__parameterized9 has unconnected port cnt_ld
WARNING: [Synth 8-3331] design common_counter__parameterized9 has unconnected port cnt_en
WARNING: [Synth 8-3331] design common_pipeline__parameterized7 has unconnected port rst
WARNING: [Synth 8-3331] design common_pipeline__parameterized7 has unconnected port clk
WARNING: [Synth 8-3331] design common_pipeline__parameterized7 has unconnected port clken
WARNING: [Synth 8-3331] design common_pipeline__parameterized7 has unconnected port in_clr
WARNING: [Synth 8-3331] design common_pipeline__parameterized7 has unconnected port in_en
WARNING: [Synth 8-3331] design common_pipeline__parameterized5 has unconnected port rst
WARNING: [Synth 8-3331] design common_pipeline__parameterized5 has unconnected port clk
WARNING: [Synth 8-3331] design common_pipeline__parameterized5 has unconnected port clken
WARNING: [Synth 8-3331] design common_pipeline__parameterized5 has unconnected port in_clr
WARNING: [Synth 8-3331] design common_pipeline__parameterized5 has unconnected port in_en
WARNING: [Synth 8-3331] design common_pipeline__parameterized2 has unconnected port rst
WARNING: [Synth 8-3331] design common_pipeline__parameterized2 has unconnected port clk
WARNING: [Synth 8-3331] design common_pipeline__parameterized2 has unconnected port clken
WARNING: [Synth 8-3331] design common_pipeline__parameterized2 has unconnected port in_clr
WARNING: [Synth 8-3331] design common_pipeline__parameterized2 has unconnected port in_en
WARNING: [Synth 8-3331] design common_delay has unconnected port clk
WARNING: [Synth 8-3331] design common_delay has unconnected port in_val
WARNING: [Synth 8-3331] design common_pipeline__parameterized6 has unconnected port rst
WARNING: [Synth 8-3331] design common_pipeline__parameterized6 has unconnected port clk
WARNING: [Synth 8-3331] design common_pipeline__parameterized6 has unconnected port clken
WARNING: [Synth 8-3331] design common_pipeline__parameterized6 has unconnected port in_clr
WARNING: [Synth 8-3331] design common_pipeline__parameterized6 has unconnected port in_en
WARNING: [Synth 8-3331] design common_pipeline__parameterized12 has unconnected port rst
WARNING: [Synth 8-3331] design common_pipeline__parameterized12 has unconnected port clk
WARNING: [Synth 8-3331] design common_pipeline__parameterized12 has unconnected port clken
WARNING: [Synth 8-3331] design common_pipeline__parameterized12 has unconnected port in_clr
WARNING: [Synth 8-3331] design common_pipeline__parameterized12 has unconnected port in_en
WARNING: [Synth 8-3331] design common_pipeline__parameterized11 has unconnected port rst
WARNING: [Synth 8-3331] design common_pipeline__parameterized11 has unconnected port clk
WARNING: [Synth 8-3331] design common_pipeline__parameterized11 has unconnected port clken
WARNING: [Synth 8-3331] design common_pipeline__parameterized11 has unconnected port in_clr
WARNING: [Synth 8-3331] design common_pipeline__parameterized11 has unconnected port in_en
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1760.293 ; gain = 334.547 ; free physical = 5835 ; free virtual = 14948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1778.105 ; gain = 352.359 ; free physical = 5872 ; free virtual = 14986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-2
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1786.109 ; gain = 360.363 ; free physical = 5870 ; free virtual = 14984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2045.000 ; gain = 619.254 ; free physical = 5420 ; free virtual = 14621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 50    
	   3 Input     18 Bit       Adders := 18    
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	              257 Bit    Registers := 2     
	              129 Bit    Registers := 2     
	               65 Bit    Registers := 2     
	               37 Bit    Registers := 18    
	               36 Bit    Registers := 520   
	               33 Bit    Registers := 2     
	               18 Bit    Registers := 153   
	               17 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 136   
+---ROMs : 
	                              ROMs := 16    
+---Muxes : 
	   2 Input    257 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 6     
	   2 Input    129 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 6     
	   2 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     36 Bit        Muxes := 11    
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 144   
	   2 Input     17 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 132   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module common_round__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module common_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoBF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_delay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 256   
Module common_bit_delay 
Detailed RTL Component Info : 
+---Registers : 
	              257 Bit    Registers := 1     
+---Muxes : 
	   2 Input    257 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 3     
Module common_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rTwoWeights 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module common_pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_pipeline__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ip_cmult_rtl_3dsp 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	               18 Bit    Registers := 3     
Module rTwoWMul 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module common_pipeline__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module common_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module common_delay__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 128   
Module common_bit_delay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              129 Bit    Registers := 1     
+---Muxes : 
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
Module rTwoWeights__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module rTwoWMul__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module common_delay__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 64    
Module common_bit_delay__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
Module rTwoWeights__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module rTwoWMul__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module common_delay__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 32    
Module common_bit_delay__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
Module rTwoWeights__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module rTwoWMul__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module common_delay__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 16    
Module common_bit_delay__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
Module rTwoWeights__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module rTwoWMul__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module common_delay__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 8     
Module common_bit_delay__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
Module rTwoWeights__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module rTwoWMul__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_counter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module common_delay__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 4     
Module common_bit_delay__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module rTwoWeights__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module rTwoWMul__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_counter__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module common_delay__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
Module common_bit_delay__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module rTwoWeights__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module rTwoWMul__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_counter__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module common_delay__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module common_bit_delay__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module rTwoWeights__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
Module rTwoWMul__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module common_counter__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module common_pipeline__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module common_paged_ram_crw_crw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module rTwoOrder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:107]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:106]
DSP Report: Generating DSP nxt_k1, operation Mode is: (D'+A2)*B2.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-(D'+A2)*B2)'.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k3 is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k30 is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (C+(D'-A2)*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k2 is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k20 is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:107]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:106]
DSP Report: Generating DSP nxt_k1, operation Mode is: (D'+A2)*B2.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-(D'+A2)*B2)'.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k3 is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k30 is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (C+(D'-A2)*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k2 is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k20 is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:107]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:106]
DSP Report: Generating DSP nxt_k1, operation Mode is: (D'+A2)*B2.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-(D'+A2)*B2)'.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k3 is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k30 is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (C+(D'-A2)*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k2 is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k20 is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:107]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:106]
DSP Report: Generating DSP nxt_k1, operation Mode is: (D'+A2)*B2.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-(D'+A2)*B2)'.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k3 is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k30 is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (C+(D'-A2)*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k2 is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k20 is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:107]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:106]
DSP Report: Generating DSP nxt_k1, operation Mode is: (D'+A2)*B2.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-(D'+A2)*B2)'.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k3 is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k30 is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (C+(D'-A2)*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k2 is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k20 is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:107]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:106]
DSP Report: Generating DSP nxt_k1, operation Mode is: (D'+A2)*B2.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-(D'+A2)*B2)'.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k3 is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k30 is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (C+(D'-A2)*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k2 is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k20 is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:107]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:106]
DSP Report: Generating DSP nxt_k1, operation Mode is: (D'+A2)*B2.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-(D'+A2)*B2)'.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k3 is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k30 is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (C+(D'-A2)*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k2 is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k20 is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:107]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:106]
DSP Report: Generating DSP nxt_k1, operation Mode is: (D'+A2)*B2.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-(D'+A2)*B2)'.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k3 is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k30 is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (C+(D'-A2)*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k2 is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k20 is absorbed into DSP reg_sum_im_reg.
INFO: [Synth 8-4471] merging register 'reg_ai_reg[17:0]' into 'reg_ai_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:107]
INFO: [Synth 8-4471] merging register 'reg_bi_reg[17:0]' into 'reg_bi_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:109]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_br_reg[17:0]' into 'reg_br_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:108]
INFO: [Synth 8-4471] merging register 'reg_ar_reg[17:0]' into 'reg_ar_reg[17:0]' [/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_multiplier/ip_cmult_rtl_3dsp.vhd:106]
DSP Report: Generating DSP nxt_k1, operation Mode is: (D'+A2)*B2.
DSP Report: register reg_ai_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_br_reg is absorbed into DSP nxt_k1.
DSP Report: register reg_ar_reg is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k1 is absorbed into DSP nxt_k1.
DSP Report: operator nxt_k10 is absorbed into DSP nxt_k1.
DSP Report: Generating DSP reg_sum_re_reg, operation Mode is: (PCIN-(D'+A2)*B2)'.
DSP Report: register reg_ai_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: register reg_sum_re_reg is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_sum_re is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k3 is absorbed into DSP reg_sum_re_reg.
DSP Report: operator nxt_k30 is absorbed into DSP reg_sum_re_reg.
DSP Report: Generating DSP reg_sum_im_reg, operation Mode is: (C+(D'-A2)*B2)'.
DSP Report: register reg_bi_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_br_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_ar_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: register reg_sum_im_reg is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_sum_im is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k2 is absorbed into DSP reg_sum_im_reg.
DSP Report: operator nxt_k20 is absorbed into DSP reg_sum_im_reg.
WARNING: [Synth 8-3331] design common_requantize has unconnected port clk
WARNING: [Synth 8-3331] design common_requantize has unconnected port clken
WARNING: [Synth 8-3331] design common_requantize__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design common_requantize__parameterized1 has unconnected port clken
INFO: [Synth 8-3886] merging instance 'gen_fft[9].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[9].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[9].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[9].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[8].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[8].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[8].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[8].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[7].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[7].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[7].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[7].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[6].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[6].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[6].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[6].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[5].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[5].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[5].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[5].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[4].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[4].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[4].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[4].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[3].u_stage/u_im_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[3].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][16]' (FDE) to 'gen_fft[3].u_stage/u_re_lat/gen_pipe_n.out_dat_p_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[0]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[1]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[2]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[3]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[4]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[5]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[6]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[7]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[8]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[9]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[10]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[11]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[12]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[13]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[14]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[15]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[16]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_im_reg[17]' (FDR) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[17]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[0]' (FDS) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[1]' (FDS) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[2]' (FDS) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[3]' (FDS) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[4]' (FDS) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[5]' (FDS) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[6]' (FDS) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[7]' (FDS) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[8]' (FDS) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[9]' (FDS) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[10]' (FDS) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[11]' (FDS) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[12]' (FDS) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[13]' (FDS) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[14]' (FDS) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3886] merging instance 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[15]' (FDS) to 'gen_fft[1].u_stage/u_weights/gen_reg.weight_re_reg[16]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gen_fft[1].u_stage /\u_weights/gen_reg.weight_re_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_fft[1].u_stage /\u_weights/gen_reg.weight_re_reg[17] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 2061.016 ; gain = 635.270 ; free physical = 5390 ; free virtual = 14609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+---------------------------------+---------------+----------------+
|Module Name  | RTL Object                      | Depth x Width | Implemented As | 
+-------------+---------------------------------+---------------+----------------+
|rTwoWeights  | wMap[0,9]                       | 2048x10       | LUT            | 
|rTwoWeights  | wMap[0,8]                       | 2048x9        | LUT            | 
|rTwoWeights  | wMap[0,7]                       | 2048x8        | LUT            | 
|rTwoWeights  | wMap[0,6]                       | 2048x7        | LUT            | 
|rTwoWeights  | wMap[0,5]                       | 2048x6        | LUT            | 
|rTwoWeights  | wMap[0,4]                       | 2048x5        | LUT            | 
|rTwoWeights  | wMap[0,3]                       | 2048x4        | LUT            | 
|rTwoWeights  | wMap[0,2]                       | 2048x3        | LUT            | 
|rTwoWeights  | wMap[0,9]                       | 2048x10       | LUT            | 
|rTwoWeights  | gen_reg.weight_re_reg           | 4096x18       | Block RAM      | 
|rTwoWeights  | gen_reg.weight_im_reg           | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/wMap[0,8]             | 2048x9        | LUT            | 
|rTwoSDFStage | u_weights/gen_reg.weight_re_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/gen_reg.weight_im_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/wMap[0,7]             | 2048x8        | LUT            | 
|rTwoSDFStage | u_weights/gen_reg.weight_re_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/gen_reg.weight_im_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/wMap[0,6]             | 2048x7        | LUT            | 
|rTwoSDFStage | u_weights/gen_reg.weight_re_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/gen_reg.weight_im_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/wMap[0,5]             | 2048x6        | LUT            | 
|rTwoSDFStage | u_weights/gen_reg.weight_re_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/gen_reg.weight_im_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/wMap[0,4]             | 2048x5        | LUT            | 
|rTwoSDFStage | u_weights/gen_reg.weight_re_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/gen_reg.weight_im_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/wMap[0,3]             | 2048x4        | LUT            | 
|rTwoSDFStage | u_weights/gen_reg.weight_re_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/gen_reg.weight_im_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/wMap[0,2]             | 2048x3        | LUT            | 
|rTwoSDFStage | u_weights/gen_reg.weight_re_reg | 4096x18       | Block RAM      | 
|rTwoSDFStage | u_weights/gen_reg.weight_im_reg | 4096x18       | Block RAM      | 
+-------------+---------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ip_cmult_rtl_3dsp | (D'+A2)*B2         | 18     | 18     | -      | 18     | 37     | 1    | 1    | -    | 1    | 0     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN-(D'+A2)*B2)' | 18     | 18     | -      | 18     | 38     | 1    | 1    | -    | 1    | 0     | 0    | 1    | 
|ip_cmult_rtl_3dsp | (C+(D'-A2)*B2)'    | 18     | 18     | 37     | 18     | 38     | 1    | 1    | 0    | 1    | 0     | 0    | 1    | 
|ip_cmult_rtl_3dsp | (D'+A2)*B2         | 18     | 18     | -      | 18     | 37     | 1    | 1    | -    | 1    | 0     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN-(D'+A2)*B2)' | 18     | 18     | -      | 18     | 38     | 1    | 1    | -    | 1    | 0     | 0    | 1    | 
|ip_cmult_rtl_3dsp | (C+(D'-A2)*B2)'    | 18     | 18     | 37     | 18     | 38     | 1    | 1    | 0    | 1    | 0     | 0    | 1    | 
|ip_cmult_rtl_3dsp | (D'+A2)*B2         | 18     | 18     | -      | 18     | 37     | 1    | 1    | -    | 1    | 0     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN-(D'+A2)*B2)' | 18     | 18     | -      | 18     | 38     | 1    | 1    | -    | 1    | 0     | 0    | 1    | 
|ip_cmult_rtl_3dsp | (C+(D'-A2)*B2)'    | 18     | 18     | 37     | 18     | 38     | 1    | 1    | 0    | 1    | 0     | 0    | 1    | 
|ip_cmult_rtl_3dsp | (D'+A2)*B2         | 18     | 18     | -      | 18     | 37     | 1    | 1    | -    | 1    | 0     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN-(D'+A2)*B2)' | 18     | 18     | -      | 18     | 38     | 1    | 1    | -    | 1    | 0     | 0    | 1    | 
|ip_cmult_rtl_3dsp | (C+(D'-A2)*B2)'    | 18     | 18     | 37     | 18     | 38     | 1    | 1    | 0    | 1    | 0     | 0    | 1    | 
|ip_cmult_rtl_3dsp | (D'+A2)*B2         | 18     | 18     | -      | 18     | 37     | 1    | 1    | -    | 1    | 0     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN-(D'+A2)*B2)' | 18     | 18     | -      | 18     | 38     | 1    | 1    | -    | 1    | 0     | 0    | 1    | 
|ip_cmult_rtl_3dsp | (C+(D'-A2)*B2)'    | 18     | 18     | 37     | 18     | 38     | 1    | 1    | 0    | 1    | 0     | 0    | 1    | 
|ip_cmult_rtl_3dsp | (D'+A2)*B2         | 18     | 18     | -      | 18     | 37     | 1    | 1    | -    | 1    | 0     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN-(D'+A2)*B2)' | 18     | 18     | -      | 18     | 38     | 1    | 1    | -    | 1    | 0     | 0    | 1    | 
|ip_cmult_rtl_3dsp | (C+(D'-A2)*B2)'    | 18     | 18     | 37     | 18     | 38     | 1    | 1    | 0    | 1    | 0     | 0    | 1    | 
|ip_cmult_rtl_3dsp | (D'+A2)*B2         | 18     | 18     | -      | 18     | 37     | 1    | 1    | -    | 1    | 0     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN-(D'+A2)*B2)' | 18     | 18     | -      | 18     | 38     | 1    | 1    | -    | 1    | 0     | 0    | 1    | 
|ip_cmult_rtl_3dsp | (C+(D'-A2)*B2)'    | 18     | 18     | 37     | 18     | 38     | 1    | 1    | 0    | 1    | 0     | 0    | 1    | 
|ip_cmult_rtl_3dsp | (D'+A2)*B2         | 18     | 18     | -      | 18     | 37     | 1    | 1    | -    | 1    | 0     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN-(D'+A2)*B2)' | 18     | 18     | -      | 18     | 38     | 1    | 1    | -    | 1    | 0     | 0    | 1    | 
|ip_cmult_rtl_3dsp | (C+(D'-A2)*B2)'    | 18     | 18     | 37     | 18     | 38     | 1    | 1    | 0    | 1    | 0     | 0    | 1    | 
|ip_cmult_rtl_3dsp | (D'+A2)*B2         | 18     | 18     | -      | 18     | 37     | 1    | 1    | -    | 1    | 0     | 0    | 0    | 
|ip_cmult_rtl_3dsp | (PCIN-(D'+A2)*B2)' | 18     | 18     | -      | 18     | 38     | 1    | 1    | -    | 1    | 0     | 0    | 1    | 
|ip_cmult_rtl_3dsp | (C+(D'-A2)*B2)'    | 18     | 18     | 37     | 18     | 38     | 1    | 1    | 0    | 1    | 0     | 0    | 1    | 
+------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance gen_fft[9].u_stage/i_0/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[9].u_stage/i_0/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[9].u_stage/i_1/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[9].u_stage/i_1/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[8].u_stage/i_0/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[8].u_stage/i_0/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[8].u_stage/i_1/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[8].u_stage/i_1/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[7].u_stage/i_0/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[7].u_stage/i_0/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[7].u_stage/i_1/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[7].u_stage/i_1/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[6].u_stage/i_0/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[6].u_stage/i_0/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[6].u_stage/i_1/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[6].u_stage/i_1/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[5].u_stage/i_0/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[5].u_stage/i_0/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[5].u_stage/i_1/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[5].u_stage/i_1/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[4].u_stage/i_0/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[4].u_stage/i_0/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[4].u_stage/i_1/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[4].u_stage/i_1/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[3].u_stage/i_0/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[3].u_stage/i_0/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[3].u_stage/i_1/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[3].u_stage/i_1/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[2].u_stage/i_0/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[2].u_stage/i_0/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[2].u_stage/i_1/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[2].u_stage/i_1/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 2061.016 ; gain = 635.270 ; free physical = 5389 ; free virtual = 14607
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance gen_fft[9].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[9].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[9].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[9].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[9].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[9].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[9].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[9].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[7].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[7].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[5].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[5].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[5].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[5].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[5].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[5].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[5].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[5].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[3].u_stage/u_weights/gen_reg.weight_re_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance gen_fft[3].u_stage/u_weights/gen_reg.weight_im_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:00:52 . Memory (MB): peak = 2071.578 ; gain = 645.832 ; free physical = 5408 ; free virtual = 14628
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:00:54 . Memory (MB): peak = 2071.578 ; gain = 645.832 ; free physical = 5394 ; free virtual = 14614
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:00:54 . Memory (MB): peak = 2071.578 ; gain = 645.832 ; free physical = 5392 ; free virtual = 14612
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:00:54 . Memory (MB): peak = 2071.578 ; gain = 645.832 ; free physical = 5392 ; free virtual = 14612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:00:54 . Memory (MB): peak = 2071.578 ; gain = 645.832 ; free physical = 5392 ; free virtual = 14612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:00:54 . Memory (MB): peak = 2071.578 ; gain = 645.832 ; free physical = 5390 ; free virtual = 14610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:00:54 . Memory (MB): peak = 2071.578 ; gain = 645.832 ; free physical = 5391 ; free virtual = 14611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|rTwoSDF     | gen_fft[9].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[256][35]                | 256    | 20    | NO           | NO                 | YES               | 0      | 160     | 
|rTwoSDF     | gen_fft[9].u_stage/u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[256]                   | 256    | 2     | YES          | NO                 | YES               | 0      | 16      | 
|rTwoSDF     | gen_fft[9].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[256][25]                | 255    | 16    | NO           | NO                 | YES               | 0      | 128     | 
|rTwoSDF     | gen_fft[9].u_stage/u_TwiddleMult/u_re_lat/gen_pipe_n.out_dat_p_reg[4][17]               | 4      | 360   | NO           | NO                 | YES               | 360    | 0       | 
|rTwoSDF     | gen_fft[8].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[128][35]                | 128    | 36    | NO           | NO                 | YES               | 0      | 144     | 
|rTwoSDF     | gen_fft[7].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[64][35]                 | 64     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|rTwoSDF     | gen_fft[6].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[32][35]                 | 32     | 36    | NO           | NO                 | YES               | 0      | 36      | 
|rTwoSDF     | gen_fft[5].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[16][35]                 | 16     | 36    | NO           | NO                 | YES               | 36     | 0       | 
|rTwoSDF     | gen_fft[4].u_stage/u_butterfly/u_feedback/gen_reg.shift_reg_reg[8][35]                  | 8      | 36    | NO           | NO                 | YES               | 36     | 0       | 
|rTwoSDF     | gen_fft[9].u_stage/u_TwiddleMult/u_pipeline_out_val/u_sl/gen_pipe_n.out_dat_p_reg[4][0] | 4      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|rTwoSDF     | gen_fft[8].u_stage/u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[128]                   | 128    | 2     | YES          | NO                 | YES               | 0      | 8       | 
|rTwoSDF     | gen_fft[7].u_stage/u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[64]                    | 64     | 2     | YES          | NO                 | YES               | 0      | 4       | 
|rTwoSDF     | gen_fft[6].u_stage/u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[32]                    | 32     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|rTwoSDF     | gen_fft[5].u_stage/u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[16]                    | 16     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|rTwoSDF     | gen_fft[4].u_stage/u_butterfly/u_stage_sel/gen_reg.shift_reg_reg[8]                     | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+------------+-----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   264|
|3     |DSP48E1  |    27|
|4     |LUT1     |    25|
|5     |LUT2     |   674|
|6     |LUT3     |  1044|
|7     |LUT4     |     9|
|8     |LUT5     |    35|
|9     |LUT6     |   235|
|10    |RAMB18E1 |     2|
|11    |RAMB36E1 |    16|
|12    |SRL16E   |   456|
|13    |SRLC32E  |   570|
|14    |FDCE     |   597|
|15    |FDPE     |     3|
|16    |FDRE     |  2029|
|17    |FDSE     |    14|
|18    |IBUF     |    19|
|19    |OBUF     |    29|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------+---------------------------------------+------+
|      |Instance                                 |Module                                 |Cells |
+------+-----------------------------------------+---------------------------------------+------+
|1     |top                                      |                                       |  6049|
|2     |  \gen_fft[1].u_stage                    |rTwoSDFStage__parameterized7           |   436|
|3     |    u_TwiddleMult                        |rTwoWMul__parameterized7               |   191|
|4     |      \gen_rtl.u_CmplxMul                |common_complex_mult_176                |    39|
|5     |        u_complex_mult                   |tech_complex_mult_183                  |    39|
|6     |          \gen_xilinx_cmult_ip_rtl.u1    |ip_cmult_rtl_3dsp_184                  |    39|
|7     |      u_im_lat                           |common_pipeline__parameterized3_177    |    54|
|8     |      u_pipeline_out_val                 |common_pipeline_sl__parameterized1_178 |     4|
|9     |        u_sl                             |common_pipeline__parameterized4_182    |     4|
|10    |      u_re_lat                           |common_pipeline__parameterized3_179    |    54|
|11    |      u_sel_lat                          |common_pipeline_sl__parameterized1_180 |     4|
|12    |        u_sl                             |common_pipeline__parameterized4_181    |     4|
|13    |    u_butterfly                          |rTwoBFStage__parameterized7            |   204|
|14    |      u_bf_im                            |rTwoBF_168                             |    10|
|15    |      u_bf_re                            |rTwoBF_169                             |    10|
|16    |      u_feedback                         |common_delay__parameterized8           |   108|
|17    |      u_out_sel                          |common_pipeline_sl_170                 |     1|
|18    |        u_sl                             |common_pipeline__parameterized0_175    |     1|
|19    |      u_out_val                          |common_pipeline_sl_171                 |     1|
|20    |        u_sl                             |common_pipeline__parameterized0_174    |     1|
|21    |      u_pipeline_out                     |common_pipeline_172                    |    72|
|22    |      u_stage_sel                        |common_bit_delay__parameterized7       |     1|
|23    |      u_stage_val                        |common_bit_delay__parameterized7_173   |     1|
|24    |    u_control                            |common_counter__parameterized7         |     2|
|25    |    u_im_lat                             |common_pipeline__parameterized8_164    |    18|
|26    |    u_re_lat                             |common_pipeline__parameterized8_165    |    18|
|27    |    u_val_lat                            |common_pipeline_sl_166                 |     3|
|28    |      u_sl                               |common_pipeline__parameterized0_167    |     3|
|29    |  \gen_fft[2].u_stage                    |rTwoSDFStage__parameterized6           |   513|
|30    |    u_TwiddleMult                        |rTwoWMul__parameterized6               |   191|
|31    |      \gen_ip.u_cmplx_mul                |common_complex_mult_155                |    39|
|32    |        u_complex_mult                   |tech_complex_mult_162                  |    39|
|33    |          \gen_xilinx_cmult_ip_rtl.u1    |ip_cmult_rtl_3dsp_163                  |    39|
|34    |      u_im_lat                           |common_pipeline__parameterized3_156    |    54|
|35    |      u_pipeline_out_val                 |common_pipeline_sl__parameterized1_157 |     4|
|36    |        u_sl                             |common_pipeline__parameterized4_161    |     4|
|37    |      u_re_lat                           |common_pipeline__parameterized3_158    |    54|
|38    |      u_sel_lat                          |common_pipeline_sl__parameterized1_159 |     4|
|39    |        u_sl                             |common_pipeline__parameterized4_160    |     4|
|40    |    u_butterfly                          |rTwoBFStage__parameterized6            |   242|
|41    |      u_bf_im                            |rTwoBF_147                             |    10|
|42    |      u_bf_re                            |rTwoBF_148                             |    10|
|43    |      u_feedback                         |common_delay__parameterized7           |   144|
|44    |      u_out_sel                          |common_pipeline_sl_149                 |     1|
|45    |        u_sl                             |common_pipeline__parameterized0_154    |     1|
|46    |      u_out_val                          |common_pipeline_sl_150                 |     1|
|47    |        u_sl                             |common_pipeline__parameterized0_153    |     1|
|48    |      u_pipeline_out                     |common_pipeline_151                    |    72|
|49    |      u_stage_sel                        |common_bit_delay__parameterized6       |     2|
|50    |      u_stage_val                        |common_bit_delay__parameterized6_152   |     2|
|51    |    u_control                            |common_counter__parameterized6         |     4|
|52    |    u_im_lat                             |common_pipeline__parameterized8_143    |    36|
|53    |    u_re_lat                             |common_pipeline__parameterized8_144    |    36|
|54    |    u_val_lat                            |common_pipeline_sl_145                 |     4|
|55    |      u_sl                               |common_pipeline__parameterized0_146    |     4|
|56    |  \gen_fft[3].u_stage                    |rTwoSDFStage__parameterized5           |   531|
|57    |    u_TwiddleMult                        |rTwoWMul__parameterized5               |   203|
|58    |      \gen_ip.u_cmplx_mul                |common_complex_mult_134                |    39|
|59    |        u_complex_mult                   |tech_complex_mult_141                  |    39|
|60    |          \gen_xilinx_cmult_ip_rtl.u1    |ip_cmult_rtl_3dsp_142                  |    39|
|61    |      u_im_lat                           |common_pipeline__parameterized3_135    |    43|
|62    |      u_pipeline_out_val                 |common_pipeline_sl__parameterized1_136 |     4|
|63    |        u_sl                             |common_pipeline__parameterized4_140    |     4|
|64    |      u_re_lat                           |common_pipeline__parameterized3_137    |    43|
|65    |      u_sel_lat                          |common_pipeline_sl__parameterized1_138 |     4|
|66    |        u_sl                             |common_pipeline__parameterized4_139    |     4|
|67    |    u_butterfly                          |rTwoBFStage__parameterized5            |   246|
|68    |      u_bf_im                            |rTwoBF_126                             |    10|
|69    |      u_bf_re                            |rTwoBF_127                             |    10|
|70    |      u_feedback                         |common_delay__parameterized6           |   144|
|71    |      u_out_sel                          |common_pipeline_sl_128                 |     1|
|72    |        u_sl                             |common_pipeline__parameterized0_133    |     1|
|73    |      u_out_val                          |common_pipeline_sl_129                 |     1|
|74    |        u_sl                             |common_pipeline__parameterized0_132    |     1|
|75    |      u_pipeline_out                     |common_pipeline_130                    |    72|
|76    |      u_stage_sel                        |common_bit_delay__parameterized5       |     4|
|77    |      u_stage_val                        |common_bit_delay__parameterized5_131   |     4|
|78    |    u_control                            |common_counter__parameterized5         |     6|
|79    |    u_im_lat                             |common_pipeline__parameterized8_122    |    35|
|80    |    u_re_lat                             |common_pipeline__parameterized8_123    |    35|
|81    |    u_val_lat                            |common_pipeline_sl_124                 |     2|
|82    |      u_sl                               |common_pipeline__parameterized0_125    |     2|
|83    |    u_weights                            |rTwoWeights__parameterized5            |     4|
|84    |  \gen_fft[4].u_stage                    |rTwoSDFStage__parameterized4           |   529|
|85    |    u_TwiddleMult                        |rTwoWMul__parameterized4               |   203|
|86    |      \gen_ip.u_cmplx_mul                |common_complex_mult_113                |    39|
|87    |        u_complex_mult                   |tech_complex_mult_120                  |    39|
|88    |          \gen_xilinx_cmult_ip_rtl.u1    |ip_cmult_rtl_3dsp_121                  |    39|
|89    |      u_im_lat                           |common_pipeline__parameterized3_114    |    43|
|90    |      u_pipeline_out_val                 |common_pipeline_sl__parameterized1_115 |     4|
|91    |        u_sl                             |common_pipeline__parameterized4_119    |     4|
|92    |      u_re_lat                           |common_pipeline__parameterized3_116    |    43|
|93    |      u_sel_lat                          |common_pipeline_sl__parameterized1_117 |     4|
|94    |        u_sl                             |common_pipeline__parameterized4_118    |     4|
|95    |    u_butterfly                          |rTwoBFStage__parameterized4            |   246|
|96    |      u_bf_im                            |rTwoBF_105                             |    10|
|97    |      u_bf_re                            |rTwoBF_106                             |    10|
|98    |      u_feedback                         |common_delay__parameterized5           |   144|
|99    |      u_out_sel                          |common_pipeline_sl_107                 |     1|
|100   |        u_sl                             |common_pipeline__parameterized0_112    |     1|
|101   |      u_out_val                          |common_pipeline_sl_108                 |     1|
|102   |        u_sl                             |common_pipeline__parameterized0_111    |     1|
|103   |      u_pipeline_out                     |common_pipeline_109                    |    72|
|104   |      u_stage_sel                        |common_bit_delay__parameterized4       |     4|
|105   |      u_stage_val                        |common_bit_delay__parameterized4_110   |     4|
|106   |    u_control                            |common_counter__parameterized4         |     8|
|107   |    u_im_lat                             |common_pipeline__parameterized8_101    |    35|
|108   |    u_re_lat                             |common_pipeline__parameterized8_102    |    35|
|109   |    u_val_lat                            |common_pipeline_sl_103                 |     2|
|110   |      u_sl                               |common_pipeline__parameterized0_104    |     2|
|111   |  \gen_fft[5].u_stage                    |rTwoSDFStage__parameterized3           |   535|
|112   |    u_TwiddleMult                        |rTwoWMul__parameterized3               |   203|
|113   |      \gen_ip.u_cmplx_mul                |common_complex_mult_92                 |    39|
|114   |        u_complex_mult                   |tech_complex_mult_99                   |    39|
|115   |          \gen_xilinx_cmult_ip_rtl.u1    |ip_cmult_rtl_3dsp_100                  |    39|
|116   |      u_im_lat                           |common_pipeline__parameterized3_93     |    43|
|117   |      u_pipeline_out_val                 |common_pipeline_sl__parameterized1_94  |     4|
|118   |        u_sl                             |common_pipeline__parameterized4_98     |     4|
|119   |      u_re_lat                           |common_pipeline__parameterized3_95     |    43|
|120   |      u_sel_lat                          |common_pipeline_sl__parameterized1_96  |     4|
|121   |        u_sl                             |common_pipeline__parameterized4_97     |     4|
|122   |    u_butterfly                          |rTwoBFStage__parameterized3            |   246|
|123   |      u_bf_im                            |rTwoBF_84                              |    10|
|124   |      u_bf_re                            |rTwoBF_85                              |    10|
|125   |      u_feedback                         |common_delay__parameterized4           |   144|
|126   |      u_out_sel                          |common_pipeline_sl_86                  |     1|
|127   |        u_sl                             |common_pipeline__parameterized0_91     |     1|
|128   |      u_out_val                          |common_pipeline_sl_87                  |     1|
|129   |        u_sl                             |common_pipeline__parameterized0_90     |     1|
|130   |      u_pipeline_out                     |common_pipeline_88                     |    72|
|131   |      u_stage_sel                        |common_bit_delay__parameterized3       |     4|
|132   |      u_stage_val                        |common_bit_delay__parameterized3_89    |     4|
|133   |    u_control                            |common_counter__parameterized3         |    10|
|134   |    u_im_lat                             |common_pipeline__parameterized8_80     |    35|
|135   |    u_re_lat                             |common_pipeline__parameterized8_81     |    35|
|136   |    u_val_lat                            |common_pipeline_sl_82                  |     2|
|137   |      u_sl                               |common_pipeline__parameterized0_83     |     2|
|138   |    u_weights                            |rTwoWeights__parameterized3            |     4|
|139   |  \gen_fft[6].u_stage                    |rTwoSDFStage__parameterized2           |   533|
|140   |    u_TwiddleMult                        |rTwoWMul__parameterized2               |   203|
|141   |      \gen_ip.u_cmplx_mul                |common_complex_mult_71                 |    39|
|142   |        u_complex_mult                   |tech_complex_mult_78                   |    39|
|143   |          \gen_xilinx_cmult_ip_rtl.u1    |ip_cmult_rtl_3dsp_79                   |    39|
|144   |      u_im_lat                           |common_pipeline__parameterized3_72     |    43|
|145   |      u_pipeline_out_val                 |common_pipeline_sl__parameterized1_73  |     4|
|146   |        u_sl                             |common_pipeline__parameterized4_77     |     4|
|147   |      u_re_lat                           |common_pipeline__parameterized3_74     |    43|
|148   |      u_sel_lat                          |common_pipeline_sl__parameterized1_75  |     4|
|149   |        u_sl                             |common_pipeline__parameterized4_76     |     4|
|150   |    u_butterfly                          |rTwoBFStage__parameterized2            |   246|
|151   |      u_bf_im                            |rTwoBF_63                              |    10|
|152   |      u_bf_re                            |rTwoBF_64                              |    10|
|153   |      u_feedback                         |common_delay__parameterized3           |   144|
|154   |      u_out_sel                          |common_pipeline_sl_65                  |     1|
|155   |        u_sl                             |common_pipeline__parameterized0_70     |     1|
|156   |      u_out_val                          |common_pipeline_sl_66                  |     1|
|157   |        u_sl                             |common_pipeline__parameterized0_69     |     1|
|158   |      u_pipeline_out                     |common_pipeline_67                     |    72|
|159   |      u_stage_sel                        |common_bit_delay__parameterized2       |     4|
|160   |      u_stage_val                        |common_bit_delay__parameterized2_68    |     4|
|161   |    u_control                            |common_counter__parameterized2         |    12|
|162   |    u_im_lat                             |common_pipeline__parameterized8_59     |    35|
|163   |    u_re_lat                             |common_pipeline__parameterized8_60     |    35|
|164   |    u_val_lat                            |common_pipeline_sl_61                  |     2|
|165   |      u_sl                               |common_pipeline__parameterized0_62     |     2|
|166   |  \gen_fft[7].u_stage                    |rTwoSDFStage__parameterized1           |   578|
|167   |    u_TwiddleMult                        |rTwoWMul__parameterized1               |   203|
|168   |      \gen_ip.u_cmplx_mul                |common_complex_mult_50                 |    39|
|169   |        u_complex_mult                   |tech_complex_mult_57                   |    39|
|170   |          \gen_xilinx_cmult_ip_rtl.u1    |ip_cmult_rtl_3dsp_58                   |    39|
|171   |      u_im_lat                           |common_pipeline__parameterized3_51     |    43|
|172   |      u_pipeline_out_val                 |common_pipeline_sl__parameterized1_52  |     4|
|173   |        u_sl                             |common_pipeline__parameterized4_56     |     4|
|174   |      u_re_lat                           |common_pipeline__parameterized3_53     |    43|
|175   |      u_sel_lat                          |common_pipeline_sl__parameterized1_54  |     4|
|176   |        u_sl                             |common_pipeline__parameterized4_55     |     4|
|177   |    u_butterfly                          |rTwoBFStage__parameterized1            |   284|
|178   |      u_bf_im                            |rTwoBF_42                              |    12|
|179   |      u_bf_re                            |rTwoBF_43                              |    12|
|180   |      u_feedback                         |common_delay__parameterized2           |   212|
|181   |      u_out_sel                          |common_pipeline_sl_44                  |     1|
|182   |        u_sl                             |common_pipeline__parameterized0_49     |     1|
|183   |      u_out_val                          |common_pipeline_sl_45                  |     1|
|184   |        u_sl                             |common_pipeline__parameterized0_48     |     1|
|185   |      u_pipeline_out                     |common_pipeline_46                     |    36|
|186   |      u_stage_sel                        |common_bit_delay__parameterized1       |     5|
|187   |      u_stage_val                        |common_bit_delay__parameterized1_47    |     5|
|188   |    u_control                            |common_counter__parameterized1         |    15|
|189   |    u_im_lat                             |common_pipeline__parameterized8_38     |    35|
|190   |    u_re_lat                             |common_pipeline__parameterized8_39     |    35|
|191   |    u_val_lat                            |common_pipeline_sl_40                  |     2|
|192   |      u_sl                               |common_pipeline__parameterized0_41     |     2|
|193   |    u_weights                            |rTwoWeights__parameterized1            |     4|
|194   |  \gen_fft[8].u_stage                    |rTwoSDFStage__parameterized0           |   652|
|195   |    u_TwiddleMult                        |rTwoWMul__parameterized0               |   203|
|196   |      \gen_ip.u_cmplx_mul                |common_complex_mult_29                 |    39|
|197   |        u_complex_mult                   |tech_complex_mult_36                   |    39|
|198   |          \gen_xilinx_cmult_ip_rtl.u1    |ip_cmult_rtl_3dsp_37                   |    39|
|199   |      u_im_lat                           |common_pipeline__parameterized3_30     |    43|
|200   |      u_pipeline_out_val                 |common_pipeline_sl__parameterized1_31  |     4|
|201   |        u_sl                             |common_pipeline__parameterized4_35     |     4|
|202   |      u_re_lat                           |common_pipeline__parameterized3_32     |    43|
|203   |      u_sel_lat                          |common_pipeline_sl__parameterized1_33  |     4|
|204   |        u_sl                             |common_pipeline__parameterized4_34     |     4|
|205   |    u_butterfly                          |rTwoBFStage__parameterized0            |   360|
|206   |      u_bf_im                            |rTwoBF_21                              |    12|
|207   |      u_bf_re                            |rTwoBF_22                              |    12|
|208   |      u_feedback                         |common_delay__parameterized1           |   284|
|209   |      u_out_sel                          |common_pipeline_sl_23                  |     1|
|210   |        u_sl                             |common_pipeline__parameterized0_28     |     1|
|211   |      u_out_val                          |common_pipeline_sl_24                  |     1|
|212   |        u_sl                             |common_pipeline__parameterized0_27     |     1|
|213   |      u_pipeline_out                     |common_pipeline_25                     |    36|
|214   |      u_stage_sel                        |common_bit_delay__parameterized0       |     7|
|215   |      u_stage_val                        |common_bit_delay__parameterized0_26    |     7|
|216   |    u_control                            |common_counter__parameterized0         |    17|
|217   |    u_im_lat                             |common_pipeline__parameterized8_17     |    35|
|218   |    u_re_lat                             |common_pipeline__parameterized8_18     |    35|
|219   |    u_val_lat                            |common_pipeline_sl_19                  |     2|
|220   |      u_sl                               |common_pipeline__parameterized0_20     |     2|
|221   |  \gen_fft[9].u_stage                    |rTwoSDFStage                           |   812|
|222   |    u_TwiddleMult                        |rTwoWMul                               |   203|
|223   |      \gen_ip.u_cmplx_mul                |common_complex_mult                    |    39|
|224   |        u_complex_mult                   |tech_complex_mult                      |    39|
|225   |          \gen_xilinx_cmult_ip_rtl.u1    |ip_cmult_rtl_3dsp                      |    39|
|226   |      u_im_lat                           |common_pipeline__parameterized3        |    43|
|227   |      u_pipeline_out_val                 |common_pipeline_sl__parameterized1     |     4|
|228   |        u_sl                             |common_pipeline__parameterized4_16     |     4|
|229   |      u_re_lat                           |common_pipeline__parameterized3_14     |    43|
|230   |      u_sel_lat                          |common_pipeline_sl__parameterized1_15  |     4|
|231   |        u_sl                             |common_pipeline__parameterized4        |     4|
|232   |    u_butterfly                          |rTwoBFStage                            |   511|
|233   |      u_bf_im                            |rTwoBF                                 |    20|
|234   |      u_bf_re                            |rTwoBF_8                               |    20|
|235   |      u_feedback                         |common_delay__parameterized0           |   410|
|236   |      u_out_sel                          |common_pipeline_sl_9                   |     1|
|237   |        u_sl                             |common_pipeline__parameterized0_13     |     1|
|238   |      u_out_val                          |common_pipeline_sl_10                  |     1|
|239   |        u_sl                             |common_pipeline__parameterized0_12     |     1|
|240   |      u_pipeline_out                     |common_pipeline                        |    36|
|241   |      u_stage_sel                        |common_bit_delay                       |    11|
|242   |      u_stage_val                        |common_bit_delay_11                    |    12|
|243   |    u_control                            |common_counter                         |    22|
|244   |    u_im_lat                             |common_pipeline__parameterized8        |    35|
|245   |    u_re_lat                             |common_pipeline__parameterized8_7      |    35|
|246   |    u_val_lat                            |common_pipeline_sl                     |     2|
|247   |      u_sl                               |common_pipeline__parameterized0        |     2|
|248   |    u_weights                            |rTwoWeights                            |     4|
|249   |  \gen_reorder.u_cplx                    |rTwoOrder                              |   135|
|250   |    \g18.u_buff                          |common_paged_ram_r_w                   |   112|
|251   |      u_rw_rw                            |common_paged_ram_rw_rw                 |   112|
|252   |        u_crw_crw                        |common_paged_ram_crw_crw               |   112|
|253   |          \gen_mux.gen_pages[0].u_ram    |common_ram_crw_crw                     |     9|
|254   |            \gen_simple_dual_port.u_ram  |tech_memory_ram_cr_cw_3                |     7|
|255   |              \gen_ip_xilinx.u1          |ip_xilinx_ram_cr_cw_5                  |     7|
|256   |                sdp_ram_comp             |unimacro_BRAM_SDP_MACRO_6              |     7|
|257   |            u_rd_val_b                   |common_pipeline__parameterized10_4     |     2|
|258   |          \gen_mux.gen_pages[1].u_ram    |common_ram_crw_crw_2                   |    32|
|259   |            \gen_simple_dual_port.u_ram  |tech_memory_ram_cr_cw                  |    29|
|260   |              \gen_ip_xilinx.u1          |ip_xilinx_ram_cr_cw                    |    29|
|261   |                sdp_ram_comp             |unimacro_BRAM_SDP_MACRO                |    29|
|262   |            u_rd_val_b                   |common_pipeline__parameterized10       |     3|
|263   |    u_adr_point_cnt                      |common_counter__parameterized8         |    22|
|264   |  u_requantize_im                        |common_requantize__parameterized1      |   121|
|265   |    u_remove_lsb                         |common_round__parameterized1_1         |   121|
|266   |  u_requantize_re                        |common_requantize__parameterized1_0    |   121|
|267   |    u_remove_lsb                         |common_round__parameterized1           |   121|
+------+-----------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:00:54 . Memory (MB): peak = 2071.578 ; gain = 645.832 ; free physical = 5390 ; free virtual = 14610
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 119 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:00:54 . Memory (MB): peak = 2071.578 ; gain = 645.832 ; free physical = 5392 ; free virtual = 14612
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:00:54 . Memory (MB): peak = 2071.586 ; gain = 645.832 ; free physical = 5392 ; free virtual = 14612
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 309 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2165.418 ; gain = 0.000 ; free physical = 5320 ; free virtual = 14554
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
383 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:59 . Memory (MB): peak = 2165.418 ; gain = 762.551 ; free physical = 5423 ; free virtual = 14657
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2165.418 ; gain = 0.000 ; free physical = 5423 ; free virtual = 14657
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/talon/Documents/CASPERWORK/casper_dspdevel/r2sdf_fft/r2SDF_FFT_proj/r2SDF_FFT_proj.runs/synth_1/rTwoSDF.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rTwoSDF_utilization_synth.rpt -pb rTwoSDF_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  6 16:00:15 2020...
