

================================================================
== Vitis HLS Report for 'LSTM_Top_Pipeline_VITIS_LOOP_10_1'
================================================================
* Date:           Wed May 15 15:49:40 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.249 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |      100|      100|         1|          1|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       9|      68|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_103_p2                |         +|   0|  0|  14|           7|           1|
    |ap_condition_121                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_97_p2                |      icmp|   0|  0|  14|           7|           6|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          16|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_11  |   9|          2|    7|         14|
    |i_fu_54                |   9|          2|    7|         14|
    |in_r_TDATA_blk_n       |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  36|          8|   16|         32|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_54      |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  LSTM_Top_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  LSTM_Top_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  LSTM_Top_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  LSTM_Top_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  LSTM_Top_Pipeline_VITIS_LOOP_10_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  LSTM_Top_Pipeline_VITIS_LOOP_10_1|  return value|
|in_r_TVALID      |   in|    1|        axis|                      in_r_V_data_V|       pointer|
|in_r_TDATA       |   in|   32|        axis|                      in_r_V_data_V|       pointer|
|in_r_TREADY      |  out|    1|        axis|                      in_r_V_dest_V|       pointer|
|in_r_TDEST       |   in|    1|        axis|                      in_r_V_dest_V|       pointer|
|in_r_TKEEP       |   in|    4|        axis|                      in_r_V_keep_V|       pointer|
|in_r_TSTRB       |   in|    4|        axis|                      in_r_V_strb_V|       pointer|
|in_r_TUSER       |   in|    1|        axis|                      in_r_V_user_V|       pointer|
|in_r_TLAST       |   in|    1|        axis|                      in_r_V_last_V|       pointer|
|in_r_TID         |   in|    1|        axis|                        in_r_V_id_V|       pointer|
|buf_in_address0  |  out|    7|   ap_memory|                             buf_in|         array|
|buf_in_ce0       |  out|    1|   ap_memory|                             buf_in|         array|
|buf_in_we0       |  out|    1|   ap_memory|                             buf_in|         array|
|buf_in_d0        |  out|   32|   ap_memory|                             buf_in|         array|
+-----------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.24>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V, void @empty_8"   --->   Operation 5 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_r_V_dest_V, i1 %in_r_V_id_V, i1 %in_r_V_last_V, i1 %in_r_V_user_V, i4 %in_r_V_strb_V, i4 %in_r_V_keep_V, i32 %in_r_V_data_V, void @empty_2, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_11 = load i7 %i" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 9 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.89ns)   --->   "%icmp_ln10 = icmp_eq  i7 %i_11, i7 100" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 10 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.89ns)   --->   "%add_ln10 = add i7 %i_11, i7 1" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 11 'add' 'add_ln10' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc.i.split, void %_Z10mnist_lstmIfLi1ELi1ELi1EEvRN3hls6streamINS0_4axisI7ap_uintILi32EELm1ELm1ELm1EEELi0EEES7_.exit.exitStub" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 12 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i7 %i_11" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 13 'zext' 'zext_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [lstm_hls/rnn_top.cpp:12->lstm_hls/rnn_top.cpp:38]   --->   Operation 14 'specpipeline' 'specpipeline_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 16 'specloopname' 'specloopname_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:38]   --->   Operation 17 'read' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%converter = extractvalue i44 %empty" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:38]   --->   Operation 18 'extractvalue' 'converter' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret = bitcast i32 %converter" [lstm_hls/utils.h:25->lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:38]   --->   Operation 19 'bitcast' 'ret' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_in_addr = getelementptr i32 %buf_in, i64 0, i64 %zext_ln10" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:38]   --->   Operation 20 'getelementptr' 'buf_in_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.35ns)   --->   "%store_ln13 = store i32 %ret, i7 %buf_in_addr" [lstm_hls/rnn_top.cpp:13->lstm_hls/rnn_top.cpp:38]   --->   Operation 21 'store' 'store_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln10 = store i7 %add_ln10, i7 %i" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 22 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.inc.i" [lstm_hls/rnn_top.cpp:10->lstm_hls/rnn_top.cpp:38]   --->   Operation 23 'br' 'br_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ buf_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 01]
specaxissidechannel_ln0 (specaxissidechannel) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
store_ln0               (store              ) [ 00]
br_ln0                  (br                 ) [ 00]
i_11                    (load               ) [ 00]
icmp_ln10               (icmp               ) [ 01]
add_ln10                (add                ) [ 00]
br_ln10                 (br                 ) [ 00]
zext_ln10               (zext               ) [ 00]
specpipeline_ln12       (specpipeline       ) [ 00]
speclooptripcount_ln10  (speclooptripcount  ) [ 00]
specloopname_ln10       (specloopname       ) [ 00]
empty                   (read               ) [ 00]
converter               (extractvalue       ) [ 00]
ret                     (bitcast            ) [ 00]
buf_in_addr             (getelementptr      ) [ 00]
store_ln13              (store              ) [ 00]
store_ln10              (store              ) [ 00]
br_ln10                 (br                 ) [ 00]
ret_ln0                 (ret                ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_r_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_r_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_r_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_r_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_in">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_in"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="empty_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="44" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="4" slack="0"/>
<pin id="62" dir="0" index="3" bw="4" slack="0"/>
<pin id="63" dir="0" index="4" bw="1" slack="0"/>
<pin id="64" dir="0" index="5" bw="1" slack="0"/>
<pin id="65" dir="0" index="6" bw="1" slack="0"/>
<pin id="66" dir="0" index="7" bw="1" slack="0"/>
<pin id="67" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="buf_in_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="7" slack="0"/>
<pin id="80" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_in_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln13_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="7" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="7" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_11_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_11/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="icmp_ln10_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="0"/>
<pin id="99" dir="0" index="1" bw="7" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln10_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln10_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="converter_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="44" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="converter/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="ret_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln10_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="0" index="1" bw="7" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="68"><net_src comp="50" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="58" pin=5"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="58" pin=6"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="58" pin=7"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="52" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="94" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="94" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="117"><net_src comp="58" pin="8"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="127"><net_src comp="103" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="54" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="123" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_r_V_data_V | {}
	Port: in_r_V_keep_V | {}
	Port: in_r_V_strb_V | {}
	Port: in_r_V_user_V | {}
	Port: in_r_V_last_V | {}
	Port: in_r_V_id_V | {}
	Port: in_r_V_dest_V | {}
	Port: buf_in | {1 }
 - Input state : 
	Port: LSTM_Top_Pipeline_VITIS_LOOP_10_1 : in_r_V_data_V | {1 }
	Port: LSTM_Top_Pipeline_VITIS_LOOP_10_1 : in_r_V_keep_V | {1 }
	Port: LSTM_Top_Pipeline_VITIS_LOOP_10_1 : in_r_V_strb_V | {1 }
	Port: LSTM_Top_Pipeline_VITIS_LOOP_10_1 : in_r_V_user_V | {1 }
	Port: LSTM_Top_Pipeline_VITIS_LOOP_10_1 : in_r_V_last_V | {1 }
	Port: LSTM_Top_Pipeline_VITIS_LOOP_10_1 : in_r_V_id_V | {1 }
	Port: LSTM_Top_Pipeline_VITIS_LOOP_10_1 : in_r_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_11 : 1
		icmp_ln10 : 2
		add_ln10 : 2
		br_ln10 : 3
		zext_ln10 : 2
		ret : 1
		buf_in_addr : 3
		store_ln13 : 4
		store_ln10 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|   icmp   |  icmp_ln10_fu_97 |    0    |    14   |
|----------|------------------|---------|---------|
|    add   |  add_ln10_fu_103 |    0    |    14   |
|----------|------------------|---------|---------|
|   read   | empty_read_fu_58 |    0    |    0    |
|----------|------------------|---------|---------|
|   zext   | zext_ln10_fu_109 |    0    |    0    |
|----------|------------------|---------|---------|
|extractvalue| converter_fu_114 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    28   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_128|    7   |
+---------+--------+
|  Total  |    7   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    7   |    -   |
+-----------+--------+--------+
|   Total   |    7   |   28   |
+-----------+--------+--------+
