set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {nand_gate.vo nand_gate_v.sdo}}
	{{"Fast Model"} {nand_gate_fast.vo nand_gate_v_fast.sdo}}
}
