{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1516690280902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516690280922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 22 22:51:20 2018 " "Processing started: Mon Jan 22 22:51:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516690280922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516690280922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_task2 -c decode_4to16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_task2 -c decode_4to16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516690280922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1516690282191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1516690282191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_1to2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_1to2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_1to2-behavior " "Found design unit 1: decode_1to2-behavior" {  } { { "decode_1to2.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/Lab 2/task 2/decode_1to2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516690316377 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_1to2 " "Found entity 1: decode_1to2" {  } { { "decode_1to2.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/Lab 2/task 2/decode_1to2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516690316377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516690316377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xaviernara/desktop/ece-371-master/ece-371-master/lab 2/task 1/decode_2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/xaviernara/desktop/ece-371-master/ece-371-master/lab 2/task 1/decode_2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_2to4-behavior " "Found design unit 1: decode_2to4-behavior" {  } { { "../task 1/decode_2to4.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/Lab 2/task 1/decode_2to4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516690316385 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_2to4 " "Found entity 1: decode_2to4" {  } { { "../task 1/decode_2to4.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/Lab 2/task 1/decode_2to4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516690316385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516690316385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xaviernara/desktop/ece-371-master/ece-371-master/lab 2/task 1/decode_3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/xaviernara/desktop/ece-371-master/ece-371-master/lab 2/task 1/decode_3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_3to8-structure " "Found design unit 1: decode_3to8-structure" {  } { { "../task 1/decode_3to8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/Lab 2/task 1/decode_3to8.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516690316390 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_3to8 " "Found entity 1: decode_3to8" {  } { { "../task 1/decode_3to8.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/Lab 2/task 1/decode_3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516690316390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516690316390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_4to16-mixed " "Found design unit 1: decode_4to16-mixed" {  } { { "decode_4to16.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/Lab 2/task 2/decode_4to16.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516690316396 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_4to16 " "Found entity 1: decode_4to16" {  } { { "decode_4to16.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/Lab 2/task 2/decode_4to16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516690316396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516690316396 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEXED_NAME_TYPE_MISMATCH" "std_ulogic decode_4to16.vhd(52) " "VHDL Type Mismatch error at decode_4to16.vhd(52): indexed name returns a value whose type does not match \"std_ulogic\", the type of the target expression" {  } { { "decode_4to16.vhd" "" { Text "C:/Users/xaviernara/Desktop/ECE-371-master/ECE-371-master/Lab 2/task 2/decode_4to16.vhd" 52 0 0 } }  } 0 10381 "VHDL Type Mismatch error at %2!s!: indexed name returns a value whose type does not match \"%1!s!\", the type of the target expression" 0 0 "Analysis & Synthesis" 0 -1 1516690316397 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "701 " "Peak virtual memory: 701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516690316717 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 22 22:51:56 2018 " "Processing ended: Mon Jan 22 22:51:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516690316717 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516690316717 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516690316717 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1516690316717 ""}
