<pb_type name="clb">
    <input name="I1" num_pins="15" equivalent="full"/>
    <input name="I2" num_pins="15" equivalent="full"/>
    <input name="I3" num_pins="15" equivalent="full"/>
    <input name="I4" num_pins="15" equivalent="full"/>
    <input name="cin" num_pins="1"/>
    <output name="O" num_pins="40" equivalent="none"/>
    <output name="cout" num_pins="1"/>
    <clock name="clk" num_pins="1"/>
    <pb_type name="lab" num_pb="1">
      <input name="I1" num_pins="15"/>
      <input name="I2" num_pins="15"/>
      <input name="I3" num_pins="15"/>
      <input name="I4" num_pins="15"/>
      <input name="cin" num_pins="1"/>
      <output name="O" num_pins="40"/>
      <output name="cout" num_pins="1"/>
      <clock name="clk" num_pins="1"/>
      <!-- Describe fracturable logic element.  
          -->
      <pb_type name="fle1" num_pb="5">
        <input name="in" num_pins="8"/>
        <input name="cin" num_pins="1"/>
        <output name="out" num_pins="4"/>
        <output name="cout" num_pins="1"/>
        <clock name="clk" num_pins="1"/>
        <!-- 
                  The ALM inputs are as follows:
                          A -> fle[0]
                          B -> fle[1]
                          C -> fle[2]
                          D -> fle[3]
                          E -> fle[4]
                          F -> fle[5]
                          G -> fle[6]
                          H -> fle[7]
            -->
        <mode name="n2_lut5">
          <pb_type name="ble5" num_pb="2">
            <input name="in" num_pins="5"/>
            <input name="cin" num_pins="1"/>
            <output name="out" num_pins="2"/>
            <output name="cout" num_pins="1"/>
            <clock name="clk" num_pins="1"/>
            <mode name="blut5">
              <pb_type name="flut5" num_pb="1">
                <input name="in" num_pins="5"/>
                <output name="out" num_pins="2"/>
                <clock name="clk" num_pins="1"/>
                <!-- Regular LUT mode -->
                <pb_type name="lut5" blif_model=".names" num_pb="1" class="lut">
                  <input name="in" num_pins="5" port_class="lut_in"/>
                  <output name="out" num_pins="1" port_class="lut_out"/>
                  <!-- LUT timing using delay matrix -->
                  <!-- These are the physical delay inputs on a 4bit Adder architecture LUT but because VPR cannot do LUT rebalancing,
                           we instead take the average of these numbers to get more stable results
                           note that those are the same delays for inputs A - E as the ones used for the 6-LUT, however, we have 
                           subtracted the delay of the last mux stage to get the delay of inputs A - E till the 5-LUT output
                             219.86e-12
                             216.03e-12
                             197.86e-12
                             110.77e-12
                             71.48e-12
                        -->
                  <delay_matrix type="max" in_port="lut5.in" out_port="lut5.out">
                          163.2e-12
                          163.2e-12
                          163.2e-12
                          163.2e-12
                          163.2e-12
                      </delay_matrix>
                </pb_type>
                <pb_type name="ff" blif_model=".latch" num_pb="2" class="flipflop">
                  <input name="D" num_pins="1" port_class="D"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="clk" num_pins="1" port_class="clock"/>
                  <T_setup value="18.91e-12" port="ff.D" clock="clk"/>
                  <T_clock_to_Q max="60.32e-12" port="ff.Q" clock="clk"/>
                </pb_type>
                <interconnect>
                  <direct name="lut5_in" input="flut5.in" output="lut5.in"/>
                  <direct name="reg_in" input="flut5.in[0]" output="ff[0].D"/>
                  <direct name="lut5_ff" input="lut5.out" output="ff[1].D">
                    <delay_constant max="18.1e-12" in_port="lut5.out" out_port="ff[1].D"/>
                    <pack_pattern name="ble5" in_port="lut5.out" out_port="ff[1].D"/>
                  </direct>
                  <complete name="clock" input="flut5.clk" output="ff.clk"/>
                  <complete name="out_mux" input="ff.Q lut5.out" output="flut5.out">
                    <delay_constant max="43.87e-12" in_port="lut5.out" out_port="flut5.out"/>
                    <delay_constant max="43.87e-12" in_port="ff.Q" out_port="flut5.out"/>
                  </complete>
                </interconnect>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ble5.in" output="flut5.in"/>
                <direct name="direct2" input="ble5.clk" output="flut5.clk"/>
                <direct name="direct3" input="flut5.out" output="ble5.out"/>
              </interconnect>
            </mode>
            <mode name="arithmetic">
              <pb_type name="arithmetic" num_pb="1">
                <input name="in" num_pins="5"/>
                <input name="cin" num_pins="1"/>
                <output name="out" num_pins="2"/>
                <output name="cout" num_pins="1"/>
                <clock name="clk" num_pins="1"/>
                <!-- Special dual-LUT mode that drives adder only -->
                <pb_type name="lut4" num_pb="2">
                  <input name="in" num_pins="4"/>
                  <input name="cin" num_pins="1"/>
                  <output name="out" num_pins="1"/>
                  <output name="cout" num_pins="1"/>
                  <clock name="clk" num_pins="1"/>
                  <pb_type name="lut3" blif_model=".names" num_pb="2" class="lut">
                    <input name="in" num_pins="3" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                    <!-- LUT timing using delay matrix -->
                    <!-- These are the physical delay inputs on a 4bit Adder architecture LUT but because VPR cannot do LUT rebalancing,
                               we instead take the average of these numbers to get more stable results. Those are the delays from input
                               A - C to the 3-LUT output
                               138.45e-12
                               134.62e-12
                               116.45e-12
                          -->
                    <!-- taking the average of the three long delays: 232e-12 -->
                    <delay_matrix type="max" in_port="lut3.in" out_port="lut3.out">
                              129.84e-12
                              129.84e-12
                              129.84e-12
                          </delay_matrix>
                  </pb_type>
                  <pb_type name="adder" blif_model=".subckt adder" num_pb="1">
                    <input name="a" num_pins="1"/>
                    <input name="b" num_pins="1"/>
                    <input name="cin" num_pins="1"/>
                    <output name="cout" num_pins="1"/>
                    <output name="sumout" num_pins="1"/>
                    <delay_constant max="65.36e-12" in_port="adder.a" out_port="adder.sumout"/>
                    <delay_constant max="65.36e-12" in_port="adder.b" out_port="adder.sumout"/>
                    <delay_constant max="36.93e-12" in_port="adder.cin" out_port="adder.sumout"/>
                    <delay_constant max="44.01e-12" in_port="adder.a" out_port="adder.cout"/>
                    <delay_constant max="44.01e-12" in_port="adder.b" out_port="adder.cout"/>
                    <delay_constant max="23.18e-12" in_port="adder.cin" out_port="adder.cout"/>
                  </pb_type>
                  <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
                    <input name="D" num_pins="1" port_class="D"/>
                    <output name="Q" num_pins="1" port_class="Q"/>
                    <clock name="clk" num_pins="1" port_class="clock"/>
                    <T_setup value="18.91e-12" port="ff.D" clock="clk"/>
                    <T_clock_to_Q max="60.32e-12" port="ff.Q" clock="clk"/>
                  </pb_type>
                  <interconnect>
                    <!-- arithmetic interconnect -->
                    <direct name="clock" input="lut4.clk" output="ff.clk"/>
                    <direct name="lut_in1" input="lut4.in[1:0]" output="lut3[0:0].in[1:0]"/>
                    <mux name="input_mux1" input="lut4.in[2:2] lut4.in[3:3]" output="lut3[0:0].in[2:2]">
                      <delay_constant max="5.262e-12" in_port="lut4.in[2:2]" out_port="lut3[0:0].in[2:2]"/>
                      <delay_constant max="5.262e-12" in_port="lut4.in[3:3]" out_port="lut3[0:0].in[2:2]"/>
                    </mux>
                    <direct name="lut_in2" input="lut4.in[1:0]" output="lut3[1:1].in[1:0]"/>
                    <mux name="input_mux2" input="lut4.in[2:2] lut4.in[3:3]" output="lut3[1:1].in[2:2]">
                      <delay_constant max="5.262e-12" in_port="lut4.in[2:2]" out_port="lut3[1:1].in[2:2]"/>
                      <delay_constant max="5.262e-12" in_port="lut4.in[3:3]" out_port="lut3[1:1].in[2:2]"/>
                    </mux>
                    <direct name="lut_to_add1" input="lut3[0:0].out" output="adder.a"/>
                    <direct name="lut_to_add2" input="lut3[1:1].out" output="adder.b"/>
                    <direct name="add_to_ff" input="adder.sumout" output="ff.D">
                      <delay_constant max="18.1e-12" in_port="adder.sumout" out_port="ff.D"/>
                      <!--pack_pattern name="chain" in_port="adder.sumout" out_port="ff.D"/-->
                    </direct>
                    <direct name="carry_in" input="lut4.cin" output="adder.cin">
                      <pack_pattern name="chain" in_port="lut4.cin" out_port="adder.cin"/>
                    </direct>
                    <direct name="carry_out" input="adder.cout" output="lut4.cout">
                      <pack_pattern name="chain" in_port="adder.cout" out_port="lut4.cout"/>
                    </direct>
                    <mux name="sumout" input="ff.Q adder.sumout" output="lut4.out">
                      <delay_constant max="43.87e-12" in_port="adder.sumout" out_port="lut4.out"/>
                      <delay_constant max="43.87e-12" in_port="ff.Q" out_port="lut4.out"/>
                    </mux>
                  </interconnect>
                </pb_type>
                <interconnect>
                  <!-- CHECK: if you need to connect arithmetic inputs to each of the two lut4 pbs -->
                  <direct name="direct1" input="arithmetic.in[3:0]" output="lut4[0:0].in[3:0]"/>
                  <direct name="direct2" input="arithmetic.in[2:0]" output="lut4[1:1].in[2:0]"/>
                  <direct name="direct22" input="arithmetic.in[4:4]" output="lut4[1:1].in[3:3]"/>
                  <direct name="carry_in" input="arithmetic.cin" output="lut4[0:0].cin">
                    <pack_pattern name="chain" in_port="arithmetic.cin" out_port="lut4[0:0].cin"/>
                  </direct>
                  <direct name="carry_link" input="lut4[0:0].cout" output="lut4[1:1].cin">
                    <pack_pattern name="chain" in_port="lut4[0:0].cout" out_port="lut4[1:1].cin"/>
                  </direct>
                  <direct name="carry_out" input="lut4[1:1].cout" output="arithmetic.cout">
                    <pack_pattern name="chain" in_port="lut4[1:1].cout" out_port="arithmetic.cout"/>
                  </direct>
                  <complete name="complete1" input="arithmetic.clk" output="lut4[1:0].clk"/>
                  <direct name="direct4" input="lut4[0:0].out" output="arithmetic.out[0:0]"/>
                  <direct name="direct5" input="lut4[1:1].out" output="arithmetic.out[1:1]"/>
                </interconnect>
              </pb_type>
              <interconnect>
                <!-- ble5 interconnect @ mode arithmetic -->
                <direct name="direct1" input="ble5.in" output="arithmetic.in"/>
                <direct name="carry_in" input="ble5.cin" output="arithmetic.cin">
                  <pack_pattern name="chain" in_port="ble5.cin" out_port="arithmetic.cin"/>
                </direct>
                <direct name="carry_out" input="arithmetic.cout" output="ble5.cout">
                  <pack_pattern name="chain" in_port="arithmetic.cout" out_port="ble5.cout"/>
                </direct>
                <direct name="direct2" input="ble5.clk" output="arithmetic.clk"/>
                <direct name="direct3" input="arithmetic.out" output="ble5.out"/>
              </interconnect>
            </mode>
          </pb_type>
          <interconnect>
            <!-- Shared inputs between the two 5-LUTs -->
            <complete name="lut5_reg1" input="fle1.in[0]" output="ble5[0].in[0] ble5[1].in[1]"/>
            <complete name="lut5_reg2" input="fle1.in[1]" output="ble5[0].in[1] ble5[1].in[0]"/>
            <!-- Rest of the 5-LUT inputs -->
            <direct name="lut5_inputs_1" input="fle1.in[4:2]" output="ble5[0].in[4:2]"/>
            <direct name="lut5_inputs_22" input="fle1.in[7:5]" output="ble5[1].in[4:2]"/>
            <direct name="lut5_outputs_1" input="ble5[0].out" output="fle1.out[1:0]"/>
            <direct name="lut5_outputs_2" input="ble5[1].out" output="fle1.out[3:2]"/>
            <direct name="carry_in" input="fle1.cin" output="ble5[0].cin">
              <pack_pattern name="chain" in_port="fle1.cin" out_port="ble5[0].cin"/>
            </direct>
            <direct name="carry_out" input="ble5[1].cout" output="fle1.cout">
              <pack_pattern name="chain" in_port="ble5[1].cout" out_port="fle1.cout"/>
            </direct>
            <direct name="carry_link" input="ble5[0].cout" output="ble5[1].cin">
              <pack_pattern name="chain" in_port="ble5[0].cout" out_port="ble5[1].cout"/>
            </direct>
            <complete name="clock" input="fle1.clk" output="ble5[1:0].clk"/>
          </interconnect>
        </mode>
        <!-- n2_lut5 -->
        <mode name="n1_lut6">
          <pb_type name="ble6" num_pb="1">
            <input name="in" num_pins="6"/>
            <output name="out" num_pins="4"/>
            <clock name="clk" num_pins="1"/>
            <pb_type name="lut6" blif_model=".names" num_pb="1" class="lut">
              <input name="in" num_pins="6" port_class="lut_in"/>
              <output name="out" num_pins="1" port_class="lut_out"/>
              <!-- LUT timing using delay matrix -->
              <!-- These are the physical delay inputs on a 4bit Adder architecture but because VPR cannot do LUT rebalancing,
                         we instead take the average of these numbers to get more stable results
                         264.27e-12
                         260.44e-12
                         242.27e-12
                         155.18e-12
                         115.89e-12
                         78.67e-12
                    -->
              <delay_matrix type="max" in_port="lut6.in" out_port="lut6.out">
                      186.12e-12
                      186.12e-12
                      186.12e-12
                      186.12e-12
                      186.12e-12
                      186.12e-12
                  </delay_matrix>
            </pb_type>
            <pb_type name="ff" blif_model=".latch" num_pb="2" class="flipflop">
              <input name="D" num_pins="1" port_class="D"/>
              <output name="Q" num_pins="1" port_class="Q"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="18.91e-12" port="ff.D" clock="clk"/>
              <T_clock_to_Q max="60.32e-12" port="ff.Q" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="lut6_inputs" input="ble6.in" output="lut6.in"/>
              <direct name="lut6_ff" input="lut6.out" output="ff[1].D">
                <delay_constant max="18.1e-12" in_port="lut6.out" out_port="ff[1].D"/>
                <pack_pattern name="ble6" in_port="lut6.out" out_port="ff[1].D"/>
              </direct>
              <complete name="clock" input="ble6.clk" output="ff.clk"/>
              <direct name="input_to_ff" input="ble6.in[0]" output="ff[0].D"/>
              <mux name="mux1" input="ff[0].Q lut6.out" output="ble6.out[0]">
                <delay_constant max="43.87e-12" in_port="lut6.out" out_port="ble6.out[0]"/>
                <delay_constant max="43.87e-12" in_port="ff[0].Q" out_port="ble6.out[0]"/>
              </mux>
              <!-- This mux is the same as mux1 but connected to output 2 -->
              <mux name="mux2" input="ff[0].Q lut6.out" output="ble6.out[1]">
                <delay_constant max="43.87e-12" in_port="lut6.out" out_port="ble6.out[1]"/>
                <delay_constant max="43.87e-12" in_port="ff[0].Q" out_port="ble6.out[1]"/>
              </mux>
              <mux name="mux3" input="ff[1].Q lut6.out" output="ble6.out[2]">
                <delay_constant max="43.87e-12" in_port="lut6.out" out_port="ble6.out[2]"/>
                <delay_constant max="43.87e-12" in_port="ff[1].Q" out_port="ble6.out[2]"/>
              </mux>
              <!-- This mux is the same as mux2 but connected to output 3 -->
              <mux name="mux4" input="ff[1].Q lut6.out" output="ble6.out[3]">
                <delay_constant max="43.87e-12" in_port="lut6.out" out_port="ble6.out[3]"/>
                <delay_constant max="43.87e-12" in_port="ff[1].Q" out_port="ble6.out[3]"/>
              </mux>
            </interconnect>
          </pb_type>
          <interconnect>
            <!-- ble6 takes inputs A, B, C, D, E, & F; where F is fle[7] -->
            <direct name="lut6_inputs1" input="fle1.in[4:0]" output="ble6.in[4:0]"/>
            <direct name="lut6_inputs2" input="fle1.in[7]" output="ble6.in[5]"/>
            <direct name="direct2" input="ble6.out" output="fle1.out"/>
            <direct name="direct4" input="fle1.clk" output="ble6.clk"/>
          </interconnect>
        </mode>
        <!-- n1_lut6 -->
      </pb_type>
      <pb_type name="fle2" num_pb="5">
        <input name="in" num_pins="8"/>
        <output name="out" num_pins="4"/>
        <clock name="clk" num_pins="1"/>
        <!-- 
                  The ALM inputs are as follows:
                          A -> fle[0]
                          B -> fle[1]
                          C -> fle[2]
                          D -> fle[3]
                          E -> fle[4]
                          F -> fle[5]
                          G -> fle[6]
                          H -> fle[7]
            -->
        <mode name="n2_lut5">
          <pb_type name="ble5" num_pb="2">
            <input name="in" num_pins="5"/>
            <output name="out" num_pins="2"/>
            <clock name="clk" num_pins="1"/>
            <mode name="blut5">
              <pb_type name="flut5" num_pb="1">
                <input name="in" num_pins="5"/>
                <output name="out" num_pins="2"/>
                <clock name="clk" num_pins="1"/>
                <!-- Regular LUT mode -->
                <pb_type name="lut5" blif_model=".names" num_pb="1" class="lut">
                  <input name="in" num_pins="5" port_class="lut_in"/>
                  <output name="out" num_pins="1" port_class="lut_out"/>
                  <!-- LUT timing using delay matrix -->
                  <!-- These are the physical delay inputs on a 4bit Adder architecture LUT but because VPR cannot do LUT rebalancing,
                           we instead take the average of these numbers to get more stable results
                           note that those are the same delays for inputs A - E as the ones used for the 6-LUT, however, we have 
                           subtracted the delay of the last mux stage to get the delay of inputs A - E till the 5-LUT output
                           210.96e-12
                           206.85e-12
                           143.46e-12
                           136.94e-12
                           68.12e-12
                        -->
                  <delay_matrix type="max" in_port="lut5.in" out_port="lut5.out">
                          153.27e-12
                          153.27e-12
                          153.27e-12
                          153.27e-12
                          153.27e-12
                      </delay_matrix>
                </pb_type>
                <pb_type name="ff" blif_model=".latch" num_pb="2" class="flipflop">
                  <input name="D" num_pins="1" port_class="D"/>
                  <output name="Q" num_pins="1" port_class="Q"/>
                  <clock name="clk" num_pins="1" port_class="clock"/>
                  <T_setup value="18.91e-12" port="ff.D" clock="clk"/>
                  <T_clock_to_Q max="60.32e-12" port="ff.Q" clock="clk"/>
                </pb_type>
                <interconnect>
                  <direct name="lut5_in" input="flut5.in" output="lut5.in"/>
                  <direct name="reg_in" input="flut5.in[0]" output="ff[0].D"/>
                  <direct name="lut5_ff" input="lut5.out" output="ff[1].D">
                    <delay_constant max="18.96e-12" in_port="lut5.out" out_port="ff[1].D"/>
                    <pack_pattern name="ble5" in_port="lut5.out" out_port="ff[1].D"/>
                  </direct>
                  <complete name="clock" input="flut5.clk" output="ff.clk"/>
                  <complete name="out_mux" input="ff.Q lut5.out" output="flut5.out">
                    <delay_constant max="39.85e-12" in_port="lut5.out" out_port="flut5.out"/>
                    <delay_constant max="39.85e-12" in_port="ff.Q" out_port="flut5.out"/>
                  </complete>
                </interconnect>
              </pb_type>
              <interconnect>
                <direct name="direct1" input="ble5.in" output="flut5.in"/>
                <direct name="direct2" input="ble5.clk" output="flut5.clk"/>
                <direct name="direct3" input="flut5.out" output="ble5.out"/>
              </interconnect>
            </mode>
          </pb_type>
          <interconnect>
            <!-- Shared inputs between the two 5-LUTs -->
            <complete name="lut5_reg1" input="fle2.in[0]" output="ble5[0].in[0] ble5[1].in[1]"/>
            <complete name="lut5_reg2" input="fle2.in[1]" output="ble5[0].in[1] ble5[1].in[0]"/>
            <!-- Rest of the 5-LUT inputs -->
            <direct name="lut5_inputs_1" input="fle2.in[4:2]" output="ble5[0].in[4:2]"/>
            <direct name="lut5_inputs_22" input="fle2.in[7:5]" output="ble5[1].in[4:2]"/>
            <direct name="lut5_outputs_1" input="ble5[0].out" output="fle2.out[1:0]"/>
            <direct name="lut5_outputs_2" input="ble5[1].out" output="fle2.out[3:2]"/>
            <complete name="clock" input="fle2.clk" output="ble5[1:0].clk"/>
          </interconnect>
        </mode>
        <!-- n2_lut5 -->
        <mode name="n1_lut6">
          <pb_type name="ble6" num_pb="1">
            <input name="in" num_pins="6"/>
            <output name="out" num_pins="4"/>
            <clock name="clk" num_pins="1"/>
            <pb_type name="lut6" blif_model=".names" num_pb="1" class="lut">
              <input name="in" num_pins="6" port_class="lut_in"/>
              <output name="out" num_pins="1" port_class="lut_out"/>
              <!-- LUT timing using delay matrix -->
              <!-- These are the physical delay inputs on a 4bit Adder architecture but because VPR cannot do LUT rebalancing,
                         we instead take the average of these numbers to get more stable results
                         257.8e-12
                         253.69e-12
                         190.3e-12
                         183.78e-12
                         114.96e-12
                         77.18e-12
                    -->
              <delay_matrix type="max" in_port="lut6.in" out_port="lut6.out">
                      179.6e-12
                      179.6e-12
                      179.6e-12
                      179.6e-12
                      179.6e-12
                      179.6e-12
                  </delay_matrix>
            </pb_type>
            <pb_type name="ff" blif_model=".latch" num_pb="2" class="flipflop">
              <input name="D" num_pins="1" port_class="D"/>
              <output name="Q" num_pins="1" port_class="Q"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="18.91e-12" port="ff.D" clock="clk"/>
              <T_clock_to_Q max="60.32e-12" port="ff.Q" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="lut6_inputs" input="ble6.in" output="lut6.in"/>
              <direct name="lut6_ff" input="lut6.out" output="ff[1].D">
                <delay_constant max="18.96e-12" in_port="lut6.out" out_port="ff[1].D"/>
                <pack_pattern name="ble6" in_port="lut6.out" out_port="ff[1].D"/>
              </direct>
              <complete name="clock" input="ble6.clk" output="ff.clk"/>
              <direct name="input_to_ff" input="ble6.in[0]" output="ff[0].D"/>
              <complete name="mux1" input="ff[0].Q lut6.out" output="ble6.out[1:0]">
                <delay_constant max="39.85e-12" in_port="lut6.out" out_port="ble6.out[1:0]"/>
                <delay_constant max="39.85e-12" in_port="ff[0].Q" out_port="ble6.out[1:0]"/>
              </complete>
              <complete name="mux2" input="ff[1].Q lut6.out" output="ble6.out[3:2]">
                <delay_constant max="39.85e-12" in_port="lut6.out" out_port="ble6.out[3:2]"/>
                <delay_constant max="39.85e-12" in_port="ff[1].Q" out_port="ble6.out[3:2]"/>
              </complete>
            </interconnect>
          </pb_type>
          <interconnect>
            <!-- ble6 takes inputs A, B, C, D, E, & F; where F is fle[7] -->
            <direct name="lut6_inputs1" input="fle2.in[4:0]" output="ble6.in[4:0]"/>
            <direct name="lut6_inputs2" input="fle2.in[7]" output="ble6.in[5]"/>
            <direct name="direct2" input="ble6.out" output="fle2.out"/>
            <direct name="direct4" input="fle2.clk" output="ble6.clk"/>
          </interconnect>
        </mode>
        <!-- n1_lut6 -->
      </pb_type>
      <interconnect>
        <!-- We use a 50% depop crossbar built using small full xbars to get sets of logically equivalent pins at inputs of CLB 
             The delays below come from Stratix IV. the delay through a connection block
             input mux + the crossbar in Stratix IV is 167 ps. We already have a 72 ps 
             delay on the connection block input mux (modeled by Ian Kuon), so the remaining
             delay within the crossbar is 95 ps. 
             The delays of cluster feedbacks in Stratix IV is 100 ps, when driven by a LUT.
             Since all our outputs LUT outputs go to a BLE output, and have a delay of 
             25 ps to do so, we subtract 25 ps from the 100 ps delay of a feedback
             to get the part that should be marked on the crossbar.	 -->
        <!-- 50% sparsely populated local routing -->
        <complete name="lutA" input="lab.I4 lab.I3" output="fle1[4:0].in[0:0] fle2[4:0].in[0:0]">
          <delay_constant max="73.76e-12" in_port="lab.I4" out_port="fle1.in[0:0]"/>
          <delay_constant max="73.76e-12" in_port="lab.I3" out_port="fle1.in[0:0]"/>
          <delay_constant max="73.76e-12" in_port="lab.I4" out_port="fle2.in[0:0]"/>
          <delay_constant max="73.76e-12" in_port="lab.I3" out_port="fle2.in[0:0]"/>
        </complete>
        <complete name="lutB" input="lab.I3 lab.I2" output="fle1[4:0].in[1:1] fle2[4:0].in[1:1]">
          <delay_constant max="73.76e-12" in_port="lab.I3" out_port="fle1.in[1:1]"/>
          <delay_constant max="73.76e-12" in_port="lab.I2" out_port="fle1.in[1:1]"/>
          <delay_constant max="73.76e-12" in_port="lab.I3" out_port="fle2.in[1:1]"/>
          <delay_constant max="73.76e-12" in_port="lab.I2" out_port="fle2.in[1:1]"/>
        </complete>
        <complete name="lutC" input="lab.I2 lab.I1" output="fle1[4:0].in[2:2] fle2[4:0].in[2:2]">
          <delay_constant max="73.76e-12" in_port="lab.I2" out_port="fle1.in[2:2]"/>
          <delay_constant max="73.76e-12" in_port="lab.I1" out_port="fle1.in[2:2]"/>
          <delay_constant max="73.76e-12" in_port="lab.I2" out_port="fle2.in[2:2]"/>
          <delay_constant max="73.76e-12" in_port="lab.I1" out_port="fle2.in[2:2]"/>
        </complete>
        <complete name="lutD" input="lab.I4 lab.I2" output="fle1[4:0].in[3:3] fle2[4:0].in[3:3]">
          <delay_constant max="73.76e-12" in_port="lab.I4" out_port="fle1.in[3:3]"/>
          <delay_constant max="73.76e-12" in_port="lab.I2" out_port="fle1.in[3:3]"/>
          <delay_constant max="73.76e-12" in_port="lab.I4" out_port="fle2.in[3:3]"/>
          <delay_constant max="73.76e-12" in_port="lab.I2" out_port="fle2.in[3:3]"/>
        </complete>
        <complete name="lutE" input="lab.I3 lab.I1" output="fle1[4:0].in[4:4] fle2[4:0].in[4:4]">
          <delay_constant max="73.76e-12" in_port="lab.I3" out_port="fle1.in[4:4]"/>
          <delay_constant max="73.76e-12" in_port="lab.I1" out_port="fle1.in[4:4]"/>
          <delay_constant max="73.76e-12" in_port="lab.I3" out_port="fle2.in[4:4]"/>
          <delay_constant max="73.76e-12" in_port="lab.I1" out_port="fle2.in[4:4]"/>
        </complete>
        <complete name="lutF" input="lab.I4 lab.I1" output="fle1[4:0].in[5:5] fle2[4:0].in[5:5]">
          <delay_constant max="73.76e-12" in_port="lab.I4" out_port="fle1.in[5:5]"/>
          <delay_constant max="73.76e-12" in_port="lab.I1" out_port="fle1.in[5:5]"/>
          <delay_constant max="73.76e-12" in_port="lab.I4" out_port="fle2.in[5:5]"/>
          <delay_constant max="73.76e-12" in_port="lab.I1" out_port="fle2.in[5:5]"/>
        </complete>
        <complete name="lutG" input="lab.I4 lab.I3" output="fle1[4:0].in[6:6] fle2[4:0].in[6:6]">
          <delay_constant max="73.76e-12" in_port="lab.I4" out_port="fle1.in[6:6]"/>
          <delay_constant max="73.76e-12" in_port="lab.I3" out_port="fle1.in[6:6]"/>
          <delay_constant max="73.76e-12" in_port="lab.I4" out_port="fle2.in[6:6]"/>
          <delay_constant max="73.76e-12" in_port="lab.I3" out_port="fle2.in[6:6]"/>
        </complete>
        <complete name="lutH" input="lab.I3 lab.I2" output="fle1[4:0].in[7:7] fle2[4:0].in[7:7]">
          <delay_constant max="73.76e-12" in_port="lab.I3" out_port="fle1.in[7:7]"/>
          <delay_constant max="73.76e-12" in_port="lab.I2" out_port="fle1.in[7:7]"/>
          <delay_constant max="73.76e-12" in_port="lab.I3" out_port="fle2.in[7:7]"/>
          <delay_constant max="73.76e-12" in_port="lab.I2" out_port="fle2.in[7:7]"/>
        </complete>
        <complete name="clks1" input="lab.clk" output="fle1[4:0].clk"/>
        <complete name="clks2" input="lab.clk" output="fle2[4:0].clk"/>
        <!-- This way of specifying direct connection to clb outputs is important because this architecture uses automatic spreading of opins.  
                   By grouping to output pins in this fashion, if a logic block is completely filled by 6-LUTs, 
                   then the outputs those 6-LUTs take get evenly distributed across all four sides of the CLB instead of clumped on two sides (which is what happens with a more
                   naive specification).
            -->
        <direct name="labouts11" input="fle1[4:0].out[0]" output="lab.O[4:0]"/>
        <direct name="labouts12" input="fle1[4:0].out[1]" output="lab.O[14:10]"/>
        <direct name="labouts13" input="fle1[4:0].out[2]" output="lab.O[24:20]"/>
        <direct name="labouts14" input="fle1[4:0].out[3]" output="lab.O[34:30]"/>
        <direct name="labouts21" input="fle2[4:0].out[0]" output="lab.O[9:5]"/>
        <direct name="labouts22" input="fle2[4:0].out[1]" output="lab.O[19:15]"/>
        <direct name="labouts23" input="fle2[4:0].out[2]" output="lab.O[29:25]"/>
        <direct name="labouts24" input="fle2[4:0].out[3]" output="lab.O[39:35]"/>
        <!-- Carry chain links -->
        <direct name="carry_in" input="lab.cin" output="fle1[0:0].cin">
          <!-- Put all inter-block carry chain delay on this one edge -->
          <delay_constant max="17.8e-12" in_port="lab.cin" out_port="fle1[0:0].cin"/>
          <pack_pattern name="chain" in_port="lab.cin" out_port="fle1[0:0].cin"/>
        </direct>
        <direct name="carry_out" input="fle1[4:4].cout" output="lab.cout[0:0]">
          <pack_pattern name="chain" in_port="fle1[4:4].cout" out_port="lab.cout[0:0]"/>
        </direct>
        <direct name="carry_link" input="fle1[3:0].cout" output="fle1[4:1].cin">
          <pack_pattern name="chain" in_port="fle1[3:0].cout" out_port="fle1[4:1].cin"/>
        </direct>
      </interconnect>
    </pb_type>
    <interconnect>
      <direct name="carry_in" input="clb.cin" output="lab.cin">
        <pack_pattern name="chain" in_port="clb.cin" out_port="lab.cin"/>
      </direct>
      <direct name="carry_out" input="lab.cout" output="clb.cout">
        <pack_pattern name="chain" in_port="lab.cout" out_port="clb.cout"/>
      </direct>
      <direct name="clock" input="clb.clk" output="lab.clk"/>
      <complete name="Input_feedback_I1" input="lab.O[4:0]" output="lab.I1"/>
      <complete name="Input_feedback_I2" input="lab.O[24:20]" output="lab.I2"/>
      <complete name="Input_feedback_I3" input="lab.O[9:5]" output="lab.I3"/>
      <complete name="Input_feedback_I4" input="lab.O[29:25]" output="lab.I4"/>
      <direct name="Input_I1" input="clb.I1" output="lab.I1"/>
      <direct name="Input_I2" input="clb.I2" output="lab.I2"/>
      <direct name="Input_I3" input="clb.I3" output="lab.I3"/>
      <direct name="Input_I4" input="clb.I4" output="lab.I4"/>
      <direct name="output" input="lab.O" output="clb.O"/>
    </interconnect>
  </pb_type>

  <tile name="clb">
    <sub_tile name="clb">
      <equivalent_sites>
        <site pb_type="clb" pin_mapping="direct"/>
      </equivalent_sites>
      <input name="I1" num_pins="15" equivalent="full"/>
      <input name="I2" num_pins="15" equivalent="full"/>
      <input name="I3" num_pins="15" equivalent="full"/>
      <input name="I4" num_pins="15" equivalent="full"/>
      <input name="cin" num_pins="1"/>
      <output name="O" num_pins="40" equivalent="none"/>
      <output name="cout" num_pins="1"/>
      <clock name="clk" num_pins="1"/>
      <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
        <fc_override port_name="cin" fc_type="frac" fc_val="0"/>
        <fc_override port_name="cout" fc_type="frac" fc_val="0"/>
      </fc>
      <pinlocations pattern="spread"/>
    </sub_tile>
  </tile>