{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1565649291548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565649291560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 18:34:51 2019 " "Processing started: Mon Aug 12 18:34:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565649291560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1565649291560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficSigKL -c TrafficSigKL " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficSigKL -c TrafficSigKL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1565649291560 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1565649292305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficsigkl.vhd 6 3 " "Found 6 design units, including 3 entities, in source file trafficsigkl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrafficSigKL-bhv0 " "Found design unit 1: TrafficSigKL-bhv0" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649304697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 seven_seg1-bhv1 " "Found design unit 2: seven_seg1-bhv1" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649304697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 seven_seg2-bhv2 " "Found design unit 3: seven_seg2-bhv2" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 187 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649304697 ""} { "Info" "ISGN_ENTITY_NAME" "1 TrafficSigKL " "Found entity 1: TrafficSigKL" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649304697 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven_seg1 " "Found entity 2: seven_seg1" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649304697 ""} { "Info" "ISGN_ENTITY_NAME" "3 seven_seg2 " "Found entity 3: seven_seg2" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649304697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565649304697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficSigKL " "Elaborating entity \"TrafficSigKL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1565649304759 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_en TrafficSigKL.vhd(74) " "VHDL Process Statement warning at TrafficSigKL.vhd(74): signal \"timer_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565649304761 "|TrafficSigKL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg1 seven_seg1:u1 " "Elaborating entity \"seven_seg1\" for hierarchy \"seven_seg1:u1\"" {  } { { "TrafficSigKL.vhd" "u1" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565649304762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg2 seven_seg2:u2 " "Elaborating entity \"seven_seg2\" for hierarchy \"seven_seg2:u2\"" {  } { { "TrafficSigKL.vhd" "u2" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565649304764 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_seg2:u2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_seg2:u2\|Div0\"" {  } { { "TrafficSigKL.vhd" "Div0" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 192 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305206 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_seg2:u3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_seg2:u3\|Div0\"" {  } { { "TrafficSigKL.vhd" "Div0" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 192 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305206 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1565649305206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_seg2:u2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seven_seg2:u2\|lpm_divide:Div0\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 192 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_seg2:u2\|lpm_divide:Div0 " "Instantiated megafunction \"seven_seg2:u2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565649305269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565649305269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565649305269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565649305269 ""}  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 192 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565649305269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649305327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565649305327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649305349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565649305349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565649305374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565649305374 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "s_out\[1\] " "Inserted always-enabled tri-state buffer between \"s_out\[1\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649305577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "s_out\[0\] " "Inserted always-enabled tri-state buffer between \"s_out\[0\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649305577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "outclk " "Inserted always-enabled tri-state buffer between \"outclk\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649305577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ew\[0\] " "Inserted always-enabled tri-state buffer between \"timer_ew\[0\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649305577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ew\[1\] " "Inserted always-enabled tri-state buffer between \"timer_ew\[1\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649305577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ew\[2\] " "Inserted always-enabled tri-state buffer between \"timer_ew\[2\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649305577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ew\[3\] " "Inserted always-enabled tri-state buffer between \"timer_ew\[3\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649305577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ew\[4\] " "Inserted always-enabled tri-state buffer between \"timer_ew\[4\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649305577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ew\[5\] " "Inserted always-enabled tri-state buffer between \"timer_ew\[5\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649305577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ew\[6\] " "Inserted always-enabled tri-state buffer between \"timer_ew\[6\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649305577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ns\[0\] " "Inserted always-enabled tri-state buffer between \"timer_ns\[0\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649305577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ns\[1\] " "Inserted always-enabled tri-state buffer between \"timer_ns\[1\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649305577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ns\[2\] " "Inserted always-enabled tri-state buffer between \"timer_ns\[2\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649305577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ns\[3\] " "Inserted always-enabled tri-state buffer between \"timer_ns\[3\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649305577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ns\[4\] " "Inserted always-enabled tri-state buffer between \"timer_ns\[4\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649305577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ns\[5\] " "Inserted always-enabled tri-state buffer between \"timer_ns\[5\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649305577 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "timer_ns\[6\] " "Inserted always-enabled tri-state buffer between \"timer_ns\[6\]\" and its non-tri-state driver." {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1565649305577 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1565649305577 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "s_out\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"s_out\[1\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 12 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649305582 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "s_out\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"s_out\[0\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 12 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649305582 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "outclk " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"outclk\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649305582 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ew\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ew\[0\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649305582 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ew\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ew\[1\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649305582 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ew\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ew\[2\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649305582 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ew\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ew\[3\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649305582 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ew\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ew\[4\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649305582 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ew\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ew\[5\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649305582 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ew\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ew\[6\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649305582 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ns\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ns\[0\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649305582 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ns\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ns\[1\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649305582 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ns\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ns\[2\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649305582 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ns\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ns\[3\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649305582 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ns\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ns\[4\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649305582 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ns\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ns\[5\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649305582 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "timer_ns\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"timer_ns\[6\]\" is moved to its source" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1565649305582 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1565649305582 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "outclk~synth " "Node \"outclk~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ew\[0\]~synth " "Node \"timer_ew\[0\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ew\[1\]~synth " "Node \"timer_ew\[1\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ew\[2\]~synth " "Node \"timer_ew\[2\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ew\[3\]~synth " "Node \"timer_ew\[3\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ew\[4\]~synth " "Node \"timer_ew\[4\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ew\[5\]~synth " "Node \"timer_ew\[5\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ew\[6\]~synth " "Node \"timer_ew\[6\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ns\[0\]~synth " "Node \"timer_ns\[0\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ns\[1\]~synth " "Node \"timer_ns\[1\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ns\[2\]~synth " "Node \"timer_ns\[2\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ns\[3\]~synth " "Node \"timer_ns\[3\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ns\[4\]~synth " "Node \"timer_ns\[4\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ns\[5\]~synth " "Node \"timer_ns\[5\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "timer_ns\[6\]~synth " "Node \"timer_ns\[6\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "s_out\[0\]~synth " "Node \"s_out\[0\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305640 ""} { "Warning" "WMLS_MLS_NODE_NAME" "s_out\[1\]~synth " "Node \"s_out\[1\]~synth\"" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649305640 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1565649305640 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[6\] GND " "Pin \"seg5\[6\]\" is stuck at GND" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565649305643 "|TrafficSigKL|seg5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[5\] GND " "Pin \"seg5\[5\]\" is stuck at GND" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565649305643 "|TrafficSigKL|seg5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[4\] VCC " "Pin \"seg5\[4\]\" is stuck at VCC" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565649305643 "|TrafficSigKL|seg5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[3\] GND " "Pin \"seg5\[3\]\" is stuck at GND" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565649305643 "|TrafficSigKL|seg5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[2\] GND " "Pin \"seg5\[2\]\" is stuck at GND" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565649305643 "|TrafficSigKL|seg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[1\] VCC " "Pin \"seg5\[1\]\" is stuck at VCC" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565649305643 "|TrafficSigKL|seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[0\] GND " "Pin \"seg5\[0\]\" is stuck at GND" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565649305643 "|TrafficSigKL|seg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[1\] GND " "Pin \"seg4\[1\]\" is stuck at GND" {  } { { "TrafficSigKL.vhd" "" { Text "C:/!ETEC122 Quartus2/#Project (Submission)/TrafficSigKL.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565649305643 "|TrafficSigKL|seg4[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1565649305643 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1565649305746 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1565649306166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565649306166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "302 " "Implemented 302 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1565649306270 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1565649306270 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1565649306270 ""} { "Info" "ICUT_CUT_TM_LCELLS" "234 " "Implemented 234 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1565649306270 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1565649306270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565649306335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 18:35:06 2019 " "Processing ended: Mon Aug 12 18:35:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565649306335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565649306335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565649306335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565649306335 ""}
