timestamp=1695835377604

[~A]
LastVerilogToplevel=testbench_day1
ModifyID=1
Version=74
design.sv_testbench.sv=0*560*1134

[~MFT]
0=5|0work.mgf|1134|0
1=3|1work.mgf|1467|0
3=6|3work.mgf|1277|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c9216f11ff7f606d42f5e47187a034581dc7c

[day1]
A/day1=22|../design.sv|1|1*390
BinL64/day1=3*174
R=../design.sv|1
SLP=3*279
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|301c34e8d603cee12d17584b25532a526cc5c99a60e5a25e38ca19e265a69d5c

[testbench_day1]
A/testbench_day1=22|../testbench.sv|1|1*1467
BinL64/testbench_day1=3*387
R=../testbench.sv|1
SLP=3*1277
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|531db976bd1c37256c42b0035752a35fed81ba2d806f4ea82a4e3886d5b23642a72e89d68a58b85f7f877e3f1908ab2c

[~U]
$root=12|0*0|
day1=12|0*182|
testbench_day1=12|0*383||0x10
