{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 14:16:40 2017 " "Info: Processing started: Thu May 18 14:16:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Exp7_Top -c Exp7_Top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Exp7_Top -c Exp7_Top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register Reg8bit:R1\|FFstore\[1\] register Reg8bit:R2\|FFstore\[1\] 220.02 MHz 4.545 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 220.02 MHz between source register \"Reg8bit:R1\|FFstore\[1\]\" and destination register \"Reg8bit:R2\|FFstore\[1\]\" (period= 4.545 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.270 ns + Longest register register " "Info: + Longest register to register delay is 4.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg8bit:R1\|FFstore\[1\] 1 REG LC_X15_Y10_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y10_N4; Fanout = 1; REG Node = 'Reg8bit:R1\|FFstore\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg8bit:R1|FFstore[1] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.280 ns) + CELL(0.114 ns) 1.394 ns Dbus\[1\]~3 2 COMB LC_X12_Y10_N4 2 " "Info: 2: + IC(1.280 ns) + CELL(0.114 ns) = 1.394 ns; Loc. = LC_X12_Y10_N4; Fanout = 2; COMB Node = 'Dbus\[1\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { Reg8bit:R1|FFstore[1] Dbus[1]~3 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.114 ns) 2.775 ns Dbus\[1\]~4 3 COMB LC_X15_Y10_N4 3 " "Info: 3: + IC(1.267 ns) + CELL(0.114 ns) = 2.775 ns; Loc. = LC_X15_Y10_N4; Fanout = 3; COMB Node = 'Dbus\[1\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { Dbus[1]~3 Dbus[1]~4 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.115 ns) 4.270 ns Reg8bit:R2\|FFstore\[1\] 4 REG LC_X12_Y10_N4 1 " "Info: 4: + IC(1.380 ns) + CELL(0.115 ns) = 4.270 ns; Loc. = LC_X12_Y10_N4; Fanout = 1; REG Node = 'Reg8bit:R2\|FFstore\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { Dbus[1]~4 Reg8bit:R2|FFstore[1] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.343 ns ( 8.03 % ) " "Info: Total cell delay = 0.343 ns ( 8.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.927 ns ( 91.97 % ) " "Info: Total interconnect delay = 3.927 ns ( 91.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.270 ns" { Reg8bit:R1|FFstore[1] Dbus[1]~3 Dbus[1]~4 Reg8bit:R2|FFstore[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.270 ns" { Reg8bit:R1|FFstore[1] {} Dbus[1]~3 {} Dbus[1]~4 {} Reg8bit:R2|FFstore[1] {} } { 0.000ns 1.280ns 1.267ns 1.380ns } { 0.000ns 0.114ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns - Smallest " "Info: - Smallest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.768 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns Reg8bit:R2\|FFstore\[1\] 2 REG LC_X12_Y10_N4 1 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y10_N4; Fanout = 1; REG Node = 'Reg8bit:R2\|FFstore\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { Clock Reg8bit:R2|FFstore[1] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { Clock Reg8bit:R2|FFstore[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { Clock {} Clock~out0 {} Reg8bit:R2|FFstore[1] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.782 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns Reg8bit:R1\|FFstore\[1\] 2 REG LC_X15_Y10_N4 1 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y10_N4; Fanout = 1; REG Node = 'Reg8bit:R1\|FFstore\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Clock Reg8bit:R1|FFstore[1] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Reg8bit:R1|FFstore[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Reg8bit:R1|FFstore[1] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { Clock Reg8bit:R2|FFstore[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { Clock {} Clock~out0 {} Reg8bit:R2|FFstore[1] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Reg8bit:R1|FFstore[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Reg8bit:R1|FFstore[1] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.270 ns" { Reg8bit:R1|FFstore[1] Dbus[1]~3 Dbus[1]~4 Reg8bit:R2|FFstore[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.270 ns" { Reg8bit:R1|FFstore[1] {} Dbus[1]~3 {} Dbus[1]~4 {} Reg8bit:R2|FFstore[1] {} } { 0.000ns 1.280ns 1.267ns 1.380ns } { 0.000ns 0.114ns 0.114ns 0.115ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { Clock Reg8bit:R2|FFstore[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { Clock {} Clock~out0 {} Reg8bit:R2|FFstore[1] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { Clock Reg8bit:R1|FFstore[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { Clock {} Clock~out0 {} Reg8bit:R1|FFstore[1] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Reg8bit:R2\|FFstore\[2\] RnW1 Clock 9.709 ns register " "Info: tsu for register \"Reg8bit:R2\|FFstore\[2\]\" (data pin = \"RnW1\", clock pin = \"Clock\") is 9.709 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.440 ns + Longest pin register " "Info: + Longest pin to register delay is 12.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns RnW1 1 PIN PIN_42 10 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_42; Fanout = 10; PIN Node = 'RnW1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RnW1 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.137 ns) + CELL(0.442 ns) 9.054 ns Dbus~1 2 COMB LC_X12_Y10_N2 24 " "Info: 2: + IC(7.137 ns) + CELL(0.442 ns) = 9.054 ns; Loc. = LC_X12_Y10_N2; Fanout = 24; COMB Node = 'Dbus~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.579 ns" { RnW1 Dbus~1 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.590 ns) 11.044 ns Dbus\[2\]~6 3 COMB LC_X15_Y10_N7 3 " "Info: 3: + IC(1.400 ns) + CELL(0.590 ns) = 11.044 ns; Loc. = LC_X15_Y10_N7; Fanout = 3; COMB Node = 'Dbus\[2\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.990 ns" { Dbus~1 Dbus[2]~6 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.115 ns) 12.440 ns Reg8bit:R2\|FFstore\[2\] 4 REG LC_X12_Y10_N9 1 " "Info: 4: + IC(1.281 ns) + CELL(0.115 ns) = 12.440 ns; Loc. = LC_X12_Y10_N9; Fanout = 1; REG Node = 'Reg8bit:R2\|FFstore\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { Dbus[2]~6 Reg8bit:R2|FFstore[2] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 21.08 % ) " "Info: Total cell delay = 2.622 ns ( 21.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.818 ns ( 78.92 % ) " "Info: Total interconnect delay = 9.818 ns ( 78.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.440 ns" { RnW1 Dbus~1 Dbus[2]~6 Reg8bit:R2|FFstore[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.440 ns" { RnW1 {} RnW1~out0 {} Dbus~1 {} Dbus[2]~6 {} Reg8bit:R2|FFstore[2] {} } { 0.000ns 0.000ns 7.137ns 1.400ns 1.281ns } { 0.000ns 1.475ns 0.442ns 0.590ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.768 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns Reg8bit:R2\|FFstore\[2\] 2 REG LC_X12_Y10_N9 1 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y10_N9; Fanout = 1; REG Node = 'Reg8bit:R2\|FFstore\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { Clock Reg8bit:R2|FFstore[2] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { Clock Reg8bit:R2|FFstore[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { Clock {} Clock~out0 {} Reg8bit:R2|FFstore[2] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.440 ns" { RnW1 Dbus~1 Dbus[2]~6 Reg8bit:R2|FFstore[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.440 ns" { RnW1 {} RnW1~out0 {} Dbus~1 {} Dbus[2]~6 {} Reg8bit:R2|FFstore[2] {} } { 0.000ns 0.000ns 7.137ns 1.400ns 1.281ns } { 0.000ns 1.475ns 0.442ns 0.590ns 0.115ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { Clock Reg8bit:R2|FFstore[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { Clock {} Clock~out0 {} Reg8bit:R2|FFstore[2] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock DioExt\[6\] Reg8bit:R1\|FFstore\[6\] 11.271 ns register " "Info: tco from clock \"Clock\" to destination pin \"DioExt\[6\]\" through register \"Reg8bit:R1\|FFstore\[6\]\" is 11.271 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.768 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns Reg8bit:R1\|FFstore\[6\] 2 REG LC_X10_Y10_N7 1 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X10_Y10_N7; Fanout = 1; REG Node = 'Reg8bit:R1\|FFstore\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { Clock Reg8bit:R1|FFstore[6] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { Clock Reg8bit:R1|FFstore[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { Clock {} Clock~out0 {} Reg8bit:R1|FFstore[6] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.279 ns + Longest register pin " "Info: + Longest register to pin delay is 8.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg8bit:R1\|FFstore\[6\] 1 REG LC_X10_Y10_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y10_N7; Fanout = 1; REG Node = 'Reg8bit:R1\|FFstore\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg8bit:R1|FFstore[6] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.114 ns) 1.350 ns Dbus\[6\]~13 2 COMB LC_X12_Y10_N8 2 " "Info: 2: + IC(1.236 ns) + CELL(0.114 ns) = 1.350 ns; Loc. = LC_X12_Y10_N8; Fanout = 2; COMB Node = 'Dbus\[6\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { Reg8bit:R1|FFstore[6] Dbus[6]~13 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.114 ns) 2.578 ns Dbus\[6\]~14 3 COMB LC_X10_Y10_N7 3 " "Info: 3: + IC(1.114 ns) + CELL(0.114 ns) = 2.578 ns; Loc. = LC_X10_Y10_N7; Fanout = 3; COMB Node = 'Dbus\[6\]~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { Dbus[6]~13 Dbus[6]~14 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.593 ns) + CELL(2.108 ns) 8.279 ns DioExt\[6\] 4 PIN PIN_110 0 " "Info: 4: + IC(3.593 ns) + CELL(2.108 ns) = 8.279 ns; Loc. = PIN_110; Fanout = 0; PIN Node = 'DioExt\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { Dbus[6]~14 DioExt[6] } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.336 ns ( 28.22 % ) " "Info: Total cell delay = 2.336 ns ( 28.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.943 ns ( 71.78 % ) " "Info: Total interconnect delay = 5.943 ns ( 71.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.279 ns" { Reg8bit:R1|FFstore[6] Dbus[6]~13 Dbus[6]~14 DioExt[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.279 ns" { Reg8bit:R1|FFstore[6] {} Dbus[6]~13 {} Dbus[6]~14 {} DioExt[6] {} } { 0.000ns 1.236ns 1.114ns 3.593ns } { 0.000ns 0.114ns 0.114ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { Clock Reg8bit:R1|FFstore[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { Clock {} Clock~out0 {} Reg8bit:R1|FFstore[6] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.279 ns" { Reg8bit:R1|FFstore[6] Dbus[6]~13 Dbus[6]~14 DioExt[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.279 ns" { Reg8bit:R1|FFstore[6] {} Dbus[6]~13 {} Dbus[6]~14 {} DioExt[6] {} } { 0.000ns 1.236ns 1.114ns 3.593ns } { 0.000ns 0.114ns 0.114ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RnW1 DioExt\[6\] 16.545 ns Longest " "Info: Longest tpd from source pin \"RnW1\" to destination pin \"DioExt\[6\]\" is 16.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns RnW1 1 PIN PIN_42 10 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_42; Fanout = 10; PIN Node = 'RnW1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RnW1 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.137 ns) + CELL(0.442 ns) 9.054 ns Dbus~1 2 COMB LC_X12_Y10_N2 24 " "Info: 2: + IC(7.137 ns) + CELL(0.442 ns) = 9.054 ns; Loc. = LC_X12_Y10_N2; Fanout = 24; COMB Node = 'Dbus~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.579 ns" { RnW1 Dbus~1 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.590 ns) 10.844 ns Dbus\[6\]~14 3 COMB LC_X10_Y10_N7 3 " "Info: 3: + IC(1.200 ns) + CELL(0.590 ns) = 10.844 ns; Loc. = LC_X10_Y10_N7; Fanout = 3; COMB Node = 'Dbus\[6\]~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { Dbus~1 Dbus[6]~14 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.593 ns) + CELL(2.108 ns) 16.545 ns DioExt\[6\] 4 PIN PIN_110 0 " "Info: 4: + IC(3.593 ns) + CELL(2.108 ns) = 16.545 ns; Loc. = PIN_110; Fanout = 0; PIN Node = 'DioExt\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { Dbus[6]~14 DioExt[6] } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.615 ns ( 27.89 % ) " "Info: Total cell delay = 4.615 ns ( 27.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.930 ns ( 72.11 % ) " "Info: Total interconnect delay = 11.930 ns ( 72.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.545 ns" { RnW1 Dbus~1 Dbus[6]~14 DioExt[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.545 ns" { RnW1 {} RnW1~out0 {} Dbus~1 {} Dbus[6]~14 {} DioExt[6] {} } { 0.000ns 0.000ns 7.137ns 1.200ns 3.593ns } { 0.000ns 1.475ns 0.442ns 0.590ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Reg8bit:R2\|FFstore\[7\] Sel2 Clock -2.068 ns register " "Info: th for register \"Reg8bit:R2\|FFstore\[7\]\" (data pin = \"Sel2\", clock pin = \"Clock\") is -2.068 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.768 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns Reg8bit:R2\|FFstore\[7\] 2 REG LC_X10_Y10_N5 1 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X10_Y10_N5; Fanout = 1; REG Node = 'Reg8bit:R2\|FFstore\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { Clock Reg8bit:R2|FFstore[7] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { Clock Reg8bit:R2|FFstore[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { Clock {} Clock~out0 {} Reg8bit:R2|FFstore[7] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.851 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Sel2 1 PIN PIN_16 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 1; PIN Node = 'Sel2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel2 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.612 ns) + CELL(0.442 ns) 3.523 ns Reg8bit:R2\|FFstore\[0\]~0 2 COMB LC_X10_Y10_N6 8 " "Info: 2: + IC(1.612 ns) + CELL(0.442 ns) = 3.523 ns; Loc. = LC_X10_Y10_N6; Fanout = 8; COMB Node = 'Reg8bit:R2\|FFstore\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { Sel2 Reg8bit:R2|FFstore[0]~0 } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.867 ns) 4.851 ns Reg8bit:R2\|FFstore\[7\] 3 REG LC_X10_Y10_N5 1 " "Info: 3: + IC(0.461 ns) + CELL(0.867 ns) = 4.851 ns; Loc. = LC_X10_Y10_N5; Fanout = 1; REG Node = 'Reg8bit:R2\|FFstore\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.328 ns" { Reg8bit:R2|FFstore[0]~0 Reg8bit:R2|FFstore[7] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 57.27 % ) " "Info: Total cell delay = 2.778 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 42.73 % ) " "Info: Total interconnect delay = 2.073 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.851 ns" { Sel2 Reg8bit:R2|FFstore[0]~0 Reg8bit:R2|FFstore[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.851 ns" { Sel2 {} Sel2~out0 {} Reg8bit:R2|FFstore[0]~0 {} Reg8bit:R2|FFstore[7] {} } { 0.000ns 0.000ns 1.612ns 0.461ns } { 0.000ns 1.469ns 0.442ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { Clock Reg8bit:R2|FFstore[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { Clock {} Clock~out0 {} Reg8bit:R2|FFstore[7] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.851 ns" { Sel2 Reg8bit:R2|FFstore[0]~0 Reg8bit:R2|FFstore[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.851 ns" { Sel2 {} Sel2~out0 {} Reg8bit:R2|FFstore[0]~0 {} Reg8bit:R2|FFstore[7] {} } { 0.000ns 0.000ns 1.612ns 0.461ns } { 0.000ns 1.469ns 0.442ns 0.867ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 14:16:41 2017 " "Info: Processing ended: Thu May 18 14:16:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
